<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Flasher Interface: CMSIS/Device/ST/STM32F1xx/Include/stm32f102x6.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Flasher Interface
   &#160;<span id="projectnumber">0.2</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_bd09ff09a9c7d83a4c030dbdaee94d76.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_d21952a90114fc86c250d1e94e45c8f9.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea9cefa8af0ea91d7388c22d57deabc7.html">ST</a></li><li class="navelem"><a class="el" href="dir_abd4f9b8172cc3112c241dc9c58dda71.html">STM32F1xx</a></li><li class="navelem"><a class="el" href="dir_019642185d9939c9e843e72378e9d0b7.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">stm32f102x6.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F1xx devices. <br  />
  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;core_cm3.h&quot;</code><br />
<code>#include &quot;system_stm32f1xx.h&quot;</code><br />
<code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for stm32f102x6.h:</div>
<div class="dyncontent">
<div class="center"><img src="stm32f102x6_8h__incl.png" border="0" usemap="#a_c_m_s_i_s_2_device_2_s_t_2_s_t_m32_f1xx_2_include_2stm32f102x6_8h" alt=""/></div>
<!-- MAP 0 -->
</div>
</div>
<p><a href="stm32f102x6_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analog to Digital Converter <br  />
  <a href="struct_a_d_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_b_k_p___type_def.html">BKP_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Backup Registers <br  />
  <a href="struct_b_k_p___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC calculation unit.  <a href="struct_c_r_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug MCU.  <a href="struct_d_b_g_m_c_u___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Controller.  <a href="struct_d_m_a___channel___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">External Interrupt/Event Controller.  <a href="struct_e_x_t_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">FLASH Registers.  <a href="struct_f_l_a_s_h___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Option Bytes Registers.  <a href="struct_o_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General Purpose I/O.  <a href="struct_g_p_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alternate Function I/O.  <a href="struct_a_f_i_o___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inter Integrated Circuit Interface.  <a href="struct_i2_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent WATCHDOG.  <a href="struct_i_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="struct_p_w_r___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset and Clock Control.  <a href="struct_r_c_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Real-Time Clock.  <a href="struct_r_t_c___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial Peripheral Interface.  <a href="struct_s_p_i___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">TIM Timers.  <a href="struct_t_i_m___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Synchronous Asynchronous Receiver Transmitter.  <a href="struct_u_s_a_r_t___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Universal Serial Bus Full Speed Device.  <a href="struct_u_s_b___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window WATCHDOG.  <a href="struct_w_w_d_g___type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">__CM3_REV</a>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="memdesc:gac6a3f185c4640e06443c18b3c8d93f53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configuration of the Cortex-M3 Processor and Core Peripherals.  <a href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">More...</a><br /></td></tr>
<tr class="separator:gac6a3f185c4640e06443c18b3c8d93f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4127d1b31aaf336fab3d7329d117f448"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">__MPU_PRESENT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga4127d1b31aaf336fab3d7329d117f448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3fe3587d5100c787e02102ce3944460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a>&#160;&#160;&#160;4U</td></tr>
<tr class="separator:gae3fe3587d5100c787e02102ce3944460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">__Vendor_SysTickConfig</a>&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gab58771b4ec03f9bdddc84770f7c95c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db">FLASH_BASE</a>&#160;&#160;&#160;0x08000000UL</td></tr>
<tr class="separator:ga23a9099a5f8fc9c6e253c0eecb2be8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a2786535d83e32dfdc2b29e379332"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga443a2786535d83e32dfdc2b29e379332">FLASH_BANK1_END</a>&#160;&#160;&#160;0x08007FFFUL</td></tr>
<tr class="separator:ga443a2786535d83e32dfdc2b29e379332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">SRAM_BASE</a>&#160;&#160;&#160;0x20000000UL</td></tr>
<tr class="separator:ga05e8f3d2e5868754a7cd88614955aecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9171f49478fa86d932f89e78e73b88b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a>&#160;&#160;&#160;0x40000000UL</td></tr>
<tr class="separator:ga9171f49478fa86d932f89e78e73b88b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3548b6e2f017f39d399358f3ac98454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">SRAM_BB_BASE</a>&#160;&#160;&#160;0x22000000UL</td></tr>
<tr class="separator:gad3548b6e2f017f39d399358f3ac98454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7efc100877000845c236ccdc9e144a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a">PERIPH_BB_BASE</a>&#160;&#160;&#160;0x42000000UL</td></tr>
<tr class="separator:gaed7efc100877000845c236ccdc9e144a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB1PERIPH_BASE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a></td></tr>
<tr class="separator:ga45666d911f39addd4c8c0a0ac3388cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>APB2PERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00010000UL)</td></tr>
<tr class="separator:ga25b99d6065f1c8f751e78f43ade652cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AHBPERIPH_BASE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0">PERIPH_BASE</a> + 0x00020000UL)</td></tr>
<tr class="separator:ga92eb5d49730765d2abd0f5b09548f9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:ga00d0fe6ad532ab32f0f81cafca8d3aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c34a518f87e1e505cd2332e989564a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00000400UL)</td></tr>
<tr class="separator:gaf0c34a518f87e1e505cd2332e989564a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4265e665d56225412e57a61d87417022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002800UL)</td></tr>
<tr class="separator:ga4265e665d56225412e57a61d87417022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00002C00UL)</td></tr>
<tr class="separator:ga9a5bf4728ab93dea5b569f5b972cbe62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8543ee4997296af5536b007cd4748f55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga8543ee4997296af5536b007cd4748f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade83162a04bca0b15b39018a8e8ec090"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00004400UL)</td></tr>
<tr class="separator:gade83162a04bca0b15b39018a8e8ec090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005400UL)</td></tr>
<tr class="separator:gacd72dbffb1738ca87c838545c4eb85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa15d5a9f40794105397ba5ea567c4ae1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00006C00UL)</td></tr>
<tr class="separator:gaa15d5a9f40794105397ba5ea567c4ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac691ec23dace8b7a649a25acb110217a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_BASE</b>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00007000UL)</td></tr>
<tr class="separator:gac691ec23dace8b7a649a25acb110217a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f7e3eacfcf4c313c25012795148a680"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:ga5f7e3eacfcf4c313c25012795148a680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87371508b3bcdcd98cd1ec629be29061"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000400UL)</td></tr>
<tr class="separator:ga87371508b3bcdcd98cd1ec629be29061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000800UL)</td></tr>
<tr class="separator:gad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00000C00UL)</td></tr>
<tr class="separator:gac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00001000UL)</td></tr>
<tr class="separator:ga26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00001400UL)</td></tr>
<tr class="separator:ga1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695c9a2f892363a1c942405c8d351b91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00002400UL)</td></tr>
<tr class="separator:ga695c9a2f892363a1c942405c8d351b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga50cd8b47929f18b05efbd0f41253bf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86162ab3f740db9026c1320d46938b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1_BASE</b>&#160;&#160;&#160;(APB2PERIPH_BASE + 0x00003800UL)</td></tr>
<tr class="separator:ga86162ab3f740db9026c1320d46938b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000000UL)</td></tr>
<tr class="separator:gab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000008UL)</td></tr>
<tr class="separator:ga888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x0000001CUL)</td></tr>
<tr class="separator:ga38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000030UL)</td></tr>
<tr class="separator:ga70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000044UL)</td></tr>
<tr class="separator:ga1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000058UL)</td></tr>
<tr class="separator:gac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x0000006CUL)</td></tr>
<tr class="separator:ga896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00000080UL)</td></tr>
<tr class="separator:gaeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e681b03f364532055d88f63fec0d99d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00001000UL)</td></tr>
<tr class="separator:ga0e681b03f364532055d88f63fec0d99d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656a447589e785594cbf2f45c835ad7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_BASE</b>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00003000UL)</td></tr>
<tr class="separator:ga656a447589e785594cbf2f45c835ad7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e21f4845015730c5731763169ec0e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>&#160;&#160;&#160;(AHBPERIPH_BASE + 0x00002000UL)</td></tr>
<tr class="separator:ga8e21f4845015730c5731763169ec0e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga776d985f2d4d40b588ef6ca9d573af78">FLASHSIZE_BASE</a>&#160;&#160;&#160;0x1FFFF7E0UL</td></tr>
<tr class="separator:ga776d985f2d4d40b588ef6ca9d573af78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664eda42b83c919b153b07b23348be67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a>&#160;&#160;&#160;0x1FFFF7E8UL</td></tr>
<tr class="separator:ga664eda42b83c919b153b07b23348be67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>&#160;&#160;&#160;0x1FFFF800UL</td></tr>
<tr class="separator:gab5b5fb155f9ee15dfb6d757da1adc926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>&#160;&#160;&#160;0xE0042000UL</td></tr>
<tr class="separator:ga4adaf4fd82ccc3a538f1f27a70cdbbef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00005C00UL)</td></tr>
<tr class="separator:gaa6c4cbed4ddbb3ecd77de93fab2a2e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992dfdd5707568c5cb5506e2347e808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__memory__map.html#gaf992dfdd5707568c5cb5506e2347e808">USB_PMAADDR</a>&#160;&#160;&#160;(APB1PERIPH_BASE + 0x00006000UL)</td></tr>
<tr class="separator:gaf992dfdd5707568c5cb5506e2347e808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM2</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *)TIM2_BASE)</td></tr>
<tr class="separator:ga3cfac9f2e43673f790f8668d48b4b92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61ee4c391385607d7af432b63905fcc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM3</b>&#160;&#160;&#160;((<a class="el" href="struct_t_i_m___type_def.html">TIM_TypeDef</a> *)TIM3_BASE)</td></tr>
<tr class="separator:ga61ee4c391385607d7af432b63905fcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5359a088f5d8b20ce74d920e46059304"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_t_c___type_def.html">RTC_TypeDef</a> *)RTC_BASE)</td></tr>
<tr class="separator:ga5359a088f5d8b20ce74d920e46059304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9821fd01757986612ddb8982e2fe27f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a> *)WWDG_BASE)</td></tr>
<tr class="separator:ga9821fd01757986612ddb8982e2fe27f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG</b>&#160;&#160;&#160;((<a class="el" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a> *)IWDG_BASE)</td></tr>
<tr class="separator:gad16b79dd94ee85d261d08a8ee94187e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf114a9eab03ca08a6fb720e511595930"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART2</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *)USART2_BASE)</td></tr>
<tr class="separator:gaf114a9eab03ca08a6fb720e511595930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C1</b>&#160;&#160;&#160;((<a class="el" href="struct_i2_c___type_def.html">I2C_TypeDef</a> *)I2C1_BASE)</td></tr>
<tr class="separator:gab45d257574da6fe1f091cc45b7eda6cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga779bf099075a999d1074357fccbd466b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_b___type_def.html">USB_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a>)</td></tr>
<tr class="separator:ga779bf099075a999d1074357fccbd466b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa38716de06974ea948ad34ef7bfee00b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP</b>&#160;&#160;&#160;((<a class="el" href="struct_b_k_p___type_def.html">BKP_TypeDef</a> *)BKP_BASE)</td></tr>
<tr class="separator:gaa38716de06974ea948ad34ef7bfee00b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04651c526497822a859942b928e57f8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR</b>&#160;&#160;&#160;((<a class="el" href="struct_p_w_r___type_def.html">PWR_TypeDef</a> *)PWR_BASE)</td></tr>
<tr class="separator:ga04651c526497822a859942b928e57f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582e09473429414015b1de90cf767fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO</b>&#160;&#160;&#160;((<a class="el" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a> *)AFIO_BASE)</td></tr>
<tr class="separator:ga582e09473429414015b1de90cf767fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9189e770cd9b63dadd36683eb9843cac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI</b>&#160;&#160;&#160;((<a class="el" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a> *)EXTI_BASE)</td></tr>
<tr class="separator:ga9189e770cd9b63dadd36683eb9843cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOA</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOA_BASE)</td></tr>
<tr class="separator:gac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOB</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOB_BASE)</td></tr>
<tr class="separator:ga68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOC</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOC_BASE)</td></tr>
<tr class="separator:ga2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIOD</b>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *)GPIOD_BASE)</td></tr>
<tr class="separator:ga7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___type_def.html">ADC_TypeDef</a> *)ADC1_BASE)</td></tr>
<tr class="separator:ga90d2d5c526ce5c0a551f533eccbee71a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1919c64fc774aab31190346fd5457e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_COMMON</b>&#160;&#160;&#160;((<a class="el" href="struct_a_d_c___common___type_def.html">ADC_Common_TypeDef</a> *)ADC1_BASE)</td></tr>
<tr class="separator:gaf1919c64fc774aab31190346fd5457e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad483be344a28ac800be8f03654a9612f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI1</b>&#160;&#160;&#160;((<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *)SPI1_BASE)</td></tr>
<tr class="separator:gad483be344a28ac800be8f03654a9612f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92871691058ff7ccffd7635930cb08da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART1</b>&#160;&#160;&#160;((<a class="el" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a> *)USART1_BASE)</td></tr>
<tr class="separator:ga92871691058ff7ccffd7635930cb08da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a> *)DMA1_BASE)</td></tr>
<tr class="separator:gacc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel1</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel1_BASE)</td></tr>
<tr class="separator:gac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel2</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel2_BASE)</td></tr>
<tr class="separator:ga23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel3</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel3_BASE)</td></tr>
<tr class="separator:gacf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel4</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel4_BASE)</td></tr>
<tr class="separator:gad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel5</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel5_BASE)</td></tr>
<tr class="separator:ga06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel6</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel6_BASE)</td></tr>
<tr class="separator:gac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA1_Channel7</b>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *)DMA1_Channel7_BASE)</td></tr>
<tr class="separator:ga4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74944438a086975793d26ae48d5882d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC</b>&#160;&#160;&#160;((<a class="el" href="struct_r_c_c___type_def.html">RCC_TypeDef</a> *)RCC_BASE)</td></tr>
<tr class="separator:ga74944438a086975793d26ae48d5882d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC</b>&#160;&#160;&#160;((<a class="el" href="struct_c_r_c___type_def.html">CRC_TypeDef</a> *)CRC_BASE)</td></tr>
<tr class="separator:ga4381bb54c2dbc34500521165aa7b89b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH</b>&#160;&#160;&#160;((<a class="el" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b">FLASH_R_BASE</a>)</td></tr>
<tr class="separator:ga844ea28ba1e0a5a0e497f16b61ea306b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OB</b>&#160;&#160;&#160;((<a class="el" href="struct_o_b___type_def.html">OB_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926">OB_BASE</a>)</td></tr>
<tr class="separator:gad2d5f875cdc6d696735f20fa23a895c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU</b>&#160;&#160;&#160;((<a class="el" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a> *)<a class="el" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef">DBGMCU_BASE</a>)</td></tr>
<tr class="separator:ga92ec6d9ec2251fda7d4ce09748cd74b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9ea77371b070034ca2a56381a7e9de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___hardware___constant___definition.html#gab9ea77371b070034ca2a56381a7e9de7">LSI_STARTUP_TIME</a>&#160;&#160;&#160;85U</td></tr>
<tr class="separator:gab9ea77371b070034ca2a56381a7e9de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3deebcf1cf5fae1957476154502b1fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; CRC_DR_DR_Pos)</td></tr>
<tr class="separator:gadd43c14689d281daa4e9a32bf8ec89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf4701d3b15924e657942ce3caa4105"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105">CRC_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd43c14689d281daa4e9a32bf8ec89e1">CRC_DR_DR_Msk</a></td></tr>
<tr class="separator:ga2bf4701d3b15924e657942ce3caa4105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63759809b1cd1cfdf46d92becc60f85"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_IDR_IDR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab63759809b1cd1cfdf46d92becc60f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; CRC_IDR_IDR_Pos)</td></tr>
<tr class="separator:ga306789258d5416a44e545aa2ad6b2f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga306789258d5416a44e545aa2ad6b2f7a">CRC_IDR_IDR_Msk</a></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CRC_CR_RESET_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7a12ab5306d6320069e08e63cd9a56f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; CRC_CR_RESET_Pos)</td></tr>
<tr class="separator:ga04d46dadb6b31660c4ef0af2b00053f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04d46dadb6b31660c4ef0af2b00053f5">CRC_CR_RESET_Msk</a></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_LPDS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeff985ca572b03cb2b8fb57d72f04163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_LPDS_Pos)</td></tr>
<tr class="separator:ga15a3e5d29f5816a97918b938fe9882d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15a3e5d29f5816a97918b938fe9882d8">PWR_CR_LPDS_Msk</a></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PDDS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaf1038bf2ac726320cfe05865bda0a07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8e1dc6252707c24412500e6695fd05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PDDS_Pos)</td></tr>
<tr class="separator:gabc8e1dc6252707c24412500e6695fd05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8e1dc6252707c24412500e6695fd05">PWR_CR_PDDS_Msk</a></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8725c4a6e67a667c4de1087c9639221f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CWUF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8725c4a6e67a667c4de1087c9639221f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_CWUF_Pos)</td></tr>
<tr class="separator:ga0b3f54b99913b0d6413df2b3d2e4790a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b3f54b99913b0d6413df2b3d2e4790a">PWR_CR_CWUF_Msk</a></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_CSBF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga657c1dc4aa1d976d5cb8870ad7791a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e25040e042ac06128a8cd5f858d8912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_CSBF_Pos)</td></tr>
<tr class="separator:ga8e25040e042ac06128a8cd5f858d8912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e25040e042ac06128a8cd5f858d8912">PWR_CR_CSBF_Msk</a></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4073cd8adfdba51b106072bab82fc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PVDE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gadb4073cd8adfdba51b106072bab82fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f556d56181a41dc59ba75be574155ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PVDE_Pos)</td></tr>
<tr class="separator:ga1f556d56181a41dc59ba75be574155ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f556d56181a41dc59ba75be574155ad">PWR_CR_PVDE_Msk</a></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dc96cce80c352f7bda9a3919023eef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga73dc96cce80c352f7bda9a3919023eef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga5c4e8550b3c0d62156604ce5cdb659a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c4e8550b3c0d62156604ce5cdb659a7">PWR_CR_PLS_Msk</a></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef447510818c468c202e3b4991ea08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e">PWR_CR_PLS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gacef447510818c468c202e3b4991ea08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd19d78943514a2f695a39b45594623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623">PWR_CR_PLS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:gafcd19d78943514a2f695a39b45594623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52">PWR_CR_PLS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; PWR_CR_PLS_Pos)</td></tr>
<tr class="separator:ga1a8986ee557f443d4a8eebf68026bd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6b904b20d7e4fff958c75748861216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacb6b904b20d7e4fff958c75748861216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga15b71263f73f0c4e53ca91fc8d096818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="separator:ga2ea128abc2fc4252b53d09ca2850e69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c1782980a2fb12de80058729a74f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a>&#160;&#160;&#160;0x00000060U</td></tr>
<tr class="separator:ga9c1782980a2fb12de80058729a74f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:ga0fe79f097ea6c30a4ccf69ed3e177f85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326781d09a07b4d215424fbbae11b7b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:ga326781d09a07b4d215424fbbae11b7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:gaaff17e9c7fe7d837523b1e9a2f4e9baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga95e3b301b5470ae94d32c53a9fbdfc8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb6b904b20d7e4fff958c75748861216">PWR_CR_PLS_LEV0</a></td></tr>
<tr class="separator:ga8d9155f3ce77fb69b829fc2f9f45b460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26a7748bef468020ea4c0b204d89e6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15b71263f73f0c4e53ca91fc8d096818">PWR_CR_PLS_LEV1</a></td></tr>
<tr class="separator:gac26a7748bef468020ea4c0b204d89e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea128abc2fc4252b53d09ca2850e69e">PWR_CR_PLS_LEV2</a></td></tr>
<tr class="separator:ga4e25e407d55a33f5b77dce63d8e1bacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c1782980a2fb12de80058729a74f174">PWR_CR_PLS_LEV3</a></td></tr>
<tr class="separator:gad7d71e9b5c0a51e9ba45feed5f759e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacef8ac40cffdc1fa769865ae497ab979"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fe79f097ea6c30a4ccf69ed3e177f85">PWR_CR_PLS_LEV4</a></td></tr>
<tr class="separator:gacef8ac40cffdc1fa769865ae497ab979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga326781d09a07b4d215424fbbae11b7b2">PWR_CR_PLS_LEV5</a></td></tr>
<tr class="separator:gab3b9c67db5eb99dfa8651cc0d95ee6ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaff17e9c7fe7d837523b1e9a2f4e9baf">PWR_CR_PLS_LEV6</a></td></tr>
<tr class="separator:ga95f1787c8af928f1fb2e267943d19c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_PLS_2V9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95e3b301b5470ae94d32c53a9fbdfc8b">PWR_CR_PLS_LEV7</a></td></tr>
<tr class="separator:gac179ee1e4ceef0c1b1b3bafe2326b047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CR_DBP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa3c90e817e3ccc0031b20014ef7d434e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CR_DBP_Pos)</td></tr>
<tr class="separator:gae4dc0f910dd014d87bdb0259f89de5f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4dc0f910dd014d87bdb0259f89de5f8">PWR_CR_DBP_Msk</a></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_WUF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae7e519f8bd84379dc4a94dd5acaff305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506641083e85de1202465b9be1712c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_WUF_Pos)</td></tr>
<tr class="separator:ga506641083e85de1202465b9be1712c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465bb7ad9ca936688344e2a077539e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6">PWR_CSR_WUF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga506641083e85de1202465b9be1712c24">PWR_CSR_WUF_Msk</a></td></tr>
<tr class="separator:ga9465bb7ad9ca936688344e2a077539e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_SBF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28df9eb1abdd9d2f29b3f471f9aa096f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46cab51c4455b5ab8264684e0ca5783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_SBF_Pos)</td></tr>
<tr class="separator:gab46cab51c4455b5ab8264684e0ca5783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb">PWR_CSR_SBF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab46cab51c4455b5ab8264684e0ca5783">PWR_CSR_SBF_Msk</a></td></tr>
<tr class="separator:gab4fd42f153660593cad6f4fe22ff76bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_PVDO_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacdec9406a561d29e05ca2e2f69fd4532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_PVDO_Pos)</td></tr>
<tr class="separator:ga4c27c44a96fdf582f2b25d00666a9548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3535ce181895cc00afeb28dcac68d04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c">PWR_CSR_PVDO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c27c44a96fdf582f2b25d00666a9548">PWR_CSR_PVDO_Msk</a></td></tr>
<tr class="separator:ga3535ce181895cc00afeb28dcac68d04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d629ea754e9d5942a97e037d515816"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PWR_CSR_EWUP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga20d629ea754e9d5942a97e037d515816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0b862445449f084acf74d1105f687da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; PWR_CSR_EWUP_Pos)</td></tr>
<tr class="separator:gac0b862445449f084acf74d1105f687da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580">PWR_CSR_EWUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0b862445449f084acf74d1105f687da">PWR_CSR_EWUP_Msk</a></td></tr>
<tr class="separator:ga7ac8c15a08bbee754ea720b0d4a4f580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e1b3c212986a7c0db384f9e24d51af3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR1_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3e1b3c212986a7c0db384f9e24d51af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd7ecf44c301889d805c0bbd3ba9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR1_D_Pos)</td></tr>
<tr class="separator:ga7cd7ecf44c301889d805c0bbd3ba9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76">BKP_DR1_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd7ecf44c301889d805c0bbd3ba9364">BKP_DR1_D_Msk</a></td></tr>
<tr class="separator:gaf93fe6fb7fdba26550964903c65e6a76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fd3ab6c7ee5fab55641257d96a273f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR2_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8fd3ab6c7ee5fab55641257d96a273f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9761ad76eb2bc954dc18a8c20881801c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR2_D_Pos)</td></tr>
<tr class="separator:ga9761ad76eb2bc954dc18a8c20881801c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5bf0698730c611befa365d9af1e9d69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69">BKP_DR2_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9761ad76eb2bc954dc18a8c20881801c">BKP_DR2_D_Msk</a></td></tr>
<tr class="separator:gad5bf0698730c611befa365d9af1e9d69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee1c048c48594d5853f2bab666dd9b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR3_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6ee1c048c48594d5853f2bab666dd9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ec01ea6870a76e8787cfbed5b3d4bfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR3_D_Pos)</td></tr>
<tr class="separator:ga0ec01ea6870a76e8787cfbed5b3d4bfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20eceb252f64fe20e458e998935d1aa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8">BKP_DR3_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ec01ea6870a76e8787cfbed5b3d4bfd">BKP_DR3_D_Msk</a></td></tr>
<tr class="separator:ga20eceb252f64fe20e458e998935d1aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28219bd54301238673dece17a633054e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR4_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28219bd54301238673dece17a633054e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0431a06c570c4cdf1d183c1f6e87879d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR4_D_Pos)</td></tr>
<tr class="separator:ga0431a06c570c4cdf1d183c1f6e87879d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55">BKP_DR4_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0431a06c570c4cdf1d183c1f6e87879d">BKP_DR4_D_Msk</a></td></tr>
<tr class="separator:ga28d8d13d7e78c9963fbd4efbfc176c55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade43105bbda0b136d35fbf01ef74c4e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR5_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gade43105bbda0b136d35fbf01ef74c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a3d38da792db9528f374fcccd34ad19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR5_D_Pos)</td></tr>
<tr class="separator:ga9a3d38da792db9528f374fcccd34ad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3">BKP_DR5_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a3d38da792db9528f374fcccd34ad19">BKP_DR5_D_Msk</a></td></tr>
<tr class="separator:ga9fb21f36a74563bffacf9a47ec0b6cf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1f4a1df0a7b1fc71ba5726be6ba3cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR6_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1f4a1df0a7b1fc71ba5726be6ba3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04530c9a24f1c434284ad722e6502cdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR6_D_Pos)</td></tr>
<tr class="separator:ga04530c9a24f1c434284ad722e6502cdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38085c3926abbf483ba60ef9495eb8db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db">BKP_DR6_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04530c9a24f1c434284ad722e6502cdc">BKP_DR6_D_Msk</a></td></tr>
<tr class="separator:ga38085c3926abbf483ba60ef9495eb8db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c27da64f5879bf5a4206bcf65f63d08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR7_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7c27da64f5879bf5a4206bcf65f63d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6576bb517f250085d3287168fd1df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR7_D_Pos)</td></tr>
<tr class="separator:ga8f6576bb517f250085d3287168fd1df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b">BKP_DR7_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6576bb517f250085d3287168fd1df8">BKP_DR7_D_Msk</a></td></tr>
<tr class="separator:ga6e99b1b85bf33bf9f6ce79c3a30ae03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5fcd50c80aa937446f9f1f6312e3e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR8_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5fcd50c80aa937446f9f1f6312e3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad219b20783e4883262d64470dfa6f0ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR8_D_Pos)</td></tr>
<tr class="separator:gad219b20783e4883262d64470dfa6f0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633">BKP_DR8_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad219b20783e4883262d64470dfa6f0ea">BKP_DR8_D_Msk</a></td></tr>
<tr class="separator:ga95495c00cbbaf0495fb42be0ca7ce633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff8dd97c9f40cb9c772ac8e9e669a4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR9_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5ff8dd97c9f40cb9c772ac8e9e669a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7296183435aef8135348f9c8f042ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR9_D_Pos)</td></tr>
<tr class="separator:gacc7296183435aef8135348f9c8f042ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad">BKP_DR9_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc7296183435aef8135348f9c8f042ab">BKP_DR9_D_Msk</a></td></tr>
<tr class="separator:ga4f5a18517f79bedaa6576a295285c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc0cf1989d648283430402c6cf98f21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_DR10_D_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8bc0cf1989d648283430402c6cf98f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa758a621b6453814df4e8e9d3b4466b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; BKP_DR10_D_Pos)</td></tr>
<tr class="separator:gaa758a621b6453814df4e8e9d3b4466b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2">BKP_DR10_D</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa758a621b6453814df4e8e9d3b4466b1">BKP_DR10_D_Msk</a></td></tr>
<tr class="separator:ga2feea44d20bbb9e0f20a3b774c8935c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_BKP_NUMBER</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga70de60adf3ddd7d029bb2c6ae26d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc9a21a9e1a675c9b1bd87fa9d9013f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_CAL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1dc9a21a9e1a675c9b1bd87fa9d9013f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecee89779a7eb707ce00cadabe4cced"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; BKP_RTCCR_CAL_Pos)</td></tr>
<tr class="separator:ga7ecee89779a7eb707ce00cadabe4cced"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857">BKP_RTCCR_CAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecee89779a7eb707ce00cadabe4cced">BKP_RTCCR_CAL_Msk</a></td></tr>
<tr class="separator:ga4f2eeeef42c2f7a59d28a9d5eb4c6857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca60166a0ab716868796303ecf45e80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_CCO_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaaca60166a0ab716868796303ecf45e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad630fd985ef8822ceaab7b830b58e773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_CCO_Pos)</td></tr>
<tr class="separator:gad630fd985ef8822ceaab7b830b58e773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga639d569ffd9211519b910c1e6304f7b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3">BKP_RTCCR_CCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad630fd985ef8822ceaab7b830b58e773">BKP_RTCCR_CCO_Msk</a></td></tr>
<tr class="separator:ga639d569ffd9211519b910c1e6304f7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81d443e9c74b61cfc60fd676c4cc90fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_ASOE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga81d443e9c74b61cfc60fd676c4cc90fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ad0803b61c7dd9f7b298a5898a6b5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_ASOE_Pos)</td></tr>
<tr class="separator:ga16ad0803b61c7dd9f7b298a5898a6b5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga924692225ba4db945660687fe47f50b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4">BKP_RTCCR_ASOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16ad0803b61c7dd9f7b298a5898a6b5d">BKP_RTCCR_ASOE_Msk</a></td></tr>
<tr class="separator:ga924692225ba4db945660687fe47f50b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926f475a65d4a047cdf7d500da0c9a14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_RTCCR_ASOS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga926f475a65d4a047cdf7d500da0c9a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8b4b67ab4f083cd783ec8da328c544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_RTCCR_ASOS_Pos)</td></tr>
<tr class="separator:gadf8b4b67ab4f083cd783ec8da328c544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d017e8f3c09696cd74e170a95966be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4">BKP_RTCCR_ASOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf8b4b67ab4f083cd783ec8da328c544">BKP_RTCCR_ASOS_Msk</a></td></tr>
<tr class="separator:ga8d017e8f3c09696cd74e170a95966be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db61fcc7d1444ff12406da7037de8ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CR_TPE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6db61fcc7d1444ff12406da7037de8ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602bbd214a7de36b79a5b8cb3ac73b20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CR_TPE_Pos)</td></tr>
<tr class="separator:ga602bbd214a7de36b79a5b8cb3ac73b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63">BKP_CR_TPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga602bbd214a7de36b79a5b8cb3ac73b20">BKP_CR_TPE_Msk</a></td></tr>
<tr class="separator:gadbb835fd9fbe4d74e598d15de3c12e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d7c36060fcb6e08bc92f2deaea4723"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CR_TPAL_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga18d7c36060fcb6e08bc92f2deaea4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2133a32b202737c7e10d5b406e2ad68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CR_TPAL_Pos)</td></tr>
<tr class="separator:ga2133a32b202737c7e10d5b406e2ad68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28cd1469212463d8a772b0b67543d320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320">BKP_CR_TPAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2133a32b202737c7e10d5b406e2ad68e">BKP_CR_TPAL_Msk</a></td></tr>
<tr class="separator:ga28cd1469212463d8a772b0b67543d320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab62a21db9c02dba38ff571ab5987baf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_CTE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab62a21db9c02dba38ff571ab5987baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4849eaefa0e7d739ab17c88479037a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_CTE_Pos)</td></tr>
<tr class="separator:gaf4849eaefa0e7d739ab17c88479037a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8cec91d3c30db07961227bcea5c5452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452">BKP_CSR_CTE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4849eaefa0e7d739ab17c88479037a5">BKP_CSR_CTE_Msk</a></td></tr>
<tr class="separator:gad8cec91d3c30db07961227bcea5c5452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03592009722e1bdf8adf628e8e13d394"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_CTI_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga03592009722e1bdf8adf628e8e13d394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a87b045ce11df1218eedfe8d0d0ca02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_CTI_Pos)</td></tr>
<tr class="separator:ga7a87b045ce11df1218eedfe8d0d0ca02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e">BKP_CSR_CTI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a87b045ce11df1218eedfe8d0d0ca02">BKP_CSR_CTI_Msk</a></td></tr>
<tr class="separator:gad7dc97ae504ef58fb2137c1fdd02fc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d13d56abb0c190bf4868ae8c1856a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TPIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga40d13d56abb0c190bf4868ae8c1856a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga580ab6245136d5092a75de43a9a44956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TPIE_Pos)</td></tr>
<tr class="separator:ga580ab6245136d5092a75de43a9a44956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38baaf48576f4b3ab209369e04d468ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad">BKP_CSR_TPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga580ab6245136d5092a75de43a9a44956">BKP_CSR_TPIE_Msk</a></td></tr>
<tr class="separator:ga38baaf48576f4b3ab209369e04d468ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3460bc8069d2269ceac8df9dc03a2c8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TEF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga3460bc8069d2269ceac8df9dc03a2c8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36cb6d0b713c1d4cfc362e8ad05847c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TEF_Pos)</td></tr>
<tr class="separator:ga36cb6d0b713c1d4cfc362e8ad05847c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d">BKP_CSR_TEF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36cb6d0b713c1d4cfc362e8ad05847c4">BKP_CSR_TEF_Msk</a></td></tr>
<tr class="separator:ga71a05fe4e45b0dc0b1f970e51085678d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24caf26d8ffaa4cc0e25d49c1e203f36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BKP_CSR_TIF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga24caf26d8ffaa4cc0e25d49c1e203f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16719e39d941977d4e16370059e7a858"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; BKP_CSR_TIF_Pos)</td></tr>
<tr class="separator:ga16719e39d941977d4e16370059e7a858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8">BKP_CSR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16719e39d941977d4e16370059e7a858">BKP_CSR_TIF_Msk</a></td></tr>
<tr class="separator:ga3a8317e460ec3e18c78869beacd0bac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24995a185bfa02f4ed0624e1a5921585"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga24995a185bfa02f4ed0624e1a5921585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21adcb31640b6407baff549c0e7d1af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSION_Pos)</td></tr>
<tr class="separator:ga21adcb31640b6407baff549c0e7d1af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21adcb31640b6407baff549c0e7d1af0">RCC_CR_HSION_Msk</a></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga77c32f27431ef9437aa34fb0f1d41da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c613573a83b8399c228dca39063947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSIRDY_Pos)</td></tr>
<tr class="separator:ga55c613573a83b8399c228dca39063947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55c613573a83b8399c228dca39063947">RCC_CR_HSIRDY_Msk</a></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1eb6ab7cdd2569af23f9688384d577bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c875ded980268c8d87803fde1d3add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; RCC_CR_HSITRIM_Pos)</td></tr>
<tr class="separator:ga47c875ded980268c8d87803fde1d3add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c875ded980268c8d87803fde1d3add">RCC_CR_HSITRIM_Msk</a></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca19ae5be8263a15a6122f80820ddab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaca19ae5be8263a15a6122f80820ddab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; RCC_CR_HSICAL_Pos)</td></tr>
<tr class="separator:ga6b0cd0084e6349428abdb91755f0a3d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cd0084e6349428abdb91755f0a3d3">RCC_CR_HSICAL_Msk</a></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf45a431682229e7131fab4a9df6bb8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gacf45a431682229e7131fab4a9df6bb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSEON_Pos)</td></tr>
<tr class="separator:ga71f5167bea85df0b393de9d3846ea8d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f5167bea85df0b393de9d3846ea8d1">RCC_CR_HSEON_Msk</a></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0b35f100d3353d0d73ef1f9099a70285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSERDY_Pos)</td></tr>
<tr class="separator:ga993e8ee50d7049e18ec9ee1e5ddcaa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga993e8ee50d7049e18ec9ee1e5ddcaa64">RCC_CR_HSERDY_Msk</a></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac11714ac23d6cbef2f25c8b6c38e07f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac04d2021b54bf9a1b66578c67a436b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_HSEBYP_Pos)</td></tr>
<tr class="separator:gac04d2021b54bf9a1b66578c67a436b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac04d2021b54bf9a1b66578c67a436b45">RCC_CR_HSEBYP_Msk</a></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gabf8f4f358e06d0c2b8a040474c0c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_CSSON_Pos)</td></tr>
<tr class="separator:gaaf02f4983b7cd9e1b664729cf6abb1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf02f4983b7cd9e1b664729cf6abb1f5">RCC_CR_CSSON_Msk</a></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9969597c000e9ed714c2472e019f7df3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga9969597c000e9ed714c2472e019f7df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_PLLON_Pos)</td></tr>
<tr class="separator:ga60dd7c471ec3ba4587e0cecdc8238f87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60dd7c471ec3ba4587e0cecdc8238f87">RCC_CR_PLLON_Msk</a></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaa99ebf56183320b517b804fbc76e8ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga237ae9216a3ae5c1f6833a52995413df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CR_PLLRDY_Pos)</td></tr>
<tr class="separator:ga237ae9216a3ae5c1f6833a52995413df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga237ae9216a3ae5c1f6833a52995413df">RCC_CR_PLLRDY_Msk</a></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0cf9dd749ab13a3b9d55308e24f60160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06ad7777386bbf5555ef8b02939197aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga06ad7777386bbf5555ef8b02939197aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06ad7777386bbf5555ef8b02939197aa">RCC_CFGR_SW_Msk</a></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd">RCC_CFGR_SW_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga99f08d86fd41824058a7fdf817f7e2fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f">RCC_CFGR_SW_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; <a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf9dd749ab13a3b9d55308e24f60160">RCC_CFGR_SW_Pos</a>)</td></tr>
<tr class="separator:ga72d51cb5d66ee1aa4d2c6f14796a072f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb">RCC_CFGR_SW_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705">RCC_CFGR_SW_HSE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487">RCC_CFGR_SW_PLL</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79d13a977d5b0c2e132b4939663158d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab79d13a977d5b0c2e132b4939663158d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaef0b6cd7629c047bcc4ac3e88d920e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef0b6cd7629c047bcc4ac3e88d920e25">RCC_CFGR_SWS_Msk</a></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eae59112c51def51979e31e8695b39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f">RCC_CFGR_SWS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:ga1eae59112c51def51979e31e8695b39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad3a5718999d7259f216137a23c2a379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379">RCC_CFGR_SWS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_SWS_Pos)</td></tr>
<tr class="separator:gaad3a5718999d7259f216137a23c2a379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a">RCC_CFGR_SWS_HSI</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08">RCC_CFGR_SWS_HSE</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2447eb7ab6388f0446e7550df8f50d90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65804e0ce7ec3204e9a56bb848428460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga65804e0ce7ec3204e9a56bb848428460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65804e0ce7ec3204e9a56bb848428460">RCC_CFGR_HPRE_Msk</a></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172">RCC_CFGR_HPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga88ece6ca270b3ecf6f63bf20893bc172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599">RCC_CFGR_HPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gacbdd3a02814178ba02b8ebbaccd91599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac734bddb507eed4a62a0af4cef74a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3">RCC_CFGR_HPRE_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:gadac734bddb507eed4a62a0af4cef74a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a1180512cc5f3dde7895040a9037286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286">RCC_CFGR_HPRE_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; RCC_CFGR_HPRE_Pos)</td></tr>
<tr class="separator:ga5a1180512cc5f3dde7895040a9037286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84">RCC_CFGR_HPRE_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2b7d7f29b09a49c31404fc0d44645c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea">RCC_CFGR_HPRE_DIV2</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91">RCC_CFGR_HPRE_DIV4</a>&#160;&#160;&#160;0x00000090U</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058">RCC_CFGR_HPRE_DIV8</a>&#160;&#160;&#160;0x000000A0U</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815">RCC_CFGR_HPRE_DIV16</a>&#160;&#160;&#160;0x000000B0U</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370">RCC_CFGR_HPRE_DIV64</a>&#160;&#160;&#160;0x000000C0U</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab">RCC_CFGR_HPRE_DIV128</a>&#160;&#160;&#160;0x000000D0U</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b">RCC_CFGR_HPRE_DIV256</a>&#160;&#160;&#160;0x000000E0U</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0">RCC_CFGR_HPRE_DIV512</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f0825acc89712f58b97844fbac93ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf0f0825acc89712f58b97844fbac93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48842716ad7c2280b8ddbac071cdc773"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga48842716ad7c2280b8ddbac071cdc773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga48842716ad7c2280b8ddbac071cdc773">RCC_CFGR_PPRE1_Msk</a></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d37c20686faa340a77021117f5908b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7">RCC_CFGR_PPRE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga2d37c20686faa340a77021117f5908b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2">RCC_CFGR_PPRE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:gad41049f8a28fdced6bb4d9267845ffa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f">RCC_CFGR_PPRE1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PPRE1_Pos)</td></tr>
<tr class="separator:ga5fcb524f6ca203ddff1862c124d4f89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11">RCC_CFGR_PPRE1_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gac8f6562bb2ecf65055a2f42cbb48ef11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d">RCC_CFGR_PPRE1_DIV2</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gaf832ad6844c907d9bb37c1536defcb0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae">RCC_CFGR_PPRE1_DIV4</a>&#160;&#160;&#160;0x00000500U</td></tr>
<tr class="separator:ga0e340725f46e9462d9b02a079b9fa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72">RCC_CFGR_PPRE1_DIV8</a>&#160;&#160;&#160;0x00000600U</td></tr>
<tr class="separator:ga9ddd6d657837e1971bb86e3bf1c15e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f">RCC_CFGR_PPRE1_DIV16</a>&#160;&#160;&#160;0x00000700U</td></tr>
<tr class="separator:ga5c38ba326bde7c7a18c4f7f2aacf823f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga562db8b1e75fa862a3652b56a29b9fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489e055e843ee5090c0174bbb9af9a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga489e055e843ee5090c0174bbb9af9a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489e055e843ee5090c0174bbb9af9a67">RCC_CFGR_PPRE2_Msk</a></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9">RCC_CFGR_PPRE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga82ca63155494ed59eb5e34bec1e5f4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f">RCC_CFGR_PPRE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:gafdb19c9e76fe8e8a7c991714c92e937f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9adc802687eab5b6ece99a20793219db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db">RCC_CFGR_PPRE2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PPRE2_Pos)</td></tr>
<tr class="separator:ga9adc802687eab5b6ece99a20793219db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga247aebf1999a38ea07785558d277bb1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a">RCC_CFGR_PPRE2_DIV1</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga247aebf1999a38ea07785558d277bb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d9c91eaad122460d324a71cc939d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b">RCC_CFGR_PPRE2_DIV2</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga99d9c91eaad122460d324a71cc939d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4340fc3fc52eca36eb302959fbecb715"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715">RCC_CFGR_PPRE2_DIV4</a>&#160;&#160;&#160;0x00002800U</td></tr>
<tr class="separator:ga4340fc3fc52eca36eb302959fbecb715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552">RCC_CFGR_PPRE2_DIV8</a>&#160;&#160;&#160;0x00003000U</td></tr>
<tr class="separator:ga412b382a1134e0ee5614e0f4bcf97552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9">RCC_CFGR_PPRE2_DIV16</a>&#160;&#160;&#160;0x00003800U</td></tr>
<tr class="separator:gaece3ee58d4138f7452733bfa1ad37eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5a10a256392616c89ca71aeb2b5dd41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcb43af90ef56b4020935071a5d82a64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:gafcb43af90ef56b4020935071a5d82a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb">RCC_CFGR_ADCPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcb43af90ef56b4020935071a5d82a64">RCC_CFGR_ADCPRE_Msk</a></td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c74a8025b95975be34bee12dc470c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48">RCC_CFGR_ADCPRE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:ga7c74a8025b95975be34bee12dc470c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b5aa588027e12ad1483885db4db3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8">RCC_CFGR_ADCPRE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_ADCPRE_Pos)</td></tr>
<tr class="separator:ga81b5aa588027e12ad1483885db4db3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665">RCC_CFGR_ADCPRE_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9514a85f55de77d1c7d7be1f2f1f9665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402">RCC_CFGR_ADCPRE_DIV4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga748ba0a0bbb1ad1fe7e4e00f40695402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8337d95f8480d74072e817540a333b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c">RCC_CFGR_ADCPRE_DIV6</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga8337d95f8480d74072e817540a333b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7898d2e86664877dc43fbc2421a16347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347">RCC_CFGR_ADCPRE_DIV8</a>&#160;&#160;&#160;0x0000C000U</td></tr>
<tr class="separator:ga7898d2e86664877dc43fbc2421a16347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga614b938ddf23d16f9b51da1ef82175b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga084925eb0aca8d042bbd80e71c73246b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLSRC_Pos)</td></tr>
<tr class="separator:ga084925eb0aca8d042bbd80e71c73246b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57">RCC_CFGR_PLLSRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga084925eb0aca8d042bbd80e71c73246b">RCC_CFGR_PLLSRC_Msk</a></td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b89ede176fe90674f056224251369a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLXTPRE_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa5b89ede176fe90674f056224251369a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLXTPRE_Pos)</td></tr>
<tr class="separator:gad5d2aec39e3d96338c036054a7f8e55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a">RCC_CFGR_PLLXTPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d2aec39e3d96338c036054a7f8e55a">RCC_CFGR_PLLXTPRE_Msk</a></td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68c2c185ba70d6e9df482f233aef0b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gae68c2c185ba70d6e9df482f233aef0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e486249d37ffec565a1db2bd4f488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:ga4c8e486249d37ffec565a1db2bd4f488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9735c088436b547fff3baae2bbaa0426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426">RCC_CFGR_PLLMULL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e486249d37ffec565a1db2bd4f488">RCC_CFGR_PLLMULL_Msk</a></td></tr>
<tr class="separator:ga9735c088436b547fff3baae2bbaa0426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5">RCC_CFGR_PLLMULL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gafb6ca064b9e67d2b5b9b432e34784af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c">RCC_CFGR_PLLMULL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:ga81c7cc1ebda470255592844cbd05ee1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab26410b868aa7b07921560f91852a791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791">RCC_CFGR_PLLMULL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gab26410b868aa7b07921560f91852a791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce99349c21265ea13b8fe3c9bcda130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130">RCC_CFGR_PLLMULL_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; RCC_CFGR_PLLMULL_Pos)</td></tr>
<tr class="separator:gacce99349c21265ea13b8fe3c9bcda130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c">RCC_CFGR_PLLXTPRE_HSE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga59b5fd80bf935fe93794603e8ce0236c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180cde8fba603992d102c51cc415073e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180cde8fba603992d102c51cc415073e">RCC_CFGR_PLLXTPRE_HSE_DIV2</a>&#160;&#160;&#160;0x00020000U</td></tr>
<tr class="separator:ga180cde8fba603992d102c51cc415073e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf">RCC_CFGR_PLLMULL2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa19a3c7d27836012150a86fd9c950cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab172fdad27e2a0c62f1dbd89c708a544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL3_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gab172fdad27e2a0c62f1dbd89c708a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61376db32a9bb6b4607b4081113ebf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL3_Pos)</td></tr>
<tr class="separator:ga61376db32a9bb6b4607b4081113ebf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8">RCC_CFGR_PLLMULL3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61376db32a9bb6b4607b4081113ebf45">RCC_CFGR_PLLMULL3_Msk</a></td></tr>
<tr class="separator:gaeb4c410e818f5a68d58a723e7355e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477d6ecc0f673e6b6a354231d752b88d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL4_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga477d6ecc0f673e6b6a354231d752b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff05ab077b58db3c1b9018b26d970ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL4_Pos)</td></tr>
<tr class="separator:ga6ff05ab077b58db3c1b9018b26d970ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976">RCC_CFGR_PLLMULL4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff05ab077b58db3c1b9018b26d970ec">RCC_CFGR_PLLMULL4_Msk</a></td></tr>
<tr class="separator:ga6066f758a13c7686d1dc709ac0a7d976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac45fceca928f59838bcff833b18753cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac45fceca928f59838bcff833b18753cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf69c19c2b47d698eaef0016dc86f5805"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL5_Pos)</td></tr>
<tr class="separator:gaf69c19c2b47d698eaef0016dc86f5805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68">RCC_CFGR_PLLMULL5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf69c19c2b47d698eaef0016dc86f5805">RCC_CFGR_PLLMULL5_Msk</a></td></tr>
<tr class="separator:gaf2290e27c9c1b64d2dd076652db40a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0675a46c67ad5278a4acac5a521e3e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gac0675a46c67ad5278a4acac5a521e3e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4572366ac2c658b59a26361877ebe5a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL6_Pos)</td></tr>
<tr class="separator:ga4572366ac2c658b59a26361877ebe5a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb">RCC_CFGR_PLLMULL6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4572366ac2c658b59a26361877ebe5a6">RCC_CFGR_PLLMULL6_Msk</a></td></tr>
<tr class="separator:ga5ea3b717fd226bc6ff5a78b711c051eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11313acad09a2bbedcfead8d24404459"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL7_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga11313acad09a2bbedcfead8d24404459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65a3a76eb1487a9c45160f07673543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; RCC_CFGR_PLLMULL7_Pos)</td></tr>
<tr class="separator:gac65a3a76eb1487a9c45160f07673543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696">RCC_CFGR_PLLMULL7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac65a3a76eb1487a9c45160f07673543f">RCC_CFGR_PLLMULL7_Msk</a></td></tr>
<tr class="separator:ga6ff8d8dcf3876d1c85657680a64c1696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82d90b23d800b67a4d8faa5881e03a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL8_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gab82d90b23d800b67a4d8faa5881e03a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae822110b7f4ddbe677315e1d9047c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL8_Pos)</td></tr>
<tr class="separator:gaae822110b7f4ddbe677315e1d9047c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d6580b1595ff2d5c3383218370cfca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca">RCC_CFGR_PLLMULL8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae822110b7f4ddbe677315e1d9047c65">RCC_CFGR_PLLMULL8_Msk</a></td></tr>
<tr class="separator:ga95d6580b1595ff2d5c3383218370cfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a82a9a000f93c2dd1c79b5ccd0d28ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL9_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5a82a9a000f93c2dd1c79b5ccd0d28ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f708c16ec7bf00892c0df1c85cb437b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PLLMULL9_Pos)</td></tr>
<tr class="separator:ga2f708c16ec7bf00892c0df1c85cb437b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384c396ec051b958c9a5781c13faf7e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5">RCC_CFGR_PLLMULL9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f708c16ec7bf00892c0df1c85cb437b">RCC_CFGR_PLLMULL9_Msk</a></td></tr>
<tr class="separator:ga384c396ec051b958c9a5781c13faf7e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f692e557b578a8edf9fff862dbbc06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL10_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaf5f692e557b578a8edf9fff862dbbc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45dfab8c0caf6ab1945a7f742cc449c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_PLLMULL10_Pos)</td></tr>
<tr class="separator:ga45dfab8c0caf6ab1945a7f742cc449c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07bb87d09d30874a5eebb32510f647f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f">RCC_CFGR_PLLMULL10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45dfab8c0caf6ab1945a7f742cc449c2">RCC_CFGR_PLLMULL10_Msk</a></td></tr>
<tr class="separator:gae07bb87d09d30874a5eebb32510f647f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03b91f8433bcbc05cb4ed1c7be146a0a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL11_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga03b91f8433bcbc05cb4ed1c7be146a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0646b4c63e2dfb41096410e8e2c8cab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</a>&#160;&#160;&#160;(0x9UL &lt;&lt; RCC_CFGR_PLLMULL11_Pos)</td></tr>
<tr class="separator:ga0646b4c63e2dfb41096410e8e2c8cab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338c178459b97d617398dca92b2a699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699">RCC_CFGR_PLLMULL11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0646b4c63e2dfb41096410e8e2c8cab8">RCC_CFGR_PLLMULL11_Msk</a></td></tr>
<tr class="separator:gad338c178459b97d617398dca92b2a699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace8a91a56a344f28d933596adf40be96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL12_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:gace8a91a56a344f28d933596adf40be96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fcc07d6725594c750c967669c424c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; RCC_CFGR_PLLMULL12_Pos)</td></tr>
<tr class="separator:gac5fcc07d6725594c750c967669c424c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5">RCC_CFGR_PLLMULL12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac5fcc07d6725594c750c967669c424c0">RCC_CFGR_PLLMULL12_Msk</a></td></tr>
<tr class="separator:ga79000f4e48edc56ee6ff315b64dcbfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144e06f354b644057ca0fcb324234254"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL13_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga144e06f354b644057ca0fcb324234254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ffa03bc154699144543110d46d6a322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</a>&#160;&#160;&#160;(0xBUL &lt;&lt; RCC_CFGR_PLLMULL13_Pos)</td></tr>
<tr class="separator:ga2ffa03bc154699144543110d46d6a322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647a6f3d6de31737ca95de9db3925274"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274">RCC_CFGR_PLLMULL13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ffa03bc154699144543110d46d6a322">RCC_CFGR_PLLMULL13_Msk</a></td></tr>
<tr class="separator:ga647a6f3d6de31737ca95de9db3925274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a5fc355b52d1e5647188fcbd4e96b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL14_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga331a5fc355b52d1e5647188fcbd4e96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47b43d519f3194836b96434e26cc0d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_CFGR_PLLMULL14_Pos)</td></tr>
<tr class="separator:gaf47b43d519f3194836b96434e26cc0d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c">RCC_CFGR_PLLMULL14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47b43d519f3194836b96434e26cc0d2">RCC_CFGR_PLLMULL14_Msk</a></td></tr>
<tr class="separator:ga9ffe33153aa4ffd2fe43439a6d2eaf5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc50878b30c369d1042f6120908da43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL15_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga5cc50878b30c369d1042f6120908da43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4811a283a2a26f6929ecd9f86f51b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</a>&#160;&#160;&#160;(0xDUL &lt;&lt; RCC_CFGR_PLLMULL15_Pos)</td></tr>
<tr class="separator:gaf4811a283a2a26f6929ecd9f86f51b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17">RCC_CFGR_PLLMULL15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4811a283a2a26f6929ecd9f86f51b93">RCC_CFGR_PLLMULL15_Msk</a></td></tr>
<tr class="separator:gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3684fdbf681262de6d32b7b9bc9d88"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMULL16_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga2e3684fdbf681262de6d32b7b9bc9d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21fc8ce2709718db2300481439e1de93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_PLLMULL16_Pos)</td></tr>
<tr class="separator:ga21fc8ce2709718db2300481439e1de93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7">RCC_CFGR_PLLMULL16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21fc8ce2709718db2300481439e1de93">RCC_CFGR_PLLMULL16_Msk</a></td></tr>
<tr class="separator:gaecd78b92c36f3a3aafc6cc8fbf90a7e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13eb4b661aba9e1ef61f1697268730af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_USBPRE_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga13eb4b661aba9e1ef61f1697268730af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a158e2967e324592b41219c60b2792"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792">RCC_CFGR_USBPRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_USBPRE_Pos)</td></tr>
<tr class="separator:ga25a158e2967e324592b41219c60b2792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e">RCC_CFGR_USBPRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a158e2967e324592b41219c60b2792">RCC_CFGR_USBPRE_Msk</a></td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e27915d55d2c06625bffe6e7b16512"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga06e27915d55d2c06625bffe6e7b16512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga094e2368e960d1ce0d46a76a0d4cf736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga094e2368e960d1ce0d46a76a0d4cf736">RCC_CFGR_MCO_Msk</a></td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:ga7147402d137ccaa1c8608fcb1d3d2e01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaa6ec148346aa17c67aafebcb616dd57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad02d5012ff73e9c839b909887ffde7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; RCC_CFGR_MCO_Pos)</td></tr>
<tr class="separator:gaad02d5012ff73e9c839b909887ffde7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345908eef02b3029dd78be58baa0c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab345908eef02b3029dd78be58baa0c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a>&#160;&#160;&#160;0x05000000U</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a>&#160;&#160;&#160;0x06000000U</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf501b78192ef13a7016e1f2089c9f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</a>&#160;&#160;&#160;0x07000000U</td></tr>
<tr class="separator:gaf501b78192ef13a7016e1f2089c9f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76304e842d0244575776a28f82cafcfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde">RCC_CFGR_MCO</a></td></tr>
<tr class="separator:ga76304e842d0244575776a28f82cafcfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02d2500aaedb40c512793f8c38290a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01">RCC_CFGR_MCO_0</a></td></tr>
<tr class="separator:gab02d2500aaedb40c512793f8c38290a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b">RCC_CFGR_MCO_1</a></td></tr>
<tr class="separator:ga85fcf02df023f6a18ceb6ba85478ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f">RCC_CFGR_MCO_2</a></td></tr>
<tr class="separator:ga136d5fb2b22442eca6796b45dfa72d84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_NOCLOCK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d">RCC_CFGR_MCO_NOCLOCK</a></td></tr>
<tr class="separator:ga7c19cf3ed733a70e39c2762f4d2b2f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534d3a388ad57c61703e978f18cb54fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_SYSCLK</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181">RCC_CFGR_MCO_SYSCLK</a></td></tr>
<tr class="separator:ga534d3a388ad57c61703e978f18cb54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSI</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1">RCC_CFGR_MCO_HSI</a></td></tr>
<tr class="separator:ga07eccf5b223ad070f5a3e92fc001d19f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOSEL_HSE</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70">RCC_CFGR_MCO_HSE</a></td></tr>
<tr class="separator:gaf4a859d077eb6af5cf40f7c6b3851dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65442d202aed917e45ca56bf2e85809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa65442d202aed917e45ca56bf2e85809">RCC_CFGR_MCOSEL_PLL_DIV2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf501b78192ef13a7016e1f2089c9f8a3">RCC_CFGR_MCO_PLLCLK_DIV2</a></td></tr>
<tr class="separator:gaa65442d202aed917e45ca56bf2e85809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e24ddcd9380a97107db8d483fdd9cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2542dd9dbe634971278d2f4e24c3091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYF_Pos)</td></tr>
<tr class="separator:gac2542dd9dbe634971278d2f4e24c3091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2542dd9dbe634971278d2f4e24c3091">RCC_CIR_LSIRDYF_Msk</a></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9a2be1b77680f922f877e6d1b56287f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYF_Pos)</td></tr>
<tr class="separator:ga58e246b3d87483bf3ca4a55d470acf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58e246b3d87483bf3ca4a55d470acf4f">RCC_CIR_LSERDYF_Msk</a></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab8f2d94fb254c9a2fe2c9aadcef7e147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYF_Pos)</td></tr>
<tr class="separator:ga8c72d692b99c4539982fea718b2ba8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c72d692b99c4539982fea718b2ba8a6">RCC_CIR_HSIRDYF_Msk</a></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga37a0fe34b1b1c44c6982a69fa082f6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYF_Pos)</td></tr>
<tr class="separator:ga1cbcd4b04177bd2420126b0de418de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6">RCC_CIR_HSERDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cbcd4b04177bd2420126b0de418de2e">RCC_CIR_HSERDYF_Msk</a></td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4be890d102ccff40b4e370d575940af5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4be890d102ccff40b4e370d575940af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYF_Pos)</td></tr>
<tr class="separator:ga88d53f154b50703f3ab18f017b7ace1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d53f154b50703f3ab18f017b7ace1c">RCC_CIR_PLLRDYF_Msk</a></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gab82aae1efb70d76f85bcad7ec0632d4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_CSSF_Pos)</td></tr>
<tr class="separator:ga8eb3ec455be7a5e4ffbe0abc9e2a77eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8eb3ec455be7a5e4ffbe0abc9e2a77eb">RCC_CIR_CSSF_Msk</a></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085c2d83db641a456df4a5f67582bff5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga085c2d83db641a456df4a5f67582bff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYIE_Pos)</td></tr>
<tr class="separator:ga7ba1782e2e14efd1bd9feabf1608fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba1782e2e14efd1bd9feabf1608fd5a">RCC_CIR_LSIRDYIE_Msk</a></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga7eabf777f7d12a95038d5408cd9a3225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24446323cbae3ab353f248d23655b822"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYIE_Pos)</td></tr>
<tr class="separator:ga24446323cbae3ab353f248d23655b822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24446323cbae3ab353f248d23655b822">RCC_CIR_LSERDYIE_Msk</a></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafc61d466aac29f7fbd88b0245d6cf8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYIE_Pos)</td></tr>
<tr class="separator:gac7aeb42d0a5ef8e7bac1876e0689814e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7aeb42d0a5ef8e7bac1876e0689814e">RCC_CIR_HSIRDYIE_Msk</a></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8a258b8f9041e6a3e30a12f371e1e289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYIE_Pos)</td></tr>
<tr class="separator:ga2f6db5519f1bbb1d42ee0f43367e7fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6db5519f1bbb1d42ee0f43367e7fd9">RCC_CIR_HSERDYIE_Msk</a></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54f619655facb49336e0baf439ef130b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga54f619655facb49336e0baf439ef130b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYIE_Pos)</td></tr>
<tr class="separator:ga6fdb478ae8c7d99d780c78bb68830dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95">RCC_CIR_PLLRDYIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdb478ae8c7d99d780c78bb68830dd5">RCC_CIR_PLLRDYIE_Msk</a></td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga1baeac3a2504113deb0a65d46d7314e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11edf191b118ca860e0eca011f113ad9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSIRDYC_Pos)</td></tr>
<tr class="separator:ga11edf191b118ca860e0eca011f113ad9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11edf191b118ca860e0eca011f113ad9">RCC_CIR_LSIRDYC_Msk</a></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga0f106e06b78f78c5a520faa1b180de2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1367e36a992aae85f9e8f9921e9426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_LSERDYC_Pos)</td></tr>
<tr class="separator:gaba1367e36a992aae85f9e8f9921e9426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba1367e36a992aae85f9e8f9921e9426">RCC_CIR_LSERDYC_Msk</a></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gaf2ccc89ed1b4d16c5f2804c216c5adc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657cffa4be41e26f7b5383719dd7781a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSIRDYC_Pos)</td></tr>
<tr class="separator:ga657cffa4be41e26f7b5383719dd7781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga657cffa4be41e26f7b5383719dd7781a">RCC_CIR_HSIRDYC_Msk</a></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga34e713e2755ef1c9210e3b8c8f2c718e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211dd40005f6152d0e8258d380a6713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_HSERDYC_Pos)</td></tr>
<tr class="separator:ga2211dd40005f6152d0e8258d380a6713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2211dd40005f6152d0e8258d380a6713">RCC_CIR_HSERDYC_Msk</a></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2884b24e49761690cfc68a9929c7b10d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga2884b24e49761690cfc68a9929c7b10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_PLLRDYC_Pos)</td></tr>
<tr class="separator:ga1ee90d2a5649fe386ba87eeead64ada1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ee90d2a5649fe386ba87eeead64ada1">RCC_CIR_PLLRDYC_Msk</a></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga5c7cf29f8c4b46a59751e6fdc44f8153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CIR_CSSC_Pos)</td></tr>
<tr class="separator:ga66a9cf76bbf90f432815527965cb5c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66a9cf76bbf90f432815527965cb5c3e">RCC_CIR_CSSC_Msk</a></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9b7c6ac111b2b73610f7a8c31d8d4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_AFIORST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0f9b7c6ac111b2b73610f7a8c31d8d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d246e99064bac1df1715a67191f7fb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_AFIORST_Pos)</td></tr>
<tr class="separator:ga0d246e99064bac1df1715a67191f7fb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c01f7eac4d00d2011162116931a165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165">RCC_APB2RSTR_AFIORST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d246e99064bac1df1715a67191f7fb0">RCC_APB2RSTR_AFIORST_Msk</a></td></tr>
<tr class="separator:ga54c01f7eac4d00d2011162116931a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d97b3ff05134ebdb7b9510122e1835a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPARST_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9d97b3ff05134ebdb7b9510122e1835a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f8cbb8d7bbfe50c5de3726139120da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPARST_Pos)</td></tr>
<tr class="separator:ga28f8cbb8d7bbfe50c5de3726139120da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde">RCC_APB2RSTR_IOPARST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28f8cbb8d7bbfe50c5de3726139120da">RCC_APB2RSTR_IOPARST_Msk</a></td></tr>
<tr class="separator:ga364c5d4966543fe7fa3ef02e1d6c9bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c73e69a846de4f3593979f1f5ddb4e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPBRST_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5c73e69a846de4f3593979f1f5ddb4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbccd3b480c9ce3dc03199fbdfd5dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPBRST_Pos)</td></tr>
<tr class="separator:ga8bbccd3b480c9ce3dc03199fbdfd5dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b613f6af828f006926a59d2000c4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8">RCC_APB2RSTR_IOPBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbccd3b480c9ce3dc03199fbdfd5dac">RCC_APB2RSTR_IOPBRST_Msk</a></td></tr>
<tr class="separator:ga86b613f6af828f006926a59d2000c4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37ed1a3f5f2b246ea1ebb5edf67ce3b8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPCRST_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga37ed1a3f5f2b246ea1ebb5edf67ce3b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4182faecc4093aea136be8c0ac4dc9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPCRST_Pos)</td></tr>
<tr class="separator:ga4182faecc4093aea136be8c0ac4dc9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9">RCC_APB2RSTR_IOPCRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4182faecc4093aea136be8c0ac4dc9d0">RCC_APB2RSTR_IOPCRST_Msk</a></td></tr>
<tr class="separator:ga2db2325306703e2f20b6ea2658b79ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53fea9b07bfc9ab8614b65ae0b23ea7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_IOPDRST_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab53fea9b07bfc9ab8614b65ae0b23ea7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a1e07f654c34e6ad07c18a84ac4f24b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_IOPDRST_Pos)</td></tr>
<tr class="separator:ga4a1e07f654c34e6ad07c18a84ac4f24b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206daa5c302d774247f217d6eec788df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df">RCC_APB2RSTR_IOPDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a1e07f654c34e6ad07c18a84ac4f24b">RCC_APB2RSTR_IOPDRST_Msk</a></td></tr>
<tr class="separator:ga206daa5c302d774247f217d6eec788df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADC1RST_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3b5b6fe4bb1f6fd6f16a40d7cdb79d0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34292524fae537377642201a554849ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_ADC1RST_Pos)</td></tr>
<tr class="separator:ga34292524fae537377642201a554849ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34292524fae537377642201a554849ac">RCC_APB2RSTR_ADC1RST_Msk</a></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae3439757d01e0c351ad8bc0193e3d90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_TIM1RST_Pos)</td></tr>
<tr class="separator:ga6fc9f88241816d51a87a8b4a537c5a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fc9f88241816d51a87a8b4a537c5a2e">RCC_APB2RSTR_TIM1RST_Msk</a></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f284f64839f82231c3e375e01105946"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga5f284f64839f82231c3e375e01105946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_SPI1RST_Pos)</td></tr>
<tr class="separator:ga4fb7fb16a3052da4a7d11cbdbe838689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7fb16a3052da4a7d11cbdbe838689">RCC_APB2RSTR_SPI1RST_Msk</a></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07b0f4aae1366a80486993aa71c6237"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gac07b0f4aae1366a80486993aa71c6237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2RSTR_USART1RST_Pos)</td></tr>
<tr class="separator:ga49f18e05ca4a63d5b8fe937eb8613005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49f18e05ca4a63d5b8fe937eb8613005">RCC_APB2RSTR_USART1RST_Msk</a></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7278dbd9406107fbccefa358501f2c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaef7278dbd9406107fbccefa358501f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_TIM2RST_Pos)</td></tr>
<tr class="separator:gaf4b0f4bc33ed5d6d5806e5074349bedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b0f4bc33ed5d6d5806e5074349bedb">RCC_APB1RSTR_TIM2RST_Msk</a></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28531a8d644672fa950cce78175c3fc0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga28531a8d644672fa950cce78175c3fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_TIM3RST_Pos)</td></tr>
<tr class="separator:ga6f1a098d575d81ac443b3d6f837a09e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1a098d575d81ac443b3d6f837a09e1">RCC_APB1RSTR_TIM3RST_Msk</a></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf9d96e880c3040ba8dbe155a6129ca69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919c04abb655aa94b244dcebbf647748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_WWDGRST_Pos)</td></tr>
<tr class="separator:ga919c04abb655aa94b244dcebbf647748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga919c04abb655aa94b244dcebbf647748">RCC_APB1RSTR_WWDGRST_Msk</a></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa2ca9ee6dbf794ec18d25721123a1119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0beb24842078f8a070ba7f96ca579f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_USART2RST_Pos)</td></tr>
<tr class="separator:ga0beb24842078f8a070ba7f96ca579f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0beb24842078f8a070ba7f96ca579f43">RCC_APB1RSTR_USART2RST_Msk</a></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gac3f6df08a3eae853a3fc8b2d0fcc0882"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95fda0adab6e9d4daa6417c17d905214"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_I2C1RST_Pos)</td></tr>
<tr class="separator:ga95fda0adab6e9d4daa6417c17d905214"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95fda0adab6e9d4daa6417c17d905214">RCC_APB1RSTR_I2C1RST_Msk</a></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce769ebc9fe660a34916eb39bb7a69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_BKPRST_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gafbce769ebc9fe660a34916eb39bb7a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cc874892d9a40fe90a10ba587a2d103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_BKPRST_Pos)</td></tr>
<tr class="separator:ga3cc874892d9a40fe90a10ba587a2d103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d90a520513e93163dd96058874ba7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0">RCC_APB1RSTR_BKPRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cc874892d9a40fe90a10ba587a2d103">RCC_APB1RSTR_BKPRST_Msk</a></td></tr>
<tr class="separator:ga3d90a520513e93163dd96058874ba7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga48d1ad283fb0cc11c6394cc28e4da4d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_PWRRST_Pos)</td></tr>
<tr class="separator:gabe9ed6c6cee6df40b16793fe7479ea7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9ed6c6cee6df40b16793fe7479ea7a">RCC_APB1RSTR_PWRRST_Msk</a></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USBRST_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4a70f943d7814f47d040c48185d4d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf411975dd1ae41f730652fdb39c1940c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1RSTR_USBRST_Pos)</td></tr>
<tr class="separator:gaf411975dd1ae41f730652fdb39c1940c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51baa4f973f66eb9781d690fa061f97f">RCC_APB1RSTR_USBRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf411975dd1ae41f730652fdb39c1940c">RCC_APB1RSTR_USBRST_Msk</a></td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga209a543465500a77de162d3695ddd800"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_DMA1EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga209a543465500a77de162d3695ddd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_DMA1EN_Pos)</td></tr>
<tr class="separator:ga4f0587aa806e1f7f144d8e89390ca5b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea">RCC_AHBENR_DMA1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f0587aa806e1f7f144d8e89390ca5b7">RCC_AHBENR_DMA1EN_Msk</a></td></tr>
<tr class="separator:gac8c3053f1ce37c9f643f0e31471927ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_SRAMEN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga1d4af8f5a39f3f0947f6b9419472f1d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd256e51209c342f43825eb102c4eff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_SRAMEN_Pos)</td></tr>
<tr class="separator:gabcd256e51209c342f43825eb102c4eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a">RCC_AHBENR_SRAMEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcd256e51209c342f43825eb102c4eff">RCC_AHBENR_SRAMEN_Msk</a></td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_FLITFEN_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fdf0f8b26093f33bef5b5d8e828f7a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_FLITFEN_Pos)</td></tr>
<tr class="separator:ga0265ba319e11b43218c1c676d5ad51b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a12de126652d191a1bc2c114c3395a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a">RCC_AHBENR_FLITFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0265ba319e11b43218c1c676d5ad51b9">RCC_AHBENR_FLITFEN_Msk</a></td></tr>
<tr class="separator:ga67a12de126652d191a1bc2c114c3395a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad96fd65d0b137ac99606f110cdd781dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_CRCEN_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad96fd65d0b137ac99606f110cdd781dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_AHBENR_CRCEN_Pos)</td></tr>
<tr class="separator:gad82a037ec42681f23b2d2e5148e6c3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242">RCC_AHBENR_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad82a037ec42681f23b2d2e5148e6c3e0">RCC_AHBENR_CRCEN_Msk</a></td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab99223c5e223cc173bea0a6a52126d82"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_AFIOEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab99223c5e223cc173bea0a6a52126d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga866c1a2db1438e1e11ae01b8fbe91998"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_AFIOEN_Pos)</td></tr>
<tr class="separator:ga866c1a2db1438e1e11ae01b8fbe91998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf67d9fc402ce254dd914525bee7361a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6">RCC_APB2ENR_AFIOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga866c1a2db1438e1e11ae01b8fbe91998">RCC_APB2ENR_AFIOEN_Msk</a></td></tr>
<tr class="separator:gaf67d9fc402ce254dd914525bee7361a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3458105ed5a923173144e5ee71e7c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPAEN_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaaf3458105ed5a923173144e5ee71e7c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dd52815fa4f8e5be60988edbd8dc816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPAEN_Pos)</td></tr>
<tr class="separator:ga1dd52815fa4f8e5be60988edbd8dc816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27">RCC_APB2ENR_IOPAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1dd52815fa4f8e5be60988edbd8dc816">RCC_APB2ENR_IOPAEN_Msk</a></td></tr>
<tr class="separator:gad7b860fbeb386425bd7d4ef00ce17c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4ff1dc87cb963bd417017a51a130124"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPBEN_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf4ff1dc87cb963bd417017a51a130124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5ec66ddf581682e54701e94cc64447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPBEN_Pos)</td></tr>
<tr class="separator:gaaf5ec66ddf581682e54701e94cc64447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9ba85777143e752841c2e6a6977deb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9">RCC_APB2ENR_IOPBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf5ec66ddf581682e54701e94cc64447">RCC_APB2ENR_IOPBEN_Msk</a></td></tr>
<tr class="separator:gaa9ba85777143e752841c2e6a6977deb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac43b8505ce20927bce3c4faa0543f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPCEN_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1ac43b8505ce20927bce3c4faa0543f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41a481831c91b281408f5ffb1ea432b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPCEN_Pos)</td></tr>
<tr class="separator:gad41a481831c91b281408f5ffb1ea432b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c">RCC_APB2ENR_IOPCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad41a481831c91b281408f5ffb1ea432b">RCC_APB2ENR_IOPCEN_Msk</a></td></tr>
<tr class="separator:ga443ef1518a62fa7ecee3f1386b545d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf61dd5b0b151240cc7e8a04144a8ccfd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_IOPDEN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf61dd5b0b151240cc7e8a04144a8ccfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c63cc515e4e510c23bd0b4a00b0d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_IOPDEN_Pos)</td></tr>
<tr class="separator:ga93c63cc515e4e510c23bd0b4a00b0d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778a0ac70714122cf143a6b7b275cc83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83">RCC_APB2ENR_IOPDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93c63cc515e4e510c23bd0b4a00b0d12">RCC_APB2ENR_IOPDEN_Msk</a></td></tr>
<tr class="separator:ga778a0ac70714122cf143a6b7b275cc83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabad54999d05c830541de19027fb92c97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC1EN_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gabad54999d05c830541de19027fb92c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_ADC1EN_Pos)</td></tr>
<tr class="separator:ga11c50e2378b7a8d15c9a2eb89f561efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11c50e2378b7a8d15c9a2eb89f561efe">RCC_APB2ENR_ADC1EN_Msk</a></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5b330cc86756aa87e3f7466e82eaf64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1216bf89d48094b55a4abcc859b037fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_TIM1EN_Pos)</td></tr>
<tr class="separator:ga1216bf89d48094b55a4abcc859b037fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1216bf89d48094b55a4abcc859b037fa">RCC_APB2ENR_TIM1EN_Msk</a></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga77b08db44a4ccc823a4ecaf89c3b4309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_SPI1EN_Pos)</td></tr>
<tr class="separator:gaefba87e52830d0d82cd94eb11089aa1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefba87e52830d0d82cd94eb11089aa1b">RCC_APB2ENR_SPI1EN_Msk</a></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga603eb3c42e7ee50f31fb6fade0b4e43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB2ENR_USART1EN_Pos)</td></tr>
<tr class="separator:ga6a185f9bf1e72599fc7d2e02716ee40b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a185f9bf1e72599fc7d2e02716ee40b">RCC_APB2ENR_USART1EN_Msk</a></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c1e030bdf85faeae65b74850497e29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM2EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa7c1e030bdf85faeae65b74850497e29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_TIM2EN_Pos)</td></tr>
<tr class="separator:ga7ed542e8a186c731ad3221c61b4aa81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ed542e8a186c731ad3221c61b4aa81a">RCC_APB1ENR_TIM2EN_Msk</a></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga512bf591e0527e83b8ae823c42da2f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_TIM3EN_Pos)</td></tr>
<tr class="separator:ga39d58d377cd38e5685344b7d9a88ce1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39d58d377cd38e5685344b7d9a88ce1c">RCC_APB1ENR_TIM3EN_Msk</a></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf3fd18a8801d86093018dfe2ea3b2b4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_WWDGEN_Pos)</td></tr>
<tr class="separator:ga09ad274a2f953fdb7c7ce0e6d69e8798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09ad274a2f953fdb7c7ce0e6d69e8798">RCC_APB1ENR_WWDGEN_Msk</a></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART2EN_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a410d2ae7f9133227d2a35cde9188d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510e179108a8914b0830b1ff30951caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_USART2EN_Pos)</td></tr>
<tr class="separator:ga510e179108a8914b0830b1ff30951caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga510e179108a8914b0830b1ff30951caf">RCC_APB1ENR_USART2EN_Msk</a></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga0f1cab341f8320372dfd95bce3d2d918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_I2C1EN_Pos)</td></tr>
<tr class="separator:ga2b2a4e92cb0eba09a147ee9770195eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b2a4e92cb0eba09a147ee9770195eee">RCC_APB1ENR_I2C1EN_Msk</a></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7c102d59fa8126117f39731f4ac0dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_BKPEN_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga7f7c102d59fa8126117f39731f4ac0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db52cc6e4f6e01f5811dec9847dfc95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_BKPEN_Pos)</td></tr>
<tr class="separator:ga5db52cc6e4f6e01f5811dec9847dfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54">RCC_APB1ENR_BKPEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db52cc6e4f6e01f5811dec9847dfc95">RCC_APB1ENR_BKPEN_Msk</a></td></tr>
<tr class="separator:gad32a0efcb7062b8ffbf77865951d2a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga9d869630ea19b70ec5c740cc6b37f49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ba08580eae539419497cdd62c530bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_PWREN_Pos)</td></tr>
<tr class="separator:ga4ba08580eae539419497cdd62c530bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ba08580eae539419497cdd62c530bad">RCC_APB1ENR_PWREN_Msk</a></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USBEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga4584cb663362ae0f34c01e1d2ee266f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a0c352aef5c3d72339c965d137f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_APB1ENR_USBEN_Pos)</td></tr>
<tr class="separator:ga99a0c352aef5c3d72339c965d137f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga563ec3f13e60adc91bc8741c5cc8184f">RCC_APB1ENR_USBEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99a0c352aef5c3d72339c965d137f06d">RCC_APB1ENR_USBEN_Msk</a></td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016de845d59f61611054d27511a3fa68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga016de845d59f61611054d27511a3fa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85556465021c4272f4788d52251b29f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSEON_Pos)</td></tr>
<tr class="separator:ga85556465021c4272f4788d52251b29f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85556465021c4272f4788d52251b29f4">RCC_BDCR_LSEON_Msk</a></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d373419116fa0446eee779da5292b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga1d373419116fa0446eee779da5292b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35093bcccacfeda073a2fb815687549c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSERDY_Pos)</td></tr>
<tr class="separator:ga35093bcccacfeda073a2fb815687549c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga35093bcccacfeda073a2fb815687549c">RCC_BDCR_LSERDY_Msk</a></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8900b556c097b54266370f197517c2b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga8900b556c097b54266370f197517c2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_LSEBYP_Pos)</td></tr>
<tr class="separator:ga7e5eba5220ddabddf14901a8d44abaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e5eba5220ddabddf14901a8d44abaf2">RCC_BDCR_LSEBYP_Msk</a></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1ba11e8b21a7165e4b8e9a2cbf5a323d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57377b1880634589201dfe8887287e0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga57377b1880634589201dfe8887287e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57377b1880634589201dfe8887287e0e">RCC_BDCR_RTCSEL_Msk</a></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0">RCC_BDCR_RTCSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:ga6701d58e40e4c16e9be49436fcbe23d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac4e378027f3293ec520ed6d18c633f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4">RCC_BDCR_RTCSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; RCC_BDCR_RTCSEL_Pos)</td></tr>
<tr class="separator:gaac4e378027f3293ec520ed6d18c633f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c65ae31ae9175346857b1ace10645c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c">RCC_BDCR_RTCSEL_NOCLOCK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf9c65ae31ae9175346857b1ace10645c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205">RCC_BDCR_RTCSEL_LSE</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd">RCC_BDCR_RTCSEL_LSI</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e">RCC_BDCR_RTCSEL_HSE</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad32e3fd78eebb6ac9bb446a9fdda3d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_RTCEN_Pos)</td></tr>
<tr class="separator:gad4b2e482dc6f5c75861f08de8057d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4b2e482dc6f5c75861f08de8057d1e2">RCC_BDCR_RTCEN_Msk</a></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gac787de49ce5fa9a2e0123ddf33f4e26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_BDCR_BDRST_Pos)</td></tr>
<tr class="separator:ga0a3b3c81018daa0d5b80480a86bc7a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a3b3c81018daa0d5b80480a86bc7a17">RCC_BDCR_BDRST_Msk</a></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc156654e34b1b6206760ba8d864c6c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafc156654e34b1b6206760ba8d864c6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe63b332158f8886948205ff9edcf248"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LSION_Pos)</td></tr>
<tr class="separator:gabe63b332158f8886948205ff9edcf248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe63b332158f8886948205ff9edcf248">RCC_CSR_LSION_Msk</a></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga68272a20b7fe83a0e08b1deb4aeacf55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a5c93576efd3e5d284351db6125373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LSIRDY_Pos)</td></tr>
<tr class="separator:ga49a5c93576efd3e5d284351db6125373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49a5c93576efd3e5d284351db6125373">RCC_CSR_LSIRDY_Msk</a></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gae97ee308ed96cdb97bc991b34aa95be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_RMVF_Pos)</td></tr>
<tr class="separator:ga82a7f8a2897bcc1313d58389fc18ad4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82a7f8a2897bcc1313d58389fc18ad4c">RCC_CSR_RMVF_Msk</a></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47a45faed934912e57c0dea6d6af8227"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga47a45faed934912e57c0dea6d6af8227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_PINRSTF_Pos)</td></tr>
<tr class="separator:ga13e888e00c5b2226b70179c6c69b77a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13e888e00c5b2226b70179c6c69b77a6">RCC_CSR_PINRSTF_Msk</a></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:gab8d531dd5cf68eb67b1bce22ceddaac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_PORRSTF_Pos)</td></tr>
<tr class="separator:ga6ea00bd02372ecbc60c5fa71a37dc8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ea00bd02372ecbc60c5fa71a37dc8dd">RCC_CSR_PORRSTF_Msk</a></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga02078fdb0a3610702b75d5e05dbb92af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7217efb6cbdb6fbf39721fe496249225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_SFTRSTF_Pos)</td></tr>
<tr class="separator:ga7217efb6cbdb6fbf39721fe496249225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7217efb6cbdb6fbf39721fe496249225">RCC_CSR_SFTRSTF_Msk</a></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga8fbb93c907ec9ca631e6657eb22b85a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb81cb1777e6e846b6199b64132bcb97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_IWDGRSTF_Pos)</td></tr>
<tr class="separator:gabb81cb1777e6e846b6199b64132bcb97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb81cb1777e6e846b6199b64132bcb97">RCC_CSR_IWDGRSTF_Msk</a></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3b146c508145d8e03143a991615ed81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:gac3b146c508145d8e03143a991615ed81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_WWDGRSTF_Pos)</td></tr>
<tr class="separator:ga6d9afc0a5d27d08ef63dde9f0a39514d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d9afc0a5d27d08ef63dde9f0a39514d">RCC_CSR_WWDGRSTF_Msk</a></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga2761b43e9b00d52102efb7375a86e6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RCC_CSR_LPWRRSTF_Pos)</td></tr>
<tr class="separator:ga8b42e835fb77d45779cdf4d22a0ea22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b42e835fb77d45779cdf4d22a0ea22a">RCC_CSR_LPWRRSTF_Msk</a></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf04c88ef2232f633a16cc17f1762371"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf04c88ef2232f633a16cc17f1762371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa2e5bf263c8b736f8b35321646d82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRL_MODE_Pos)</td></tr>
<tr class="separator:ga6fa2e5bf263c8b736f8b35321646d82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa2e5bf263c8b736f8b35321646d82d">GPIO_CRL_MODE_Msk</a></td></tr>
<tr class="separator:ga423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c2cdb76079824904fe4d02aee982b07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0c2cdb76079824904fe4d02aee982b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga132fabfaea805979edf71f385110b718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga132fabfaea805979edf71f385110b718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga132fabfaea805979edf71f385110b718">GPIO_CRL_MODE0_Msk</a></td></tr>
<tr class="separator:ga2cdd3f5cad389fbe7c96458fb115035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1facefbe58e0198f424d1e4487af72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga1facefbe58e0198f424d1e4487af72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE0_Pos)</td></tr>
<tr class="separator:ga8e03107c8dbdeb512d612bb52d88014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff7c74b810f2500360f05aa54bcf0e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:gaff7c74b810f2500360f05aa54bcf0e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff7c74b810f2500360f05aa54bcf0e4c">GPIO_CRL_MODE1_Msk</a></td></tr>
<tr class="separator:ga3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:gae58972b411ad8d1f9ac4de980bde84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321825c44a1d436fa483fdf363791ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE1_Pos)</td></tr>
<tr class="separator:ga321825c44a1d436fa483fdf363791ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b07051af15de89ebc819b00f3c5bc3a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8b07051af15de89ebc819b00f3c5bc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c8c11d16ac55d957734990a53658a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:gab2c8c11d16ac55d957734990a53658a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2c8c11d16ac55d957734990a53658a1">GPIO_CRL_MODE2_Msk</a></td></tr>
<tr class="separator:ga97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:ga1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE2_Pos)</td></tr>
<tr class="separator:ga5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebe301f6be3d3d42979decb111504f43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaebe301f6be3d3d42979decb111504f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4428b5434fb5348cadd1f1fa4cc8dd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:gad4428b5434fb5348cadd1f1fa4cc8dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4428b5434fb5348cadd1f1fa4cc8dd2">GPIO_CRL_MODE3_Msk</a></td></tr>
<tr class="separator:gac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:ga7894b794fc3568954dcd0bf4ce97f291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e0d4d691512704d52c9a4d94921a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE3_Pos)</td></tr>
<tr class="separator:gae2e0d4d691512704d52c9a4d94921a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE4_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0072858a88bdc67d3fdfc1997191f080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:ga0072858a88bdc67d3fdfc1997191f080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0072858a88bdc67d3fdfc1997191f080">GPIO_CRL_MODE4_Msk</a></td></tr>
<tr class="separator:ga88c0d876b6305cbf60ec6b3add96658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:gae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78534f019846a3c2a541c346798a480b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE4_Pos)</td></tr>
<tr class="separator:ga78534f019846a3c2a541c346798a480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb8599a54f96bd55e6c4210bdcf0cc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE5_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gaffb8599a54f96bd55e6c4210bdcf0cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d1dee3e39614ca647c80bf553fa706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:gaf0d1dee3e39614ca647c80bf553fa706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6baa7197a06e539323e0d551a19500d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d1dee3e39614ca647c80bf553fa706">GPIO_CRL_MODE5_Msk</a></td></tr>
<tr class="separator:ga6baa7197a06e539323e0d551a19500d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:ga4264ac5999e94bb3807ea2078fa2b7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE5_Pos)</td></tr>
<tr class="separator:ga13de7f1f4a2b6db8afc28785e30d32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e3d971cad6b91738e4ae4b73643bf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE6_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga49e3d971cad6b91738e4ae4b73643bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e952d61b2edd4145727ad12dcb86d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:gab1e952d61b2edd4145727ad12dcb86d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab1e952d61b2edd4145727ad12dcb86d5">GPIO_CRL_MODE6_Msk</a></td></tr>
<tr class="separator:ga4b353c5507b6cc8575a89a4f445dafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:gaeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE6_Pos)</td></tr>
<tr class="separator:ga9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caaa08dc8614db22854d0c888e2c32f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_MODE7_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga1caaa08dc8614db22854d0c888e2c32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ec386c59ac0fec4c1a1ba4baab76f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:ga75ec386c59ac0fec4c1a1ba4baab76f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75ec386c59ac0fec4c1a1ba4baab76f7">GPIO_CRL_MODE7_Msk</a></td></tr>
<tr class="separator:ga9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga441dd58c2652fdd2787c827165a7f052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:ga441dd58c2652fdd2787c827165a7f052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae043168c37d4a1c133a9da8cdd94080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_MODE7_Pos)</td></tr>
<tr class="separator:gae043168c37d4a1c133a9da8cdd94080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a5dc2a7828fbcfeee72a0248b3f7f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga65a5dc2a7828fbcfeee72a0248b3f7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc88618f3328133e78e317e4db4313c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRL_CNF_Pos)</td></tr>
<tr class="separator:gabc88618f3328133e78e317e4db4313c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b71e50e58307256aad81040c855f66c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c">GPIO_CRL_CNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc88618f3328133e78e317e4db4313c9">GPIO_CRL_CNF_Msk</a></td></tr>
<tr class="separator:ga4b71e50e58307256aad81040c855f66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1023ff3b3957c8e5d1f6755e311cac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF0_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2c1023ff3b3957c8e5d1f6755e311cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9cbd19c91a1068a1f74c2540e71eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:gabc9cbd19c91a1068a1f74c2540e71eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c66290c450d7078597125c0e127903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc9cbd19c91a1068a1f74c2540e71eb7">GPIO_CRL_CNF0_Msk</a></td></tr>
<tr class="separator:ga58c66290c450d7078597125c0e127903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:ga0bf8a6e162d564a0f69b580d417acae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5291190c37de6ae57e06e8586a393a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF0_Pos)</td></tr>
<tr class="separator:ga5291190c37de6ae57e06e8586a393a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b37b00c4239d9c3506e5ae0cf49f133"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF1_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8b37b00c4239d9c3506e5ae0cf49f133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad251c6d089c1d071debb47c6cdc26fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:gad251c6d089c1d071debb47c6cdc26fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad251c6d089c1d071debb47c6cdc26fe1">GPIO_CRL_CNF1_Msk</a></td></tr>
<tr class="separator:gaf9ca2d3a0f7587608aba569acde3317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3173c39ee01b0389024f8612469cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:ga7a3173c39ee01b0389024f8612469cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32d35220984bf84c5eaae064e3defc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF1_Pos)</td></tr>
<tr class="separator:ga32d35220984bf84c5eaae064e3defc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga279db2350cd0f9618c296a5999c6b41d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF2_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga279db2350cd0f9618c296a5999c6b41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e6bf2530a5ae3624f31c26014cad8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:ga9e6bf2530a5ae3624f31c26014cad8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63db6056280880a85b6103195d6d43ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e6bf2530a5ae3624f31c26014cad8ac">GPIO_CRL_CNF2_Msk</a></td></tr>
<tr class="separator:ga63db6056280880a85b6103195d6d43ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:gad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF2_Pos)</td></tr>
<tr class="separator:gaae7c1604bc9d187e8d339385b6be7c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF3_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b9064fc9213ebb914f6834f7e07486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:ga72b9064fc9213ebb914f6834f7e07486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b9064fc9213ebb914f6834f7e07486">GPIO_CRL_CNF3_Msk</a></td></tr>
<tr class="separator:ga5b201ed339a417f4a6b16c75ad473ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8ee38d349593c64ca11c3b901289fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:gab8ee38d349593c64ca11c3b901289fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF3_Pos)</td></tr>
<tr class="separator:ga3fc2aa63cf9d1e41e90e83686efac0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad334975489a6bb83104563438bcf26c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF4_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad334975489a6bb83104563438bcf26c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c2061f18c8cc445431cd9acd930e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:gaa5c2061f18c8cc445431cd9acd930e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c2061f18c8cc445431cd9acd930e64">GPIO_CRL_CNF4_Msk</a></td></tr>
<tr class="separator:gad2ae25542ecc928b5be2efa02cb65a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8e19f954197c54c587df29aad5047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:ga7c8e19f954197c54c587df29aad5047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF4_Pos)</td></tr>
<tr class="separator:ga6cabe5a2a5ee896d7abf4471d48b4591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9a014580ab919b44cde8c63d0d0b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF5_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gad3d9a014580ab919b44cde8c63d0d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9de481861cc382ed41ccd508ed2f7f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gae9de481861cc382ed41ccd508ed2f7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9de481861cc382ed41ccd508ed2f7f2">GPIO_CRL_CNF5_Msk</a></td></tr>
<tr class="separator:ga36bc3cc93deb6d6223f5868e73b70115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5aa19ce2af8682762cccaa141ec2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gad5aa19ce2af8682762cccaa141ec2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae9d028c9c08feab521de69344ef2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF5_Pos)</td></tr>
<tr class="separator:gadae9d028c9c08feab521de69344ef2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4576e7aea301aa23b82723989eb42ad6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF6_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga4576e7aea301aa23b82723989eb42ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf07c89b8ef1ad0a1425f2718be658186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:gaf07c89b8ef1ad0a1425f2718be658186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14aa5957aba048d58b8eecf7afd331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf07c89b8ef1ad0a1425f2718be658186">GPIO_CRL_CNF6_Msk</a></td></tr>
<tr class="separator:gab14aa5957aba048d58b8eecf7afd331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363316a6d179a6b19f7742e6e976f30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:ga363316a6d179a6b19f7742e6e976f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF6_Pos)</td></tr>
<tr class="separator:ga0b03c0d4a3e05113f0e9315bffd522f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga514a34338c5a54555ca6f0a032002997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRL_CNF7_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga514a34338c5a54555ca6f0a032002997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d2e936450936c4ee9b528447e8dc55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:ga3d2e936450936c4ee9b528447e8dc55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d2e936450936c4ee9b528447e8dc55d">GPIO_CRL_CNF7_Msk</a></td></tr>
<tr class="separator:ga7ce116816638e3ef36b5a94e2fad38dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:gab9a0556440a284e54f5d6f94e4fabed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRL_CNF7_Pos)</td></tr>
<tr class="separator:gabb42794f5eb4dfef4df5bb9e73275347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cf7fd49e4a9f44722af065ffc8d9b4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7cf7fd49e4a9f44722af065ffc8d9b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef1599423c6a60c3f5c6995f8a753e8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRH_MODE_Pos)</td></tr>
<tr class="separator:gaef1599423c6a60c3f5c6995f8a753e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef1599423c6a60c3f5c6995f8a753e8d">GPIO_CRH_MODE_Msk</a></td></tr>
<tr class="separator:gac114257ba9f8d812b8a18da30e4b9e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e705901757c31193f326157e1c981f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga23e705901757c31193f326157e1c981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b60cef78d0e834f4d7c2a599a098d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga3b60cef78d0e834f4d7c2a599a098d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989e5974697fe08359d1bcd9f76624a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b60cef78d0e834f4d7c2a599a098d23">GPIO_CRH_MODE8_Msk</a></td></tr>
<tr class="separator:ga989e5974697fe08359d1bcd9f76624a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga52b1bd12a10cafb51a9e4090f2826b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE8_Pos)</td></tr>
<tr class="separator:ga3756f19dcfb0be9f377d1335b716d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ad98d04512b99f2ae54ccbb77b17f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga94ad98d04512b99f2ae54ccbb77b17f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a24cf280346fb4973ddaece098cb1fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga3a24cf280346fb4973ddaece098cb1fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a24cf280346fb4973ddaece098cb1fa">GPIO_CRH_MODE9_Msk</a></td></tr>
<tr class="separator:ga950066b5b6fc68f7373bbcdd70ed28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE9_Pos)</td></tr>
<tr class="separator:ga7ea120b509cb127a36ccd5658b1f88b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714cc0bdccf712dfe488924baacd684"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8714cc0bdccf712dfe488924baacd684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6f7aa6467359cc8b3623c14094000c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:gaad6f7aa6467359cc8b3623c14094000c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad6f7aa6467359cc8b3623c14094000c">GPIO_CRH_MODE10_Msk</a></td></tr>
<tr class="separator:ga1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ffaef25716156e25dc268af778969a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:gad0ffaef25716156e25dc268af778969a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331c724df71676215d0090c9123628cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE10_Pos)</td></tr>
<tr class="separator:ga331c724df71676215d0090c9123628cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4102d498421da1033d9ba03afcd66bf1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4102d498421da1033d9ba03afcd66bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02f84ab16e815b1a3714a136a2459ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga02f84ab16e815b1a3714a136a2459ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02f84ab16e815b1a3714a136a2459ebf">GPIO_CRH_MODE11_Msk</a></td></tr>
<tr class="separator:gae99de91066740ee08d4a1f1e5bd3ee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5933c89958d25223e8b88b00a4dc522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga5933c89958d25223e8b88b00a4dc522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a6803a7c23e649416cb25942e0d113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE11_Pos)</td></tr>
<tr class="separator:ga52a6803a7c23e649416cb25942e0d113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13852ef39e9358eef74e0b0b066eae3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE12_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga13852ef39e9358eef74e0b0b066eae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecd2c2ef115659f898991b98baa4616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga7ecd2c2ef115659f898991b98baa4616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9282af7b7fa56285cc805784ba0126dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecd2c2ef115659f898991b98baa4616">GPIO_CRH_MODE12_Msk</a></td></tr>
<tr class="separator:ga9282af7b7fa56285cc805784ba0126dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE12_Pos)</td></tr>
<tr class="separator:ga6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0627122351a88372782d779f95f11b02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE13_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga0627122351a88372782d779f95f11b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf901581d2167f43d915499b73710510e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:gaf901581d2167f43d915499b73710510e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b20c047a004488b23e24d581935146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf901581d2167f43d915499b73710510e">GPIO_CRH_MODE13_Msk</a></td></tr>
<tr class="separator:ga4b20c047a004488b23e24d581935146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcd514c53d9095c26b47e5206b734c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:gabcd514c53d9095c26b47e5206b734c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE13_Pos)</td></tr>
<tr class="separator:ga8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f6d532577521dc9e28f49b6974e987a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE14_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga7f6d532577521dc9e28f49b6974e987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0368c081247da0e3a02cc9cc125b0c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:ga0368c081247da0e3a02cc9cc125b0c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167bc46193971870fa4f3717f04e8299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0368c081247da0e3a02cc9cc125b0c6c">GPIO_CRH_MODE14_Msk</a></td></tr>
<tr class="separator:ga167bc46193971870fa4f3717f04e8299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac343dc334e140a60b4e46332c733336b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:gac343dc334e140a60b4e46332c733336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15154111d901547358f87c767958e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE14_Pos)</td></tr>
<tr class="separator:ga15154111d901547358f87c767958e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e81b268ccdb977ebf34164286ff4c56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_MODE15_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga0e81b268ccdb977ebf34164286ff4c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3b037913676040dd9157a9c36ec07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:ga8c3b037913676040dd9157a9c36ec07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c3b037913676040dd9157a9c36ec07c">GPIO_CRH_MODE15_Msk</a></td></tr>
<tr class="separator:gafa7713e0cfe0e94c8435e4a537e77f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:ga0f79bf2c41499678dcba5a72eb4183e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_MODE15_Pos)</td></tr>
<tr class="separator:gaebad3a6ac2874e7cd38cba27369da7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf9ea21675e268a54d6fb5660096646b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadf9ea21675e268a54d6fb5660096646b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05e15957a91d6c54b7c8e6d92b80c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</a>&#160;&#160;&#160;(0x33333333UL &lt;&lt; GPIO_CRH_CNF_Pos)</td></tr>
<tr class="separator:gad05e15957a91d6c54b7c8e6d92b80c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59019c41cf8244eab80bb023686c68a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2">GPIO_CRH_CNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad05e15957a91d6c54b7c8e6d92b80c0d">GPIO_CRH_CNF_Msk</a></td></tr>
<tr class="separator:ga59019c41cf8244eab80bb023686c68a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e96ceeb203f51d0b60f2de36ec647d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF8_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa1e96ceeb203f51d0b60f2de36ec647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c8e0d0b5cfcde1dad4e273064817a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga4c8e0d0b5cfcde1dad4e273064817a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c8e0d0b5cfcde1dad4e273064817a12">GPIO_CRH_CNF8_Msk</a></td></tr>
<tr class="separator:gace87ab29a8ba8aa75ed31f2482d93a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga76f35602ac8a9be36425faf6d68ecafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF8_Pos)</td></tr>
<tr class="separator:ga5e200a5a3b500ef22782e2a6267a2a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6041565cce32a17503390a767ff683"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF9_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gafd6041565cce32a17503390a767ff683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae278a9ce06ae29dc98a2b3900f95f9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:gae278a9ce06ae29dc98a2b3900f95f9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae278a9ce06ae29dc98a2b3900f95f9b5">GPIO_CRH_CNF9_Msk</a></td></tr>
<tr class="separator:gaa1884160084a2e83912cdd1ef9ee8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:gac8152db5db71a40d79ae2a01cc826f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4db7c6d54edcef8a714417c426966ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF9_Pos)</td></tr>
<tr class="separator:ga4db7c6d54edcef8a714417c426966ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga577ba81f4242e6fda8b29ec37161fe02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga577ba81f4242e6fda8b29ec37161fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7ad1816e395fa0f8f768da657b58dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:gaf7ad1816e395fa0f8f768da657b58dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf7ad1816e395fa0f8f768da657b58dfa">GPIO_CRH_CNF10_Msk</a></td></tr>
<tr class="separator:gafd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36572f76f92f081a7353689019c560fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:ga36572f76f92f081a7353689019c560fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1878a0c7076953418f89ef3986eefa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF10_Pos)</td></tr>
<tr class="separator:ga1878a0c7076953418f89ef3986eefa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ac5dd17fa5953f49ae2055036dbf08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF11_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga47ac5dd17fa5953f49ae2055036dbf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac58bb8bc1d900adb6de7a6bd0a7d3d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:gac58bb8bc1d900adb6de7a6bd0a7d3d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac58bb8bc1d900adb6de7a6bd0a7d3d4e">GPIO_CRH_CNF11_Msk</a></td></tr>
<tr class="separator:gafdda3fcbd9a508bdfc2133bca746a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:ga4b4db43bf530fbc40071bc55afdb8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611063f86356e4bb141166e9714d09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF11_Pos)</td></tr>
<tr class="separator:ga611063f86356e4bb141166e9714d09a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d68d4d435433fb15712d48134f9b1fd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF12_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga6d68d4d435433fb15712d48134f9b1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a1d0c066b3a72410dbd6c3c884bf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:ga14a1d0c066b3a72410dbd6c3c884bf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df966bbe464e265539646deca04f936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14a1d0c066b3a72410dbd6c3c884bf7a">GPIO_CRH_CNF12_Msk</a></td></tr>
<tr class="separator:ga7df966bbe464e265539646deca04f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa088520031f81f5d31377a438154160b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:gaa088520031f81f5d31377a438154160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF12_Pos)</td></tr>
<tr class="separator:ga96f2bdaf714b96bb2ff0fca5828ad328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa14a749593f7c983e604991e48c60022"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF13_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaa14a749593f7c983e604991e48c60022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac31b390c4f5eb8e02f2140ea21166167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:gac31b390c4f5eb8e02f2140ea21166167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaf717ae90411d43f184214af6ba48c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac31b390c4f5eb8e02f2140ea21166167">GPIO_CRH_CNF13_Msk</a></td></tr>
<tr class="separator:gaeaf717ae90411d43f184214af6ba48c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:gafd4f7c84833863dc528f4ebfdf2033ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF13_Pos)</td></tr>
<tr class="separator:ga4087c56a3b179f61cb2bb207236bbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd51521ddf07ac350598a241f1229fc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF14_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga1cd51521ddf07ac350598a241f1229fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c896de2a0cd1869c72358e5d2443ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:ga2c896de2a0cd1869c72358e5d2443ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675b06b78f03c59517257ed709d0714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c896de2a0cd1869c72358e5d2443ba1">GPIO_CRH_CNF14_Msk</a></td></tr>
<tr class="separator:ga675b06b78f03c59517257ed709d0714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:gaa9c3bc0232af0e0ae1e4146320048109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF14_Pos)</td></tr>
<tr class="separator:ga39b7deb9a6f017ac1f554dae003c3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d59cc62782c8ddea559afa82c47d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CRH_CNF15_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga0d59cc62782c8ddea559afa82c47d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260d1ea031d666d3c1bc468341cde94e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:ga260d1ea031d666d3c1bc468341cde94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778bedf9e530d780496a427f3f7239a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260d1ea031d666d3c1bc468341cde94e">GPIO_CRH_CNF15_Msk</a></td></tr>
<tr class="separator:ga778bedf9e530d780496a427f3f7239a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f6ebf102a5788df027573b13a6438c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:ga76f6ebf102a5788df027573b13a6438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; GPIO_CRH_CNF15_Pos)</td></tr>
<tr class="separator:gafd696e9e854d83886aa713bcad9fcf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c3239eb25d3104f88d5659445cf5e46"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4c3239eb25d3104f88d5659445cf5e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c6126890b5aeab8cbbd2eef3ed02d2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR0_Pos)</td></tr>
<tr class="separator:ga7c6126890b5aeab8cbbd2eef3ed02d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c6126890b5aeab8cbbd2eef3ed02d2b">GPIO_IDR_IDR0_Msk</a></td></tr>
<tr class="separator:gac7a850e3aa5c1543380ef3ac4136cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63dfb70c22924dbe605ba323add0b59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa63dfb70c22924dbe605ba323add0b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb44a930b5d50f7997cffd82bab2cefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR1_Pos)</td></tr>
<tr class="separator:gacb44a930b5d50f7997cffd82bab2cefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb44a930b5d50f7997cffd82bab2cefd">GPIO_IDR_IDR1_Msk</a></td></tr>
<tr class="separator:gaba8fd128cd05bfd794c8cdcde0881019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b78f1a12c95c710782eae3316ab918a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga2b78f1a12c95c710782eae3316ab918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f1d49ead39291678771a4728a90c87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR2_Pos)</td></tr>
<tr class="separator:ga90f1d49ead39291678771a4728a90c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90f1d49ead39291678771a4728a90c87">GPIO_IDR_IDR2_Msk</a></td></tr>
<tr class="separator:gae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8c0f4403b9e282c4c044a70688f2a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaae8c0f4403b9e282c4c044a70688f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e7990d25f3c1fe3794a656f3e79f912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR3_Pos)</td></tr>
<tr class="separator:ga1e7990d25f3c1fe3794a656f3e79f912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e7990d25f3c1fe3794a656f3e79f912">GPIO_IDR_IDR3_Msk</a></td></tr>
<tr class="separator:ga0a6d373ac7af05410cfbc4d35d996ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd89fb77f5518ce75d16ba75dea9fda1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacd89fb77f5518ce75d16ba75dea9fda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b79c9f6762dd52a8bbca66922eb467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR4_Pos)</td></tr>
<tr class="separator:ga55b79c9f6762dd52a8bbca66922eb467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b79c9f6762dd52a8bbca66922eb467">GPIO_IDR_IDR4_Msk</a></td></tr>
<tr class="separator:ga478dccec7de2abcbd927ed6923ef32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga270333f2849c1e723685faa96a049647"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga270333f2849c1e723685faa96a049647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998a7e17867940e973831507a2354d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR5_Pos)</td></tr>
<tr class="separator:ga998a7e17867940e973831507a2354d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga998a7e17867940e973831507a2354d20">GPIO_IDR_IDR5_Msk</a></td></tr>
<tr class="separator:gac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ae1acc3e52f84101439459ae33f96c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9ae1acc3e52f84101439459ae33f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb240233ede91721760e31577fd1720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR6_Pos)</td></tr>
<tr class="separator:gacdb240233ede91721760e31577fd1720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c647c0fa98de3db7abe16149e56b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacdb240233ede91721760e31577fd1720">GPIO_IDR_IDR6_Msk</a></td></tr>
<tr class="separator:ga9c647c0fa98de3db7abe16149e56b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c84b9bcbedad779deb80ed3af3edb33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga1c84b9bcbedad779deb80ed3af3edb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0f666318cd340a247610bed05ae4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR7_Pos)</td></tr>
<tr class="separator:gacb0f666318cd340a247610bed05ae4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb0f666318cd340a247610bed05ae4d9">GPIO_IDR_IDR7_Msk</a></td></tr>
<tr class="separator:ga21781c5e4e74462c4d48b0619f3735f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ea0ae76b389defc3ee572a5767569f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga65ea0ae76b389defc3ee572a5767569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac96f8870df831c7e52214579960d2e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR8_Pos)</td></tr>
<tr class="separator:gac96f8870df831c7e52214579960d2e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac96f8870df831c7e52214579960d2e76">GPIO_IDR_IDR8_Msk</a></td></tr>
<tr class="separator:gae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ca5f116e77b0736255106ce28c6a22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga01ca5f116e77b0736255106ce28c6a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5811b3901a07d5c0dd82eba9d77a4776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR9_Pos)</td></tr>
<tr class="separator:ga5811b3901a07d5c0dd82eba9d77a4776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c804c5fca2b891e63c691872c440253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5811b3901a07d5c0dd82eba9d77a4776">GPIO_IDR_IDR9_Msk</a></td></tr>
<tr class="separator:ga2c804c5fca2b891e63c691872c440253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17c9d55aebfe3018e4a1e2de436288cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR10_Pos)</td></tr>
<tr class="separator:ga17c9d55aebfe3018e4a1e2de436288cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17c9d55aebfe3018e4a1e2de436288cc">GPIO_IDR_IDR10_Msk</a></td></tr>
<tr class="separator:gaa7d58438899588f2a4eeeb7d1f9607d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8199a32c78ca227dac23ff99bf85b80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaa8199a32c78ca227dac23ff99bf85b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433546dec84034ba065ac52d74bb6fbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR11_Pos)</td></tr>
<tr class="separator:ga433546dec84034ba065ac52d74bb6fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga433546dec84034ba065ac52d74bb6fbd">GPIO_IDR_IDR11_Msk</a></td></tr>
<tr class="separator:ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16949cae6f855c65a5e04c7216d3444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR12_Pos)</td></tr>
<tr class="separator:gae16949cae6f855c65a5e04c7216d3444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae16949cae6f855c65a5e04c7216d3444">GPIO_IDR_IDR12_Msk</a></td></tr>
<tr class="separator:ga56777a4d0c73a16970b2b7d7ca7dda18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97afd9fa1857a9c23de33ec9e630c1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gad97afd9fa1857a9c23de33ec9e630c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbffeef66cdaae344155eaeca70320a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR13_Pos)</td></tr>
<tr class="separator:ga4cbffeef66cdaae344155eaeca70320a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45d488afaf42e3a447b274f73486ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cbffeef66cdaae344155eaeca70320a">GPIO_IDR_IDR13_Msk</a></td></tr>
<tr class="separator:ga45d488afaf42e3a447b274f73486ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f588f01081b724d02aa9364dbf9af6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga3f588f01081b724d02aa9364dbf9af6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1564a630ba876dd42e7c2fee4bc966b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR14_Pos)</td></tr>
<tr class="separator:ga1564a630ba876dd42e7c2fee4bc966b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811118b05ed3aff70264813823a69851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1564a630ba876dd42e7c2fee4bc966b5">GPIO_IDR_IDR14_Msk</a></td></tr>
<tr class="separator:ga811118b05ed3aff70264813823a69851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67e057b1c6fb9e0463d2009cb37ef93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDR_IDR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae67e057b1c6fb9e0463d2009cb37ef93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc347ff1a3d4e3cc02aa998c4808c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_IDR_IDR15_Pos)</td></tr>
<tr class="separator:gaccfc347ff1a3d4e3cc02aa998c4808c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccfc347ff1a3d4e3cc02aa998c4808c2">GPIO_IDR_IDR15_Msk</a></td></tr>
<tr class="separator:gabccccbeaa1672daedf0837b60dfd5b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86832854a0820703fc8453d01251a7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR0_Pos)</td></tr>
<tr class="separator:ga86832854a0820703fc8453d01251a7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86832854a0820703fc8453d01251a7e9">GPIO_ODR_ODR0_Msk</a></td></tr>
<tr class="separator:ga3fdb4b0764d21e748916ea683a9c2d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdb9c78a5507aa8850949db13312a4db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabdb9c78a5507aa8850949db13312a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56e28fdd05c04844d619ced2811eab9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR1_Pos)</td></tr>
<tr class="separator:ga56e28fdd05c04844d619ced2811eab9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56e28fdd05c04844d619ced2811eab9c">GPIO_ODR_ODR1_Msk</a></td></tr>
<tr class="separator:ga410ccbcd45e0c2a52f4785bf931f447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b32629f98fb5eedc93d4144a085f820"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5b32629f98fb5eedc93d4144a085f820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab557c6ed90e11ad9d8e22581fca7b2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR2_Pos)</td></tr>
<tr class="separator:gab557c6ed90e11ad9d8e22581fca7b2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab557c6ed90e11ad9d8e22581fca7b2fa">GPIO_ODR_ODR2_Msk</a></td></tr>
<tr class="separator:gaa7065029983e1d4b3e5d29c39c806fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea9e940f7994596b11602321da3f8204"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaea9e940f7994596b11602321da3f8204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552ca3821965f6b84b2d7cc30bfd5c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR3_Pos)</td></tr>
<tr class="separator:ga552ca3821965f6b84b2d7cc30bfd5c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae76bac33647c09342ce6aa992546f7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga552ca3821965f6b84b2d7cc30bfd5c6e">GPIO_ODR_ODR3_Msk</a></td></tr>
<tr class="separator:gae76bac33647c09342ce6aa992546f7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b1996439c3edefe689a4f0a32ec9428"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1b1996439c3edefe689a4f0a32ec9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ffcbaebd619ee9544caeeb53a10cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR4_Pos)</td></tr>
<tr class="separator:ga50ffcbaebd619ee9544caeeb53a10cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23bde84b70b480e5348394cee5d8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50ffcbaebd619ee9544caeeb53a10cf5">GPIO_ODR_ODR4_Msk</a></td></tr>
<tr class="separator:gafa23bde84b70b480e5348394cee5d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f8756dc089d738b58f7f6214060c18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga59f8756dc089d738b58f7f6214060c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88baea9566892905b1e7d6a8fc56d72b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR5_Pos)</td></tr>
<tr class="separator:ga88baea9566892905b1e7d6a8fc56d72b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88baea9566892905b1e7d6a8fc56d72b">GPIO_ODR_ODR5_Msk</a></td></tr>
<tr class="separator:gad3a874859723b3e8fe7ce1a68afa9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace312c6e7cedf0df2f3509a84de19694"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gace312c6e7cedf0df2f3509a84de19694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7969bba3f76136a4eb36b93c3c57a2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR6_Pos)</td></tr>
<tr class="separator:ga7969bba3f76136a4eb36b93c3c57a2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7969bba3f76136a4eb36b93c3c57a2ac">GPIO_ODR_ODR6_Msk</a></td></tr>
<tr class="separator:ga00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95ab6ce99d4e9fd879a09863cde2e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabc95ab6ce99d4e9fd879a09863cde2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15455f87ddc270adf3a4c78a86914a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR7_Pos)</td></tr>
<tr class="separator:gae15455f87ddc270adf3a4c78a86914a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae15455f87ddc270adf3a4c78a86914a9">GPIO_ODR_ODR7_Msk</a></td></tr>
<tr class="separator:ga12b634cee6d6e10f6cf464e28e164b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5d88e5b90d62123c58c7f6184333dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR8_Pos)</td></tr>
<tr class="separator:gab5d88e5b90d62123c58c7f6184333dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab5d88e5b90d62123c58c7f6184333dbb">GPIO_ODR_ODR8_Msk</a></td></tr>
<tr class="separator:ga9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca64313254328a88f0a939729a157da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR9_Pos)</td></tr>
<tr class="separator:ga3ca64313254328a88f0a939729a157da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ca64313254328a88f0a939729a157da">GPIO_ODR_ODR9_Msk</a></td></tr>
<tr class="separator:ga2ec739eff617930cb7c60ef7aab6ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da85dd7962123bef4ef1c930ff78102"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2da85dd7962123bef4ef1c930ff78102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa96d774e0fee675cdf4a5e1dba053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR10_Pos)</td></tr>
<tr class="separator:ga92fa96d774e0fee675cdf4a5e1dba053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32f8a517f25bcae7b60330523ff878a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga92fa96d774e0fee675cdf4a5e1dba053">GPIO_ODR_ODR10_Msk</a></td></tr>
<tr class="separator:gab32f8a517f25bcae7b60330523ff878a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9a23da62957562c5ba47ef2aa489355"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gad9a23da62957562c5ba47ef2aa489355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e00ad1fd7023f5da6d9f45f463ddde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR11_Pos)</td></tr>
<tr class="separator:ga65e00ad1fd7023f5da6d9f45f463ddde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3133087355e6c2f73db21065f74b8254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65e00ad1fd7023f5da6d9f45f463ddde">GPIO_ODR_ODR11_Msk</a></td></tr>
<tr class="separator:ga3133087355e6c2f73db21065f74b8254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18fd498ee9644e499df7ca9710641f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf18fd498ee9644e499df7ca9710641f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3616189c6f0cdfe32c697f1214f50374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR12_Pos)</td></tr>
<tr class="separator:ga3616189c6f0cdfe32c697f1214f50374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3616189c6f0cdfe32c697f1214f50374">GPIO_ODR_ODR12_Msk</a></td></tr>
<tr class="separator:gaf62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11f2a74b034ad616b93d5047532b6252"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR13_Pos)</td></tr>
<tr class="separator:ga11f2a74b034ad616b93d5047532b6252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11f2a74b034ad616b93d5047532b6252">GPIO_ODR_ODR13_Msk</a></td></tr>
<tr class="separator:gae15416db0d5f54d03e101d7a84bafd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca83eafd197ccfc6ec85757f439a85b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaca83eafd197ccfc6ec85757f439a85b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d89c4fa2adcfc544b3774527e1d929f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR14_Pos)</td></tr>
<tr class="separator:ga9d89c4fa2adcfc544b3774527e1d929f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c550f614a85b6f7889559010c4f0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d89c4fa2adcfc544b3774527e1d929f">GPIO_ODR_ODR14_Msk</a></td></tr>
<tr class="separator:ga93c550f614a85b6f7889559010c4f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ODR_ODR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbe6b159f923428c70d4ae0c28999b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_ODR_ODR15_Pos)</td></tr>
<tr class="separator:ga6fbe6b159f923428c70d4ae0c28999b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbe6b159f923428c70d4ae0c28999b0">GPIO_ODR_ODR15_Msk</a></td></tr>
<tr class="separator:gaf788434fb27537f1a3f508b1cedbfbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga409d8650af1aa0e1958cc1ed2f96acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758aadb3c036759a162542216f98fcbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS0_Pos)</td></tr>
<tr class="separator:ga758aadb3c036759a162542216f98fcbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758aadb3c036759a162542216f98fcbc">GPIO_BSRR_BS0_Msk</a></td></tr>
<tr class="separator:ga4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7457f610b20ffdd73c97d90724ed4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga875bc62855425da548fa2f68d3be0f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS1_Pos)</td></tr>
<tr class="separator:ga875bc62855425da548fa2f68d3be0f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga875bc62855425da548fa2f68d3be0f49">GPIO_BSRR_BS1_Msk</a></td></tr>
<tr class="separator:ga316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3af1acce0c96a515284b6f8bd12b8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d718587115b4b07190c9ade21789ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS2_Pos)</td></tr>
<tr class="separator:gaf0d718587115b4b07190c9ade21789ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0d718587115b4b07190c9ade21789ac">GPIO_BSRR_BS2_Msk</a></td></tr>
<tr class="separator:gacc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac0837604e1baac4b8b86fc3e660b17ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d8114b4db83d01096d0337750d3099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS3_Pos)</td></tr>
<tr class="separator:gab8d8114b4db83d01096d0337750d3099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d8114b4db83d01096d0337750d3099">GPIO_BSRR_BS3_Msk</a></td></tr>
<tr class="separator:ga79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae421b6676ce8b2865cbb6e15fc45d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS4_Pos)</td></tr>
<tr class="separator:ga0331d270ba3fe6bad1f3353ed09194bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0331d270ba3fe6bad1f3353ed09194bf">GPIO_BSRR_BS4_Msk</a></td></tr>
<tr class="separator:ga692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad686100d76807920229b49d233cbd96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS5_Pos)</td></tr>
<tr class="separator:ga502f44e296cddc2c4099ab7e7e9b11d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga502f44e296cddc2c4099ab7e7e9b11d8">GPIO_BSRR_BS5_Msk</a></td></tr>
<tr class="separator:ga5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga91f4268de41bba2e411879d3fa900af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d6a22635cfd41987e341af34b87a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS6_Pos)</td></tr>
<tr class="separator:gab8d6a22635cfd41987e341af34b87a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8d6a22635cfd41987e341af34b87a63">GPIO_BSRR_BS6_Msk</a></td></tr>
<tr class="separator:ga69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6d1dd4ddac06be768bb7727bcb657081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga635b08b445669748e8fadbcb0d2481e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS7_Pos)</td></tr>
<tr class="separator:ga635b08b445669748e8fadbcb0d2481e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga635b08b445669748e8fadbcb0d2481e6">GPIO_BSRR_BS7_Msk</a></td></tr>
<tr class="separator:gaf9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765d016146d30e6112499598959a948a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS8_Pos)</td></tr>
<tr class="separator:ga765d016146d30e6112499598959a948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765d016146d30e6112499598959a948a">GPIO_BSRR_BS8_Msk</a></td></tr>
<tr class="separator:ga2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab415c303400428fa585419e57aa2513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS9_Pos)</td></tr>
<tr class="separator:ga5e1f12d75678bb5d295b8f77d5db15a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1f12d75678bb5d295b8f77d5db15a0">GPIO_BSRR_BS9_Msk</a></td></tr>
<tr class="separator:ga49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf85195c9fb5642687151366b0f363441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS10_Pos)</td></tr>
<tr class="separator:ga2a8f9979581623c5ee8a3b16be563cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a8f9979581623c5ee8a3b16be563cd1">GPIO_BSRR_BS10_Msk</a></td></tr>
<tr class="separator:gadbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f79cf6b45de75813ed9d2af64f0d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d224601eb9ec2476451efe136693769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS11_Pos)</td></tr>
<tr class="separator:ga5d224601eb9ec2476451efe136693769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d224601eb9ec2476451efe136693769">GPIO_BSRR_BS11_Msk</a></td></tr>
<tr class="separator:ga71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4302c8e25dd2711d37262b73865f3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS12_Pos)</td></tr>
<tr class="separator:ga8cc01661d2dec2e9dd4b02528e271393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cc01661d2dec2e9dd4b02528e271393">GPIO_BSRR_BS12_Msk</a></td></tr>
<tr class="separator:ga34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5fe11d923932261f904c089da78e7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed57c94725261a35387ef04c9675cdbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS13_Pos)</td></tr>
<tr class="separator:gaed57c94725261a35387ef04c9675cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed57c94725261a35387ef04c9675cdbe">GPIO_BSRR_BS13_Msk</a></td></tr>
<tr class="separator:ga1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c86de2a9b2e7394040a65bf114131bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS14_Pos)</td></tr>
<tr class="separator:gaeaaedec226989e8048f5cbde2de6c1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaedec226989e8048f5cbde2de6c1c5">GPIO_BSRR_BS14_Msk</a></td></tr>
<tr class="separator:ga24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BS15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae93dccdbf7e8ef41da1b847975cf0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BS15_Pos)</td></tr>
<tr class="separator:gab40b26153e5c50ae45ebc6deb06cc0fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab40b26153e5c50ae45ebc6deb06cc0fb">GPIO_BSRR_BS15_Msk</a></td></tr>
<tr class="separator:gad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR0_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9b9e4440bb44a4ab919e9a0171af788b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR0_Pos)</td></tr>
<tr class="separator:gac6ca69cbc7e23bf313dda10288ce21f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6ca69cbc7e23bf313dda10288ce21f5">GPIO_BSRR_BR0_Msk</a></td></tr>
<tr class="separator:ga44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR1_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga075d239db694cea8f30c70534ddf7be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9890be2a151b0b31119eba03b36b9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR1_Pos)</td></tr>
<tr class="separator:gac9890be2a151b0b31119eba03b36b9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9890be2a151b0b31119eba03b36b9df">GPIO_BSRR_BR1_Msk</a></td></tr>
<tr class="separator:ga855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR2_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga2c5825e38ef02071bf0d888ab636d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR2_Pos)</td></tr>
<tr class="separator:gaca8d1db9b985749bcdcc4f83d80e25b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8d1db9b985749bcdcc4f83d80e25b1">GPIO_BSRR_BR2_Msk</a></td></tr>
<tr class="separator:ga7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR3_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga1ef6b53609ca5d188a6916d8574d6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7045c8361aeed94f72ed591c604d1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR3_Pos)</td></tr>
<tr class="separator:gad7045c8361aeed94f72ed591c604d1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7045c8361aeed94f72ed591c604d1f1">GPIO_BSRR_BR3_Msk</a></td></tr>
<tr class="separator:gaf256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR4_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94341de3b04731a0df5c530c572dad7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR4_Pos)</td></tr>
<tr class="separator:ga94341de3b04731a0df5c530c572dad7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga94341de3b04731a0df5c530c572dad7f">GPIO_BSRR_BR4_Msk</a></td></tr>
<tr class="separator:gac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR5_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaa565b7acd495e70be1b68204ef2910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR5_Pos)</td></tr>
<tr class="separator:ga4d366ba8f09d9211e25c5e76b56a91af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d366ba8f09d9211e25c5e76b56a91af">GPIO_BSRR_BR5_Msk</a></td></tr>
<tr class="separator:ga09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gafce8dd4c2ed3764a234fc40ad192ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga354a942cded8f779316613b5a73b71ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR6_Pos)</td></tr>
<tr class="separator:ga354a942cded8f779316613b5a73b71ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga354a942cded8f779316613b5a73b71ad">GPIO_BSRR_BR6_Msk</a></td></tr>
<tr class="separator:ga8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR7_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga34e114c3d131dbb2abc05837b9c20fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR7_Pos)</td></tr>
<tr class="separator:ga6b90d1d54ad1a0def096663cfe9cbd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b90d1d54ad1a0def096663cfe9cbd74">GPIO_BSRR_BR7_Msk</a></td></tr>
<tr class="separator:gaba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR8_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gadebc6e8a656a3adbff46f398b5bcb3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR8_Pos)</td></tr>
<tr class="separator:ga5460b708647c1a9f742c0ff0d5bcb17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5460b708647c1a9f742c0ff0d5bcb17b">GPIO_BSRR_BR8_Msk</a></td></tr>
<tr class="separator:gaaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR9_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga13d98b977fc86581e566299bd363176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR9_Pos)</td></tr>
<tr class="separator:ga4aa6d3943ec6a8d96dd855f436ab8e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa6d3943ec6a8d96dd855f436ab8e19">GPIO_BSRR_BR9_Msk</a></td></tr>
<tr class="separator:gaa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR10_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga968f494c3928ba28bfa7c87da5f2cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR10_Pos)</td></tr>
<tr class="separator:gae3f93f6e94ae0d842e5b0cda9ba6a1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f93f6e94ae0d842e5b0cda9ba6a1cd">GPIO_BSRR_BR10_Msk</a></td></tr>
<tr class="separator:ga98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR11_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga8b421b338b145649e8937806472a59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR11_Pos)</td></tr>
<tr class="separator:ga9f483f67fbc5614c010aa147e9ce6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f483f67fbc5614c010aa147e9ce6b3f">GPIO_BSRR_BR11_Msk</a></td></tr>
<tr class="separator:gacedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR12_Pos</b>&#160;&#160;&#160;(28U)</td></tr>
<tr class="separator:ga79f141572b1c065dcabbc7ddfe4092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR12_Pos)</td></tr>
<tr class="separator:gaa10f5ee9aeb2eefb25fd195e472c0de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa10f5ee9aeb2eefb25fd195e472c0de8">GPIO_BSRR_BR12_Msk</a></td></tr>
<tr class="separator:ga4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR13_Pos</b>&#160;&#160;&#160;(29U)</td></tr>
<tr class="separator:ga53a07a77a4bb0457b13abfee48ed3e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d000805bb6f4ad68ec73159df771422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR13_Pos)</td></tr>
<tr class="separator:ga7d000805bb6f4ad68ec73159df771422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d000805bb6f4ad68ec73159df771422">GPIO_BSRR_BR13_Msk</a></td></tr>
<tr class="separator:ga292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR14_Pos</b>&#160;&#160;&#160;(30U)</td></tr>
<tr class="separator:ga1e6b3f0c1a866cd39319f28cacbb768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR14_Pos)</td></tr>
<tr class="separator:ga1ad1816ec382b6ef6e952cef1408933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ad1816ec382b6ef6e952cef1408933f">GPIO_BSRR_BR14_Msk</a></td></tr>
<tr class="separator:ga32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BSRR_BR15_Pos</b>&#160;&#160;&#160;(31U)</td></tr>
<tr class="separator:ga30d885f9a72889c6f1070b6da4d4d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BSRR_BR15_Pos)</td></tr>
<tr class="separator:gaf8c00dff452eea9a285e36a81c5abd79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8c00dff452eea9a285e36a81c5abd79">GPIO_BSRR_BR15_Msk</a></td></tr>
<tr class="separator:ga3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8094099cbec15df24976405da11376f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR0_Pos)</td></tr>
<tr class="separator:gab8094099cbec15df24976405da11376f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8094099cbec15df24976405da11376f">GPIO_BRR_BR0_Msk</a></td></tr>
<tr class="separator:gad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga483e475a913145601000fc57ef63afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad742debac1d7e18afd61fda41eda1454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR1_Pos)</td></tr>
<tr class="separator:gad742debac1d7e18afd61fda41eda1454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad742debac1d7e18afd61fda41eda1454">GPIO_BRR_BR1_Msk</a></td></tr>
<tr class="separator:ga68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadb13164bb973d1a4591ca626903e66b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91d9b343fe4038316557b5665ad90895"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR2_Pos)</td></tr>
<tr class="separator:ga91d9b343fe4038316557b5665ad90895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91d9b343fe4038316557b5665ad90895">GPIO_BRR_BR2_Msk</a></td></tr>
<tr class="separator:gaeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac814288cc968b01d3e7ee1b6d340a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR3_Pos)</td></tr>
<tr class="separator:ga59b86cdd805087a6aa27886a1c8f3f64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga59b86cdd805087a6aa27886a1c8f3f64">GPIO_BRR_BR3_Msk</a></td></tr>
<tr class="separator:ga95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84709afb9f2b311db9916987f5b62803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR4_Pos)</td></tr>
<tr class="separator:ga84709afb9f2b311db9916987f5b62803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84709afb9f2b311db9916987f5b62803">GPIO_BRR_BR4_Msk</a></td></tr>
<tr class="separator:ga8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6b24f01f67db366ff6adf86f5f940669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR5_Pos)</td></tr>
<tr class="separator:ga50fd21ca329283e8f79675f8195d6a7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50fd21ca329283e8f79675f8195d6a7e">GPIO_BRR_BR5_Msk</a></td></tr>
<tr class="separator:ga6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR6_Pos)</td></tr>
<tr class="separator:gae29f8525d511f39db8b6ac9efbae9ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae29f8525d511f39db8b6ac9efbae9ecc">GPIO_BRR_BR6_Msk</a></td></tr>
<tr class="separator:gafa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae40c636136e51fffad265559938cb9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR7_Pos)</td></tr>
<tr class="separator:gae40c636136e51fffad265559938cb9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae40c636136e51fffad265559938cb9f0">GPIO_BRR_BR7_Msk</a></td></tr>
<tr class="separator:ga5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf45a746e5bb2a1c132093a2844d22683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9cd1191844e03a1aa271bd08e608e77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR8_Pos)</td></tr>
<tr class="separator:gab9cd1191844e03a1aa271bd08e608e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9cd1191844e03a1aa271bd08e608e77">GPIO_BRR_BR8_Msk</a></td></tr>
<tr class="separator:gae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga84ae3878f9088d349453430a79e26810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0621db455e4164529a8e632bb413055d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR9_Pos)</td></tr>
<tr class="separator:ga0621db455e4164529a8e632bb413055d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0621db455e4164529a8e632bb413055d">GPIO_BRR_BR9_Msk</a></td></tr>
<tr class="separator:ga248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga08c89c18c00e1747d1392245f4fdeb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079add3e90617726dd8748c74abaf023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR10_Pos)</td></tr>
<tr class="separator:ga079add3e90617726dd8748c74abaf023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga079add3e90617726dd8748c74abaf023">GPIO_BRR_BR10_Msk</a></td></tr>
<tr class="separator:ga8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3a92027f04f25fd1b7ec7ad660052b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR11_Pos)</td></tr>
<tr class="separator:gaad2be9a16fb6670ebb3492795bf6866a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaad2be9a16fb6670ebb3492795bf6866a">GPIO_BRR_BR11_Msk</a></td></tr>
<tr class="separator:gac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga372754b6a71cbf3d09b959b2eef5fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3507b082d551500536f8c0c3929dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR12_Pos)</td></tr>
<tr class="separator:gaed3507b082d551500536f8c0c3929dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3507b082d551500536f8c0c3929dca">GPIO_BRR_BR12_Msk</a></td></tr>
<tr class="separator:ga443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR13_Pos)</td></tr>
<tr class="separator:ga53217d2a5609f35d6b029a5e1eaf2e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga53217d2a5609f35d6b029a5e1eaf2e5f">GPIO_BRR_BR13_Msk</a></td></tr>
<tr class="separator:ga41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga10e2ac4dac68a55a7c574736a2964312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga239abb28695da394a23f119ddd5aa724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR14_Pos)</td></tr>
<tr class="separator:ga239abb28695da394a23f119ddd5aa724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga239abb28695da394a23f119ddd5aa724">GPIO_BRR_BR14_Msk</a></td></tr>
<tr class="separator:ga4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_BRR_BR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga7d13b2c8e758203e32008267734f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga032413396d570a1f3041385e84ab009e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_BRR_BR15_Pos)</td></tr>
<tr class="separator:ga032413396d570a1f3041385e84ab009e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga032413396d570a1f3041385e84ab009e">GPIO_BRR_BR15_Msk</a></td></tr>
<tr class="separator:gab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b01ced29f1324ec2711a784f35504dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK0_Pos)</td></tr>
<tr class="separator:ga8b01ced29f1324ec2711a784f35504dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8b01ced29f1324ec2711a784f35504dd">GPIO_LCKR_LCK0_Msk</a></td></tr>
<tr class="separator:gaf6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4780ec15743062227ad0808efb16d633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK1_Pos)</td></tr>
<tr class="separator:ga4780ec15743062227ad0808efb16d633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4780ec15743062227ad0808efb16d633">GPIO_LCKR_LCK1_Msk</a></td></tr>
<tr class="separator:ga627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK2_Pos)</td></tr>
<tr class="separator:gabc8315e9687b2a21a55a2abe39d42fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc8315e9687b2a21a55a2abe39d42fdf">GPIO_LCKR_LCK2_Msk</a></td></tr>
<tr class="separator:gac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK3_Pos)</td></tr>
<tr class="separator:ga7f2a02d88e51b603d4b80078ccf691e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f2a02d88e51b603d4b80078ccf691e0">GPIO_LCKR_LCK3_Msk</a></td></tr>
<tr class="separator:ga1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK4_Pos)</td></tr>
<tr class="separator:gac6c6dff29eb48ca0a5f6da2bc0bf3639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac6c6dff29eb48ca0a5f6da2bc0bf3639">GPIO_LCKR_LCK4_Msk</a></td></tr>
<tr class="separator:ga723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6ac7aca22480f300049102d2b1c4be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK5_Pos)</td></tr>
<tr class="separator:gacc6ac7aca22480f300049102d2b1c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc6ac7aca22480f300049102d2b1c4be">GPIO_LCKR_LCK5_Msk</a></td></tr>
<tr class="separator:ga7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga083a590c26723e38ae5d7fd77e23809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK6_Pos)</td></tr>
<tr class="separator:ga083a590c26723e38ae5d7fd77e23809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga083a590c26723e38ae5d7fd77e23809c">GPIO_LCKR_LCK6_Msk</a></td></tr>
<tr class="separator:ga606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK7_Pos)</td></tr>
<tr class="separator:ga5b322ee1833e0c7d369127406b5ea90e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b322ee1833e0c7d369127406b5ea90e">GPIO_LCKR_LCK7_Msk</a></td></tr>
<tr class="separator:gaf998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK8_Pos)</td></tr>
<tr class="separator:gaa0e44a9155de4980cdb0f8c4d3afc43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0e44a9155de4980cdb0f8c4d3afc43e">GPIO_LCKR_LCK8_Msk</a></td></tr>
<tr class="separator:gab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK9_Pos)</td></tr>
<tr class="separator:ga551c1ad8749c8ddb6785c06c1461338f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga551c1ad8749c8ddb6785c06c1461338f">GPIO_LCKR_LCK9_Msk</a></td></tr>
<tr class="separator:gab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1373c9d71b76f466fd817823e64e7aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK10_Pos)</td></tr>
<tr class="separator:ga1373c9d71b76f466fd817823e64e7aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1373c9d71b76f466fd817823e64e7aae">GPIO_LCKR_LCK10_Msk</a></td></tr>
<tr class="separator:gaae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK11_Pos)</td></tr>
<tr class="separator:ga1aea84ab5cf33a4b62cdb3af4a819bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1aea84ab5cf33a4b62cdb3af4a819bde">GPIO_LCKR_LCK11_Msk</a></td></tr>
<tr class="separator:ga4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21271b45020769396b2980a02a4c309"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK12_Pos)</td></tr>
<tr class="separator:gaf21271b45020769396b2980a02a4c309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf21271b45020769396b2980a02a4c309">GPIO_LCKR_LCK12_Msk</a></td></tr>
<tr class="separator:ga38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK13_Pos)</td></tr>
<tr class="separator:ga64171a6f566fed1f9ea7418d6a00871c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64171a6f566fed1f9ea7418d6a00871c">GPIO_LCKR_LCK13_Msk</a></td></tr>
<tr class="separator:gae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42b591ea761bd0ee23287ff8d508714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK14_Pos)</td></tr>
<tr class="separator:gac42b591ea761bd0ee23287ff8d508714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac42b591ea761bd0ee23287ff8d508714">GPIO_LCKR_LCK14_Msk</a></td></tr>
<tr class="separator:ga8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCK15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCK15_Pos)</td></tr>
<tr class="separator:ga3841ea86b5a8200485ab90c2c6511cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3841ea86b5a8200485ab90c2c6511cec">GPIO_LCKR_LCK15_Msk</a></td></tr>
<tr class="separator:ga47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LCKR_LCKK_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; GPIO_LCKR_LCKK_Pos)</td></tr>
<tr class="separator:ga9312bf35ddbae593f8e94b3ea7dce9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9312bf35ddbae593f8e94b3ea7dce9b5">GPIO_LCKR_LCKK_Msk</a></td></tr>
<tr class="separator:gafa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32bf713d03f2e5907a1b81f8080b4aba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga32bf713d03f2e5907a1b81f8080b4aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2447cf7b2096e2446fbe762c4b1eb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gad2447cf7b2096e2446fbe762c4b1eb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5154879c54283130c286f53ba7ba676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676">AFIO_EVCR_PIN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad2447cf7b2096e2446fbe762c4b1eb39">AFIO_EVCR_PIN_Msk</a></td></tr>
<tr class="separator:gad5154879c54283130c286f53ba7ba676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9277107f232c9726e5e16080610916b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8">AFIO_EVCR_PIN_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:ga9277107f232c9726e5e16080610916b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005">AFIO_EVCR_PIN_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163">AFIO_EVCR_PIN_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:gae3a7db6ae50a43056fe97a1b3b2cc163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007202fece2abe8e0d458fd989c9729c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c">AFIO_EVCR_PIN_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; AFIO_EVCR_PIN_Pos)</td></tr>
<tr class="separator:ga007202fece2abe8e0d458fd989c9729c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc55b0764100c312652f8439c76ead93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93">AFIO_EVCR_PIN_PX0</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gafc55b0764100c312652f8439c76ead93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e74126d95acbc5cc0509ad100d3cffc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e74126d95acbc5cc0509ad100d3cffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4efba804a166a7871ded2fa361de0705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX1_Pos)</td></tr>
<tr class="separator:ga4efba804a166a7871ded2fa361de0705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1837985898c39579fb8e2d08a536abc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9">AFIO_EVCR_PIN_PX1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4efba804a166a7871ded2fa361de0705">AFIO_EVCR_PIN_PX1_Msk</a></td></tr>
<tr class="separator:ga1837985898c39579fb8e2d08a536abc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39976211d78135fa3957b1640ed9c625"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX2_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga39976211d78135fa3957b1640ed9c625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da20ed2500f903a2793077470b432ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX2_Pos)</td></tr>
<tr class="separator:ga6da20ed2500f903a2793077470b432ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefeb8141d1a950490ba1546475a800f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7">AFIO_EVCR_PIN_PX2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da20ed2500f903a2793077470b432ad">AFIO_EVCR_PIN_PX2_Msk</a></td></tr>
<tr class="separator:gaefeb8141d1a950490ba1546475a800f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf2ac2c54efcd8f1b6e19ae90e303f16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf2ac2c54efcd8f1b6e19ae90e303f16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98707f0e4ec7020355d90ba601c11967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX3_Pos)</td></tr>
<tr class="separator:ga98707f0e4ec7020355d90ba601c11967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f9ed9c7b281ab90977e12567642227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227">AFIO_EVCR_PIN_PX3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98707f0e4ec7020355d90ba601c11967">AFIO_EVCR_PIN_PX3_Msk</a></td></tr>
<tr class="separator:gaf5f9ed9c7b281ab90977e12567642227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb22d04913fae15c6203069049bd7923"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX4_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gafb22d04913fae15c6203069049bd7923"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d9395036c39c3ed89a275b1831703"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX4_Pos)</td></tr>
<tr class="separator:gaed1d9395036c39c3ed89a275b1831703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581b5d39100696da09b2ff97a99972da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da">AFIO_EVCR_PIN_PX4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed1d9395036c39c3ed89a275b1831703">AFIO_EVCR_PIN_PX4_Msk</a></td></tr>
<tr class="separator:ga581b5d39100696da09b2ff97a99972da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad49dae03355e88ab06bfb9f60f15b0d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX5_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad49dae03355e88ab06bfb9f60f15b0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30e9925700950ceb0f71576ed950f657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EVCR_PIN_PX5_Pos)</td></tr>
<tr class="separator:ga30e9925700950ceb0f71576ed950f657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013">AFIO_EVCR_PIN_PX5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga30e9925700950ceb0f71576ed950f657">AFIO_EVCR_PIN_PX5_Msk</a></td></tr>
<tr class="separator:ga8ad484dafff8764ce9ce9d594dd5a013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a4ea35a4b4f3395a507430940080b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX6_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga43a4ea35a4b4f3395a507430940080b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98fc53ba87a002b41e769ff38cc3d0cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX6_Pos)</td></tr>
<tr class="separator:ga98fc53ba87a002b41e769ff38cc3d0cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157">AFIO_EVCR_PIN_PX6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98fc53ba87a002b41e769ff38cc3d0cf">AFIO_EVCR_PIN_PX6_Msk</a></td></tr>
<tr class="separator:ga2f3145a544acb1f90a7282ec5a29c157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad820b1d34db221b9e85c7b52518b2713"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX7_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad820b1d34db221b9e85c7b52518b2713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15158799ae6d5c6686538c670684103f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PIN_PX7_Pos)</td></tr>
<tr class="separator:ga15158799ae6d5c6686538c670684103f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4">AFIO_EVCR_PIN_PX7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15158799ae6d5c6686538c670684103f">AFIO_EVCR_PIN_PX7_Msk</a></td></tr>
<tr class="separator:ga0a96447627679aea8f50ae5c69ad8cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932fcafc049bfb46052f135b341a33d5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX8_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga932fcafc049bfb46052f135b341a33d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175f58aa5b129732c4b232cf1af15a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PIN_PX8_Pos)</td></tr>
<tr class="separator:ga175f58aa5b129732c4b232cf1af15a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b">AFIO_EVCR_PIN_PX8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga175f58aa5b129732c4b232cf1af15a40">AFIO_EVCR_PIN_PX8_Msk</a></td></tr>
<tr class="separator:ga08e94e6d3f024d5cb985c77c726ffc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1ab4382fbdf67d7de02a471688771b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX9_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaae1ab4382fbdf67d7de02a471688771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9ae270a522f47444e2a158783ae856d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</a>&#160;&#160;&#160;(0x9UL &lt;&lt; AFIO_EVCR_PIN_PX9_Pos)</td></tr>
<tr class="separator:gaf9ae270a522f47444e2a158783ae856d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df">AFIO_EVCR_PIN_PX9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf9ae270a522f47444e2a158783ae856d">AFIO_EVCR_PIN_PX9_Msk</a></td></tr>
<tr class="separator:ga02d0b8d6c4a728bb5149eae7f21bb1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8ec929badf32a528e13d1bed3bf566"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX10_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabb8ec929badf32a528e13d1bed3bf566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad91fa3a912a890bdc789aba974457060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EVCR_PIN_PX10_Pos)</td></tr>
<tr class="separator:gad91fa3a912a890bdc789aba974457060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744">AFIO_EVCR_PIN_PX10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad91fa3a912a890bdc789aba974457060">AFIO_EVCR_PIN_PX10_Msk</a></td></tr>
<tr class="separator:ga1b6f2cc7e47f2a227bab6776f6e56744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f5026528b13d00177b27fce406ef8be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX11_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f5026528b13d00177b27fce406ef8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdb82237c00ca3a0f51a08132395974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</a>&#160;&#160;&#160;(0xBUL &lt;&lt; AFIO_EVCR_PIN_PX11_Pos)</td></tr>
<tr class="separator:gafcdb82237c00ca3a0f51a08132395974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bbd72a869b61e23731639501e73102e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e">AFIO_EVCR_PIN_PX11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcdb82237c00ca3a0f51a08132395974">AFIO_EVCR_PIN_PX11_Msk</a></td></tr>
<tr class="separator:ga4bbd72a869b61e23731639501e73102e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae630bf9e108e19faf015551673da9eb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX12_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae630bf9e108e19faf015551673da9eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0fabadfcb6aaecf827f585b919887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PIN_PX12_Pos)</td></tr>
<tr class="separator:ga5a0fabadfcb6aaecf827f585b919887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8">AFIO_EVCR_PIN_PX12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0fabadfcb6aaecf827f585b919887c">AFIO_EVCR_PIN_PX12_Msk</a></td></tr>
<tr class="separator:ga6f9a1344125a2fad10cf831cafcb6dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebd1101cd60044f5c07ee645f717810"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX13_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7ebd1101cd60044f5c07ee645f717810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed278d0c1bf15d4050a8df8a56574aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</a>&#160;&#160;&#160;(0xDUL &lt;&lt; AFIO_EVCR_PIN_PX13_Pos)</td></tr>
<tr class="separator:gaed278d0c1bf15d4050a8df8a56574aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62196f78a13b996b3bcd998ce80998b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6">AFIO_EVCR_PIN_PX13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed278d0c1bf15d4050a8df8a56574aea">AFIO_EVCR_PIN_PX13_Msk</a></td></tr>
<tr class="separator:ga62196f78a13b996b3bcd998ce80998b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb4f7dca8a682370988006c55bc36169"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX14_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gacb4f7dca8a682370988006c55bc36169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b1cb9a44d5d9a005845c6c72fdfbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PIN_PX14_Pos)</td></tr>
<tr class="separator:gaf8b1cb9a44d5d9a005845c6c72fdfbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643">AFIO_EVCR_PIN_PX14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8b1cb9a44d5d9a005845c6c72fdfbea">AFIO_EVCR_PIN_PX14_Msk</a></td></tr>
<tr class="separator:gadb3233497ca8b69f9ee6be98ac1a5643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga976d9878ed9a046362b4704d761065ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PIN_PX15_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga976d9878ed9a046362b4704d761065ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ee2febbc0232ed118588a8c688db62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EVCR_PIN_PX15_Pos)</td></tr>
<tr class="separator:ga95ee2febbc0232ed118588a8c688db62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab02338e562caabecfd265882afbccfe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9">AFIO_EVCR_PIN_PX15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95ee2febbc0232ed118588a8c688db62">AFIO_EVCR_PIN_PX15_Msk</a></td></tr>
<tr class="separator:gab02338e562caabecfd265882afbccfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef062caaee9f07937d6529d1b206221e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaef062caaee9f07937d6529d1b206221e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc9ebeb12f639cdcc693b8ed55c6ea2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga9cc9ebeb12f639cdcc693b8ed55c6ea2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6">AFIO_EVCR_PORT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc9ebeb12f639cdcc693b8ed55c6ea2">AFIO_EVCR_PORT_Msk</a></td></tr>
<tr class="separator:ga97ba7af1c959102bbff96b902d3f58a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6">AFIO_EVCR_PORT_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga2d7cf20c0b2f74b4fd76f906a3a364c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb">AFIO_EVCR_PORT_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:ga54ae24882fae05bd41cf2511ce60c5fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bfa404b43ccf576e906a81f7421684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684">AFIO_EVCR_PORT_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_EVCR_PORT_Pos)</td></tr>
<tr class="separator:gab8bfa404b43ccf576e906a81f7421684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3">AFIO_EVCR_PORT_PA</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:ga4a85c353b94b1e9d22dd67088b1ac4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b55417ac9142f57fa39ba63a37160f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9b55417ac9142f57fa39ba63a37160f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffcc3d273babf9adaa6975a960f03b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PB_Pos)</td></tr>
<tr class="separator:ga0ffcc3d273babf9adaa6975a960f03b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef">AFIO_EVCR_PORT_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffcc3d273babf9adaa6975a960f03b7">AFIO_EVCR_PORT_PB_Msk</a></td></tr>
<tr class="separator:gad2d0d2c1f1c046bdf055bb99465592ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f588ad663806e00ac37554b718b2832"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5f588ad663806e00ac37554b718b2832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e430bc7c93ef22c78023dc75de883c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PC_Pos)</td></tr>
<tr class="separator:ga0e430bc7c93ef22c78023dc75de883c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f">AFIO_EVCR_PORT_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e430bc7c93ef22c78023dc75de883c3">AFIO_EVCR_PORT_PC_Msk</a></td></tr>
<tr class="separator:ga15241a60ec90040d0bb2d1b8c4c6b77f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458f46699a976567d7f25243a0ea8efe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga458f46699a976567d7f25243a0ea8efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607c6dc209285a381ce22b80e7fe61fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EVCR_PORT_PD_Pos)</td></tr>
<tr class="separator:ga607c6dc209285a381ce22b80e7fe61fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d">AFIO_EVCR_PORT_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga607c6dc209285a381ce22b80e7fe61fc">AFIO_EVCR_PORT_PD_Msk</a></td></tr>
<tr class="separator:ga45b10610230c14d7cc6a7fe15dabfc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga857b877cd42051504cbf15e2a5e5198d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_PORT_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga857b877cd42051504cbf15e2a5e5198d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a855076e541e4f56208213358ff308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_PORT_PE_Pos)</td></tr>
<tr class="separator:gae1a855076e541e4f56208213358ff308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4931a15c9784e7b7d0e678271cba75a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a">AFIO_EVCR_PORT_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a855076e541e4f56208213358ff308">AFIO_EVCR_PORT_PE_Msk</a></td></tr>
<tr class="separator:gab4931a15c9784e7b7d0e678271cba75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad010e9ffbe76cd089b54a2b14dc28ac2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EVCR_EVOE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad010e9ffbe76cd089b54a2b14dc28ac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2361f79ea5153f75d344d7b922eaca80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EVCR_EVOE_Pos)</td></tr>
<tr class="separator:ga2361f79ea5153f75d344d7b922eaca80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79">AFIO_EVCR_EVOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2361f79ea5153f75d344d7b922eaca80">AFIO_EVCR_EVOE_Msk</a></td></tr>
<tr class="separator:ga5a24af5abfbcc69a979fe2d4410dad79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b4178894918206d14cc98af4857f56a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SPI1_REMAP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8b4178894918206d14cc98af4857f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99d5307df613c32315ac905e4c05cf94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SPI1_REMAP_Pos)</td></tr>
<tr class="separator:ga99d5307df613c32315ac905e4c05cf94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d">AFIO_MAPR_SPI1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga99d5307df613c32315ac905e4c05cf94">AFIO_MAPR_SPI1_REMAP_Msk</a></td></tr>
<tr class="separator:ga1ffdcd52f5810284a6306fc57daa8f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad73f31cd3d12de93f7192e866d58b79f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_I2C1_REMAP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gad73f31cd3d12de93f7192e866d58b79f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c31d50a52448754c984b4119ccd0ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_I2C1_REMAP_Pos)</td></tr>
<tr class="separator:ga3c31d50a52448754c984b4119ccd0ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a">AFIO_MAPR_I2C1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c31d50a52448754c984b4119ccd0ae3">AFIO_MAPR_I2C1_REMAP_Msk</a></td></tr>
<tr class="separator:gaede0612a4efdce1e60bc23f6ec00d29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6179cbdbcc9716cff5e926ffbfdc7c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART1_REMAP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac6179cbdbcc9716cff5e926ffbfdc7c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e65c976aae6984bfdefb09cb3e50b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART1_REMAP_Pos)</td></tr>
<tr class="separator:ga2e65c976aae6984bfdefb09cb3e50b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87539744f607522422b3d5db6d94bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41">AFIO_MAPR_USART1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e65c976aae6984bfdefb09cb3e50b0a">AFIO_MAPR_USART1_REMAP_Msk</a></td></tr>
<tr class="separator:ga87539744f607522422b3d5db6d94bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ddb354b5d62ecb0cebc9dba05931abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_USART2_REMAP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7ddb354b5d62ecb0cebc9dba05931abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4081216af2dc82a2bb4a3fabc322b6e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_USART2_REMAP_Pos)</td></tr>
<tr class="separator:ga4081216af2dc82a2bb4a3fabc322b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439c8d7670cfef18450ff624d19ec525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525">AFIO_MAPR_USART2_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4081216af2dc82a2bb4a3fabc322b6e6">AFIO_MAPR_USART2_REMAP_Msk</a></td></tr>
<tr class="separator:ga439c8d7670cfef18450ff624d19ec525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aab3795875168697f7b667aa5d6dc2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6aab3795875168697f7b667aa5d6dc2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21867c27e706b3233d6c13ccf859d092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga21867c27e706b3233d6c13ccf859d092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a">AFIO_MAPR_TIM1_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21867c27e706b3233d6c13ccf859d092">AFIO_MAPR_TIM1_REMAP_Msk</a></td></tr>
<tr class="separator:ga1527de28449dc06823fc55f6f1d6e61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b">AFIO_MAPR_TIM1_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga56d3ea77b2c5be3c0d672471413a1a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53ca0d06046364087ee6df50a7031979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979">AFIO_MAPR_TIM1_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_Pos)</td></tr>
<tr class="separator:ga53ca0d06046364087ee6df50a7031979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa">AFIO_MAPR_TIM1_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1be8a2b8fa5d1c3c77709c888ce496fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5310bbfe59614b47316009b3aac6519e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5310bbfe59614b47316009b3aac6519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bac7bb0efcfc99b7ee93285212d442f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Pos)</td></tr>
<tr class="separator:ga1bac7bb0efcfc99b7ee93285212d442f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bac7bb0efcfc99b7ee93285212d442f">AFIO_MAPR_TIM1_REMAP_PARTIALREMAP_Msk</a></td></tr>
<tr class="separator:gabf3ca4f106bd35297b1d760b6cbd2408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7577de95c9cd675906d3ce0f57f5f26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab7577de95c9cd675906d3ce0f57f5f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f065b2652a023c940bbc3cf94c963b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM1_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:ga78f065b2652a023c940bbc3cf94c963b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592">AFIO_MAPR_TIM1_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78f065b2652a023c940bbc3cf94c963b">AFIO_MAPR_TIM1_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:gaa097f744cd0b50f5c89f41d05ae36592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d52f430b5f7c9705db4f4b9d875f328"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2d52f430b5f7c9705db4f4b9d875f328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac09d1449c9ea1ca487c0ee049ec7fe1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:gac09d1449c9ea1ca487c0ee049ec7fe1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b">AFIO_MAPR_TIM2_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac09d1449c9ea1ca487c0ee049ec7fe1d">AFIO_MAPR_TIM2_REMAP_Msk</a></td></tr>
<tr class="separator:gaeb47d9a129138a6f5c7fe5a213c52e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5">AFIO_MAPR_TIM2_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:ga7f21bc99a43b999cd3f8c639f13ab1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a712a528988a5b0f5bff444a407553b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b">AFIO_MAPR_TIM2_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_Pos)</td></tr>
<tr class="separator:ga1a712a528988a5b0f5bff444a407553b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1037409791928fe7dcd1e683901edc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc">AFIO_MAPR_TIM2_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga0d1037409791928fe7dcd1e683901edc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cf731e869ccf725e0d279b142776f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga34cf731e869ccf725e0d279b142776f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72d4b3df638c5d8fe16b951a557742c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Pos)</td></tr>
<tr class="separator:gae72d4b3df638c5d8fe16b951a557742c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae72d4b3df638c5d8fe16b951a557742c">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1_Msk</a></td></tr>
<tr class="separator:ga67298a8506ff100041c5a2a8e4d6658a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf12f139c95ea10b6b0863a78aef245"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8cf12f139c95ea10b6b0863a78aef245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d0a3d85f0485ca7cad2ceff5c658d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Pos)</td></tr>
<tr class="separator:ga2d0a3d85f0485ca7cad2ceff5c658d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e2ec28f1d1a368540c5c94515663df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2d0a3d85f0485ca7cad2ceff5c658d87">AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2_Msk</a></td></tr>
<tr class="separator:ga45e2ec28f1d1a368540c5c94515663df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad2f1eb64c27cf5aaf70d6f91b861021"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaad2f1eb64c27cf5aaf70d6f91b861021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90903e2ee8a1704cb5c6204a614455e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM2_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:gaf90903e2ee8a1704cb5c6204a614455e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a4088220b588dea4f70aae5211d6691"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691">AFIO_MAPR_TIM2_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf90903e2ee8a1704cb5c6204a614455e">AFIO_MAPR_TIM2_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:ga5a4088220b588dea4f70aae5211d6691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ff7449a12ab7dbf86e76cb0b4f95eff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9ff7449a12ab7dbf86e76cb0b4f95eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f0541a2a74d4fdecb903eddb5089a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga47f0541a2a74d4fdecb903eddb5089a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c">AFIO_MAPR_TIM3_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47f0541a2a74d4fdecb903eddb5089a1">AFIO_MAPR_TIM3_REMAP_Msk</a></td></tr>
<tr class="separator:ga3ad0b1bfc0ee21ba6cc32116da16368c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0501b9b6b85406a025c404747a1067f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8">AFIO_MAPR_TIM3_REMAP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga0501b9b6b85406a025c404747a1067f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2">AFIO_MAPR_TIM3_REMAP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_Pos)</td></tr>
<tr class="separator:ga6e3eb1d1173f390df521b427d0c54be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ef4aa05c5514947de224ca62a438e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38">AFIO_MAPR_TIM3_REMAP_NOREMAP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8ef4aa05c5514947de224ca62a438e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41c50d423cbf2dc7a6047117453b7f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gae41c50d423cbf2dc7a6047117453b7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcf32ec8559e3541ba8bf5929e4d3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Pos)</td></tr>
<tr class="separator:gaedcf32ec8559e3541ba8bf5929e4d3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf86fec6b88d4db406144faa3eef76c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedcf32ec8559e3541ba8bf5929e4d3ef">AFIO_MAPR_TIM3_REMAP_PARTIALREMAP_Msk</a></td></tr>
<tr class="separator:gafaf86fec6b88d4db406144faa3eef76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a0a6c2ec2a8f128322dbe921f70871b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1a0a6c2ec2a8f128322dbe921f70871b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca6c29b91a0553cb725989bfb963b9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_MAPR_TIM3_REMAP_FULLREMAP_Pos)</td></tr>
<tr class="separator:gaca6c29b91a0553cb725989bfb963b9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236354751e4aaa674e87c886e6bbc71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71">AFIO_MAPR_TIM3_REMAP_FULLREMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca6c29b91a0553cb725989bfb963b9ad">AFIO_MAPR_TIM3_REMAP_FULLREMAP_Msk</a></td></tr>
<tr class="separator:gac236354751e4aaa674e87c886e6bbc71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9275099fc749c1575ad614e39ef4b9e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_PD01_REMAP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9275099fc749c1575ad614e39ef4b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8f5c745fc42e6df5c49594eca11b4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_PD01_REMAP_Pos)</td></tr>
<tr class="separator:ga9a8f5c745fc42e6df5c49594eca11b4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8e420451eba867183a37b1e0f82112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112">AFIO_MAPR_PD01_REMAP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a8f5c745fc42e6df5c49594eca11b4e">AFIO_MAPR_PD01_REMAP_Msk</a></td></tr>
<tr class="separator:ga3b8e420451eba867183a37b1e0f82112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac97add28fb1387d4d3acc805b6bbdbf9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gac97add28fb1387d4d3acc805b6bbdbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c997a67567a035937dc9e5ce6ad9424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:ga0c997a67567a035937dc9e5ce6ad9424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec">AFIO_MAPR_SWJ_CFG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c997a67567a035937dc9e5ce6ad9424">AFIO_MAPR_SWJ_CFG_Msk</a></td></tr>
<tr class="separator:ga1ab89d25a214b239fd90eb466776d4ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172">AFIO_MAPR_SWJ_CFG_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:gaac25c0cecfaaabfb66fd2b3cf0d1d172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16a858449fec652f1d7ed83494e7361"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361">AFIO_MAPR_SWJ_CFG_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:gac16a858449fec652f1d7ed83494e7361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68">AFIO_MAPR_SWJ_CFG_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; AFIO_MAPR_SWJ_CFG_Pos)</td></tr>
<tr class="separator:ga824bd6de9f5032f1f1e3d22ce63e3b68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa25695b91d03cf103d3025d959f466d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8">AFIO_MAPR_SWJ_CFG_RESET</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa25695b91d03cf103d3025d959f466d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b88c3cee44404386c13f650434da7cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga0b88c3cee44404386c13f650434da7cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b92f64a649bc03f5dd38daa52dc065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_NOJNTRST_Pos)</td></tr>
<tr class="separator:gac7b92f64a649bc03f5dd38daa52dc065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b">AFIO_MAPR_SWJ_CFG_NOJNTRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac7b92f64a649bc03f5dd38daa52dc065">AFIO_MAPR_SWJ_CFG_NOJNTRST_Msk</a></td></tr>
<tr class="separator:gaff8c11cc7f50c04dc5f5f4913030d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf815698514cfb929a2cbd212a69fd38e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf815698514cfb929a2cbd212a69fd38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315246856a9975d1bf9478c1650d8e2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Pos)</td></tr>
<tr class="separator:ga315246856a9975d1bf9478c1650d8e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04">AFIO_MAPR_SWJ_CFG_JTAGDISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315246856a9975d1bf9478c1650d8e2d">AFIO_MAPR_SWJ_CFG_JTAGDISABLE_Msk</a></td></tr>
<tr class="separator:gad40f243c5ded60dbba9853f5e3c32e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga611b07669e41c5f04bdf05cf7e269660"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_MAPR_SWJ_CFG_DISABLE_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga611b07669e41c5f04bdf05cf7e269660"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d144d092ea5555e4be7d12b29822e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_MAPR_SWJ_CFG_DISABLE_Pos)</td></tr>
<tr class="separator:ga0d144d092ea5555e4be7d12b29822e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23584e8819d890dc3de4ffa54146898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e">AFIO_MAPR_SWJ_CFG_DISABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d144d092ea5555e4be7d12b29822e90">AFIO_MAPR_SWJ_CFG_DISABLE_Msk</a></td></tr>
<tr class="separator:ga23584e8819d890dc3de4ffa54146898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66f195c4fcc32cc8c60af87ee03aad44"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga66f195c4fcc32cc8c60af87ee03aad44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b23cf676a6b8f351242be80ffc9a2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI0_Pos)</td></tr>
<tr class="separator:ga1b23cf676a6b8f351242be80ffc9a2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d">AFIO_EXTICR1_EXTI0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b23cf676a6b8f351242be80ffc9a2e3">AFIO_EXTICR1_EXTI0_Msk</a></td></tr>
<tr class="separator:ga4a76d7ae8d4926338a6be22ef31b311d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92db0318b6760db880e69ddaffa4bab1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga92db0318b6760db880e69ddaffa4bab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742cb1800b4485a6cbbb55b0f317d3ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI1_Pos)</td></tr>
<tr class="separator:ga742cb1800b4485a6cbbb55b0f317d3ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf">AFIO_EXTICR1_EXTI1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742cb1800b4485a6cbbb55b0f317d3ff">AFIO_EXTICR1_EXTI1_Msk</a></td></tr>
<tr class="separator:gaccbb32b96a712c94b42bce4e6a4ddfcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d14d21cb706753c40f485a7c2ff8884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0d14d21cb706753c40f485a7c2ff8884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd5f4093c9939b867eee45ea7b39690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI2_Pos)</td></tr>
<tr class="separator:ga4cd5f4093c9939b867eee45ea7b39690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539">AFIO_EXTICR1_EXTI2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd5f4093c9939b867eee45ea7b39690">AFIO_EXTICR1_EXTI2_Msk</a></td></tr>
<tr class="separator:gaf3ebc91bd269ac45cb6391187bcf7539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69496454f415ffd58aa59752866a927d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga69496454f415ffd58aa59752866a927d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa635878b391b1f764bf0895584e885a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR1_EXTI3_Pos)</td></tr>
<tr class="separator:gaa635878b391b1f764bf0895584e885a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd03f564c8f57caf98c316539fc0417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417">AFIO_EXTICR1_EXTI3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa635878b391b1f764bf0895584e885a9">AFIO_EXTICR1_EXTI3_Msk</a></td></tr>
<tr class="separator:gabfd03f564c8f57caf98c316539fc0417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4">AFIO_EXTICR1_EXTI0_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gadabd0f90ffee34a14d6a1f000ae2eaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9d60b3a18e777ceba1947ec3ea56d39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa9d60b3a18e777ceba1947ec3ea56d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad298bf64d016cf9a6853d55f06891fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PB_Pos)</td></tr>
<tr class="separator:gad298bf64d016cf9a6853d55f06891fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e">AFIO_EXTICR1_EXTI0_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad298bf64d016cf9a6853d55f06891fa5">AFIO_EXTICR1_EXTI0_PB_Msk</a></td></tr>
<tr class="separator:gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63613fc374c1c44610d77422c16c309e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga63613fc374c1c44610d77422c16c309e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a901798ec29954997816994c71b1b75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PC_Pos)</td></tr>
<tr class="separator:ga0a901798ec29954997816994c71b1b75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568">AFIO_EXTICR1_EXTI0_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a901798ec29954997816994c71b1b75">AFIO_EXTICR1_EXTI0_PC_Msk</a></td></tr>
<tr class="separator:ga6bdcac7c0d6ef7acd5f32467fa018568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d40b206e176b0f58b6fa2a8301fecb4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4d40b206e176b0f58b6fa2a8301fecb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc7c26ff63bfbaf304de2ee9d0b901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PD_Pos)</td></tr>
<tr class="separator:gaafc7c26ff63bfbaf304de2ee9d0b901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92350544b7f821599e31dc8aa559af40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40">AFIO_EXTICR1_EXTI0_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafc7c26ff63bfbaf304de2ee9d0b901d">AFIO_EXTICR1_EXTI0_PD_Msk</a></td></tr>
<tr class="separator:ga92350544b7f821599e31dc8aa559af40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91728ab9153cce3544dcd07e06560f00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91728ab9153cce3544dcd07e06560f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae59735b5d1e87fd23d740d6ea1089c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI0_PE_Pos)</td></tr>
<tr class="separator:gae59735b5d1e87fd23d740d6ea1089c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc">AFIO_EXTICR1_EXTI0_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae59735b5d1e87fd23d740d6ea1089c1c">AFIO_EXTICR1_EXTI0_PE_Msk</a></td></tr>
<tr class="separator:ga05586b1f5c510dd5a49b84d1826582dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aa629e19a4168bcad16678f7ea4023e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0aa629e19a4168bcad16678f7ea4023e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c35ea5a551aee1c9d6712bbf910d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI0_PF_Pos)</td></tr>
<tr class="separator:gaeca6c35ea5a551aee1c9d6712bbf910d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0">AFIO_EXTICR1_EXTI0_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c35ea5a551aee1c9d6712bbf910d">AFIO_EXTICR1_EXTI0_PF_Msk</a></td></tr>
<tr class="separator:ga28d9081b7bdfa6201f4325f9378816f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f948bf6b00c6a0c0733adafe38f5399"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI0_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7f948bf6b00c6a0c0733adafe38f5399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5de01a2a5ef809fd6425960dc5bce4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI0_PG_Pos)</td></tr>
<tr class="separator:ga5de01a2a5ef809fd6425960dc5bce4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5">AFIO_EXTICR1_EXTI0_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5de01a2a5ef809fd6425960dc5bce4b2">AFIO_EXTICR1_EXTI0_PG_Msk</a></td></tr>
<tr class="separator:ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4">AFIO_EXTICR1_EXTI1_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab3a7d9c289eaf89afa117634e212cfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2c8d8c22618f5627d089bc85d792d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9d2c8d8c22618f5627d089bc85d792d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0875047113c271fa919a1a6a655e3259"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PB_Pos)</td></tr>
<tr class="separator:ga0875047113c271fa919a1a6a655e3259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6">AFIO_EXTICR1_EXTI1_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0875047113c271fa919a1a6a655e3259">AFIO_EXTICR1_EXTI1_PB_Msk</a></td></tr>
<tr class="separator:gafcca06b23b4ec1fdb91a45cc873becc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a49fbc31b766c902477c44dfa3c5bf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga38a49fbc31b766c902477c44dfa3c5bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf758f31066fb7c89404dd476e676f9c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PC_Pos)</td></tr>
<tr class="separator:gaf758f31066fb7c89404dd476e676f9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65af4023576cc741299122a64ae1b383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383">AFIO_EXTICR1_EXTI1_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf758f31066fb7c89404dd476e676f9c0">AFIO_EXTICR1_EXTI1_PC_Msk</a></td></tr>
<tr class="separator:ga65af4023576cc741299122a64ae1b383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213b1ebb185bcf6031589385c9446453"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga213b1ebb185bcf6031589385c9446453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4d2f3e5f3f29b151e6cf182d927e688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PD_Pos)</td></tr>
<tr class="separator:gae4d2f3e5f3f29b151e6cf182d927e688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb">AFIO_EXTICR1_EXTI1_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4d2f3e5f3f29b151e6cf182d927e688">AFIO_EXTICR1_EXTI1_PD_Msk</a></td></tr>
<tr class="separator:ga15bf0d1d0725edac1ad4eb396e6175bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de91722e14391fed619fa1f2b7db957"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8de91722e14391fed619fa1f2b7db957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8037b9f0944349ab66effe81e7334f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI1_PE_Pos)</td></tr>
<tr class="separator:gae8037b9f0944349ab66effe81e7334f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f">AFIO_EXTICR1_EXTI1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8037b9f0944349ab66effe81e7334f2">AFIO_EXTICR1_EXTI1_PE_Msk</a></td></tr>
<tr class="separator:ga3fe1509dc09a6f87fb35b4373749a98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99e2a939238b0277aad30a06e1c1b542"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga99e2a939238b0277aad30a06e1c1b542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0e1f3b334667b9672569ef1258e0941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI1_PF_Pos)</td></tr>
<tr class="separator:gae0e1f3b334667b9672569ef1258e0941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga011af6e4d078b341cf9e0a449a363a50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50">AFIO_EXTICR1_EXTI1_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae0e1f3b334667b9672569ef1258e0941">AFIO_EXTICR1_EXTI1_PF_Msk</a></td></tr>
<tr class="separator:ga011af6e4d078b341cf9e0a449a363a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf436d79ee1c65bd3a2d4d49f3d7a3aab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI1_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf436d79ee1c65bd3a2d4d49f3d7a3aab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa9b0e2bd7db52fb393fbd768506126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI1_PG_Pos)</td></tr>
<tr class="separator:ga9aa9b0e2bd7db52fb393fbd768506126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84f332aaa2762958523d2bfa143692f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f">AFIO_EXTICR1_EXTI1_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9aa9b0e2bd7db52fb393fbd768506126">AFIO_EXTICR1_EXTI1_PG_Msk</a></td></tr>
<tr class="separator:gac84f332aaa2762958523d2bfa143692f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e">AFIO_EXTICR1_EXTI2_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga5d7b7b9307dea62bace42fe51133ca7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga643ff4925a16686c630b299bfbd1d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga643ff4925a16686c630b299bfbd1d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eaf691e472e48f707da6680fc54aa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PB_Pos)</td></tr>
<tr class="separator:ga3eaf691e472e48f707da6680fc54aa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad510aa89b9819d17e63b7573fc4aa646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646">AFIO_EXTICR1_EXTI2_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3eaf691e472e48f707da6680fc54aa44">AFIO_EXTICR1_EXTI2_PB_Msk</a></td></tr>
<tr class="separator:gad510aa89b9819d17e63b7573fc4aa646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7ffdb543ff69bfb082729e5941bd9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gacf7ffdb543ff69bfb082729e5941bd9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c092e717aa3a2933ea0755bb0d871e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PC_Pos)</td></tr>
<tr class="separator:gaa6c092e717aa3a2933ea0755bb0d871e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86">AFIO_EXTICR1_EXTI2_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6c092e717aa3a2933ea0755bb0d871e">AFIO_EXTICR1_EXTI2_PC_Msk</a></td></tr>
<tr class="separator:gaf344e3fb3d2317acb4605eb26fc01a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b5bc8cc57a51a47807eabe1bbd3a4af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1b5bc8cc57a51a47807eabe1bbd3a4af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad923f79daaceb442228f3195bc6b32f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PD_Pos)</td></tr>
<tr class="separator:gad923f79daaceb442228f3195bc6b32f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80da160b943d018c9dc1116d372ebce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce">AFIO_EXTICR1_EXTI2_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad923f79daaceb442228f3195bc6b32f5">AFIO_EXTICR1_EXTI2_PD_Msk</a></td></tr>
<tr class="separator:gac80da160b943d018c9dc1116d372ebce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d96c84faf235ec5028d4d0a30bebee0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9d96c84faf235ec5028d4d0a30bebee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18e4c72503f5cb966329d8e78a76f492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI2_PE_Pos)</td></tr>
<tr class="separator:ga18e4c72503f5cb966329d8e78a76f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0e6550f443ec1bbd9692626635880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880">AFIO_EXTICR1_EXTI2_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18e4c72503f5cb966329d8e78a76f492">AFIO_EXTICR1_EXTI2_PE_Msk</a></td></tr>
<tr class="separator:ga15e0e6550f443ec1bbd9692626635880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd3ecb9891d8b250bd8a54b8909974e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga9fd3ecb9891d8b250bd8a54b8909974e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga108aa71de3d88d8635b68dda490eae35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI2_PF_Pos)</td></tr>
<tr class="separator:ga108aa71de3d88d8635b68dda490eae35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae082912de2c081a8c32324b2ef4658d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8">AFIO_EXTICR1_EXTI2_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga108aa71de3d88d8635b68dda490eae35">AFIO_EXTICR1_EXTI2_PF_Msk</a></td></tr>
<tr class="separator:gae082912de2c081a8c32324b2ef4658d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade233423cf8f1d20892bcf7531b9f7c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI2_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gade233423cf8f1d20892bcf7531b9f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI2_PG_Pos)</td></tr>
<tr class="separator:ga3b3b0f2dd7ed1e578f47a15a4a9e04f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6">AFIO_EXTICR1_EXTI2_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b3b0f2dd7ed1e578f47a15a4a9e04f5">AFIO_EXTICR1_EXTI2_PG_Msk</a></td></tr>
<tr class="separator:ga77b87e4b3280d7a7d4c462adafedfcd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5">AFIO_EXTICR1_EXTI3_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga997512c89370ea344a2bcd5c93bd58f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f9c895dc6fd86c759b48cc37377348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad5f9c895dc6fd86c759b48cc37377348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeffa9f8f90cefb843aa9ff30c4357b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PB_Pos)</td></tr>
<tr class="separator:gaeffa9f8f90cefb843aa9ff30c4357b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29af6af53fe4ef204e27297b01f67c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2">AFIO_EXTICR1_EXTI3_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeffa9f8f90cefb843aa9ff30c4357b7d">AFIO_EXTICR1_EXTI3_PB_Msk</a></td></tr>
<tr class="separator:gac29af6af53fe4ef204e27297b01f67c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef24217d4eb2a07cdfb0638a6e442af8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaef24217d4eb2a07cdfb0638a6e442af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc218e6c1e2d3fc9811ed8207908be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PC_Pos)</td></tr>
<tr class="separator:gabcc218e6c1e2d3fc9811ed8207908be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e">AFIO_EXTICR1_EXTI3_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabcc218e6c1e2d3fc9811ed8207908be9">AFIO_EXTICR1_EXTI3_PC_Msk</a></td></tr>
<tr class="separator:ga4debafaa8694c4065cd9e24a248cb52e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac1e0fb37e43a61fb0620365a4317bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaeac1e0fb37e43a61fb0620365a4317bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc2c9b8150b2fead53944141db9b8f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PD_Pos)</td></tr>
<tr class="separator:gadc2c9b8150b2fead53944141db9b8f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9452bca38bfe641a4fc2050b617671eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb">AFIO_EXTICR1_EXTI3_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc2c9b8150b2fead53944141db9b8f0c">AFIO_EXTICR1_EXTI3_PD_Msk</a></td></tr>
<tr class="separator:ga9452bca38bfe641a4fc2050b617671eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14543e44e185c1821ad83aaf119af04c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga14543e44e185c1821ad83aaf119af04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e80f710c97c576345e314d74e3f2031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR1_EXTI3_PE_Pos)</td></tr>
<tr class="separator:ga5e80f710c97c576345e314d74e3f2031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e651df29896772fe9f3853489ee6f2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a">AFIO_EXTICR1_EXTI3_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e80f710c97c576345e314d74e3f2031">AFIO_EXTICR1_EXTI3_PE_Msk</a></td></tr>
<tr class="separator:ga5e651df29896772fe9f3853489ee6f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2405a229caf831e4eafa9629e98f8805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2405a229caf831e4eafa9629e98f8805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249503810d76a4b81d9a4094382b9eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR1_EXTI3_PF_Pos)</td></tr>
<tr class="separator:ga249503810d76a4b81d9a4094382b9eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad">AFIO_EXTICR1_EXTI3_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga249503810d76a4b81d9a4094382b9eec">AFIO_EXTICR1_EXTI3_PF_Msk</a></td></tr>
<tr class="separator:gad54b3ead5fdcdfaa75a70ddd75de76ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb8cbf57d9b9f6f6653cb55b2ce4fea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR1_EXTI3_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0fb8cbf57d9b9f6f6653cb55b2ce4fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef1c17918a05efacfb1f95c6bebf520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR1_EXTI3_PG_Pos)</td></tr>
<tr class="separator:ga2ef1c17918a05efacfb1f95c6bebf520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2">AFIO_EXTICR1_EXTI3_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ef1c17918a05efacfb1f95c6bebf520">AFIO_EXTICR1_EXTI3_PG_Msk</a></td></tr>
<tr class="separator:ga238ec09330b1f3f3413cd94799fe01c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeac5ad1188162a8f788eed73bd60bd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeac5ad1188162a8f788eed73bd60bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace5bcfaa995e08d1d540483d0abc7f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI4_Pos)</td></tr>
<tr class="separator:gace5bcfaa995e08d1d540483d0abc7f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c">AFIO_EXTICR2_EXTI4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace5bcfaa995e08d1d540483d0abc7f90">AFIO_EXTICR2_EXTI4_Msk</a></td></tr>
<tr class="separator:ga33b4ac98df898c047cf7f7bba7345c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0106096d7b319f1b4b5e7ea595de9be3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0106096d7b319f1b4b5e7ea595de9be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0426889a62f79f7debe250dbdbae0902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI5_Pos)</td></tr>
<tr class="separator:ga0426889a62f79f7debe250dbdbae0902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9377dc8598bf60ee3380119c290434a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a">AFIO_EXTICR2_EXTI5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0426889a62f79f7debe250dbdbae0902">AFIO_EXTICR2_EXTI5_Msk</a></td></tr>
<tr class="separator:gad9377dc8598bf60ee3380119c290434a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92f3825a554ddb9578b0f7598bac52c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad92f3825a554ddb9578b0f7598bac52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a7b2cadda6a000797fd7f3dd8d57e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI6_Pos)</td></tr>
<tr class="separator:gaa2a7b2cadda6a000797fd7f3dd8d57e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b">AFIO_EXTICR2_EXTI6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2a7b2cadda6a000797fd7f3dd8d57e2">AFIO_EXTICR2_EXTI6_Msk</a></td></tr>
<tr class="separator:ga7317f7e229e75fef4e83e4c22c43909b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62338600de937e79f509bb5631f065d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga62338600de937e79f509bb5631f065d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243f3289554f032bcc00baf2708cf753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR2_EXTI7_Pos)</td></tr>
<tr class="separator:ga243f3289554f032bcc00baf2708cf753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0">AFIO_EXTICR2_EXTI7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga243f3289554f032bcc00baf2708cf753">AFIO_EXTICR2_EXTI7_Msk</a></td></tr>
<tr class="separator:ga212e4d4cfe884b2c8ccffb6078252cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e">AFIO_EXTICR2_EXTI4_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae09cf2c0e2b506bdd041f55bdb40b21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4e3de2db370453a22a2c2e5e0615659"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab4e3de2db370453a22a2c2e5e0615659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa789c68ab8141920a65dfcbba471a75e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PB_Pos)</td></tr>
<tr class="separator:gaa789c68ab8141920a65dfcbba471a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5389cf9203b09f15d3b849d722285172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172">AFIO_EXTICR2_EXTI4_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa789c68ab8141920a65dfcbba471a75e">AFIO_EXTICR2_EXTI4_PB_Msk</a></td></tr>
<tr class="separator:ga5389cf9203b09f15d3b849d722285172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga229b8f7f3459c6b38ab094b4c4e224a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga229b8f7f3459c6b38ab094b4c4e224a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga466ab3668f2527ee772be15ff604e947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PC_Pos)</td></tr>
<tr class="separator:ga466ab3668f2527ee772be15ff604e947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6865341c5319938ce60eac3333799f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a">AFIO_EXTICR2_EXTI4_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga466ab3668f2527ee772be15ff604e947">AFIO_EXTICR2_EXTI4_PC_Msk</a></td></tr>
<tr class="separator:ga6865341c5319938ce60eac3333799f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c6cd810f1acfd3aab8bf83fb8e324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac73c6cd810f1acfd3aab8bf83fb8e324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f721c2f8199e3c2c481ddd5efa31ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PD_Pos)</td></tr>
<tr class="separator:ga5f721c2f8199e3c2c481ddd5efa31ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d">AFIO_EXTICR2_EXTI4_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5f721c2f8199e3c2c481ddd5efa31ad2">AFIO_EXTICR2_EXTI4_PD_Msk</a></td></tr>
<tr class="separator:gad10a38a25ea2f1c66a620faf5c1a838d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26398fc0c904c3b666d5e17d687e40a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga26398fc0c904c3b666d5e17d687e40a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad714dd15bf467db9d75e2c0778c21cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI4_PE_Pos)</td></tr>
<tr class="separator:gad714dd15bf467db9d75e2c0778c21cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e">AFIO_EXTICR2_EXTI4_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad714dd15bf467db9d75e2c0778c21cb5">AFIO_EXTICR2_EXTI4_PE_Msk</a></td></tr>
<tr class="separator:gaa0f754184b299727c682ebee9f1fbe1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b29aaebb7e7c9bfbce91a234951d406"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b29aaebb7e7c9bfbce91a234951d406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cc0ee606164cc0cc5a95a95ebcda03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI4_PF_Pos)</td></tr>
<tr class="separator:ga82cc0ee606164cc0cc5a95a95ebcda03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060cdc770e394f184301ce634a8f640d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d">AFIO_EXTICR2_EXTI4_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82cc0ee606164cc0cc5a95a95ebcda03">AFIO_EXTICR2_EXTI4_PF_Msk</a></td></tr>
<tr class="separator:ga060cdc770e394f184301ce634a8f640d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5358f78dbb0bc8834752fb2f0d025c20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI4_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5358f78dbb0bc8834752fb2f0d025c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedc41f95050dcbf5736f4913ad11effd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI4_PG_Pos)</td></tr>
<tr class="separator:gaedc41f95050dcbf5736f4913ad11effd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be03ef7c34728481526524399c98b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a">AFIO_EXTICR2_EXTI4_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedc41f95050dcbf5736f4913ad11effd">AFIO_EXTICR2_EXTI4_PG_Msk</a></td></tr>
<tr class="separator:ga1be03ef7c34728481526524399c98b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc989656f3311661f081e3b64ce97300"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300">AFIO_EXTICR2_EXTI5_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gadc989656f3311661f081e3b64ce97300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6ef405f37a3b2163037d448fc753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gacadc6ef405f37a3b2163037d448fc753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6940fefde7e096cfd2180f4fc8a256"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PB_Pos)</td></tr>
<tr class="separator:ga9f6940fefde7e096cfd2180f4fc8a256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga413820e35ed4ee872607877ad95677cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb">AFIO_EXTICR2_EXTI5_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6940fefde7e096cfd2180f4fc8a256">AFIO_EXTICR2_EXTI5_PB_Msk</a></td></tr>
<tr class="separator:ga413820e35ed4ee872607877ad95677cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4fef0c3e67aff0e6620f1dedcb0742"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafc4fef0c3e67aff0e6620f1dedcb0742"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77c39e874901a606dbe325952187266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PC_Pos)</td></tr>
<tr class="separator:gaa77c39e874901a606dbe325952187266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7865926d5956e9475cc0c066b04422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422">AFIO_EXTICR2_EXTI5_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77c39e874901a606dbe325952187266">AFIO_EXTICR2_EXTI5_PC_Msk</a></td></tr>
<tr class="separator:gabf7865926d5956e9475cc0c066b04422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9793ac51624e75a6122a6d4e82f716d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9793ac51624e75a6122a6d4e82f716d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2d57234616b6b2c411e7ac439a6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PD_Pos)</td></tr>
<tr class="separator:ga9b2d57234616b6b2c411e7ac439a6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e">AFIO_EXTICR2_EXTI5_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d57234616b6b2c411e7ac439a6343">AFIO_EXTICR2_EXTI5_PD_Msk</a></td></tr>
<tr class="separator:ga4f6c7510dab484cee8fbff2706b1f71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf6ba70f5fcb859d99289cb1798d984"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8cf6ba70f5fcb859d99289cb1798d984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83975441bb5b69ebb02684452321723a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI5_PE_Pos)</td></tr>
<tr class="separator:ga83975441bb5b69ebb02684452321723a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefc651261fc971d87182091bafd6e58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58">AFIO_EXTICR2_EXTI5_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83975441bb5b69ebb02684452321723a">AFIO_EXTICR2_EXTI5_PE_Msk</a></td></tr>
<tr class="separator:gadefc651261fc971d87182091bafd6e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga249a464d63d05622a0de07de59054805"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga249a464d63d05622a0de07de59054805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a503bcf2c83eae2b46d501190f15ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI5_PF_Pos)</td></tr>
<tr class="separator:ga4a503bcf2c83eae2b46d501190f15ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64326ef24af7db6c187ac94c42815a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9">AFIO_EXTICR2_EXTI5_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4a503bcf2c83eae2b46d501190f15ee5">AFIO_EXTICR2_EXTI5_PF_Msk</a></td></tr>
<tr class="separator:gac64326ef24af7db6c187ac94c42815a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf148bccb8add38af330b50051544da2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI5_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf148bccb8add38af330b50051544da2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d75774f8e0ed76cac3b7247b87336c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI5_PG_Pos)</td></tr>
<tr class="separator:ga40d75774f8e0ed76cac3b7247b87336c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f0f00e4481514764ac4184c60cea0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c">AFIO_EXTICR2_EXTI5_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d75774f8e0ed76cac3b7247b87336c">AFIO_EXTICR2_EXTI5_PG_Msk</a></td></tr>
<tr class="separator:ga19f0f00e4481514764ac4184c60cea0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e">AFIO_EXTICR2_EXTI6_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga972dc06c372f38c996d93ef7a1c1f85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2631257725c5b4e5d7132f8a24b085d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2631257725c5b4e5d7132f8a24b085d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3e0c9b5dd1f448427334fd21e1e573b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PB_Pos)</td></tr>
<tr class="separator:gaa3e0c9b5dd1f448427334fd21e1e573b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716">AFIO_EXTICR2_EXTI6_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3e0c9b5dd1f448427334fd21e1e573b">AFIO_EXTICR2_EXTI6_PB_Msk</a></td></tr>
<tr class="separator:gaf2995275d7c77d46e8bd137aa82ef716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eb42978d83ce5bfd3db7e9f2100b27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga33eb42978d83ce5bfd3db7e9f2100b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fb736c6d048c77c3a6759a129f3dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PC_Pos)</td></tr>
<tr class="separator:ga24fb736c6d048c77c3a6759a129f3dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b">AFIO_EXTICR2_EXTI6_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga24fb736c6d048c77c3a6759a129f3dde">AFIO_EXTICR2_EXTI6_PC_Msk</a></td></tr>
<tr class="separator:ga5a8ed5d0e9e0fcc0338df5a67917b63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5480fba8169059b8e6395a1f6b377c7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5480fba8169059b8e6395a1f6b377c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84ee87aa08173333ca959a76c5a48e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PD_Pos)</td></tr>
<tr class="separator:ga84ee87aa08173333ca959a76c5a48e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72">AFIO_EXTICR2_EXTI6_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84ee87aa08173333ca959a76c5a48e94">AFIO_EXTICR2_EXTI6_PD_Msk</a></td></tr>
<tr class="separator:ga7821358b1f796f98cbbe50a65bca0f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b83e0d11d657f2135a8cf6373459af2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2b83e0d11d657f2135a8cf6373459af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae45db80e5d448abf2d75c5ab629b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI6_PE_Pos)</td></tr>
<tr class="separator:ga3ae45db80e5d448abf2d75c5ab629b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669">AFIO_EXTICR2_EXTI6_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae45db80e5d448abf2d75c5ab629b53">AFIO_EXTICR2_EXTI6_PE_Msk</a></td></tr>
<tr class="separator:ga93a5b1e7d9deec1a54595a66f7af3669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa325625bbb849e444b8149917597941"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaa325625bbb849e444b8149917597941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ea50d33aaeb29f6f04d15c61ac6455d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI6_PF_Pos)</td></tr>
<tr class="separator:ga0ea50d33aaeb29f6f04d15c61ac6455d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75490e845a33ab81645bc1806e3c68d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9">AFIO_EXTICR2_EXTI6_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ea50d33aaeb29f6f04d15c61ac6455d">AFIO_EXTICR2_EXTI6_PF_Msk</a></td></tr>
<tr class="separator:ga75490e845a33ab81645bc1806e3c68d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca0196bcf9abb71b564d1063399f853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI6_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaaca0196bcf9abb71b564d1063399f853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ce1a1620ad8b8e5e4660f1ca0e7636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI6_PG_Pos)</td></tr>
<tr class="separator:ga36ce1a1620ad8b8e5e4660f1ca0e7636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7">AFIO_EXTICR2_EXTI6_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36ce1a1620ad8b8e5e4660f1ca0e7636">AFIO_EXTICR2_EXTI6_PG_Msk</a></td></tr>
<tr class="separator:gad3f90dbce0f5d20e2649a1cbdab95ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405">AFIO_EXTICR2_EXTI7_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2d447f7884e518e9d7799ad2d6d55405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8977449d531f2f5897f1eafc389168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f8977449d531f2f5897f1eafc389168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7944c7056aef0213f8f31bf7350e5e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PB_Pos)</td></tr>
<tr class="separator:ga7944c7056aef0213f8f31bf7350e5e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1080e69a26838459bb949862d4ae79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79">AFIO_EXTICR2_EXTI7_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7944c7056aef0213f8f31bf7350e5e11">AFIO_EXTICR2_EXTI7_PB_Msk</a></td></tr>
<tr class="separator:gadc1080e69a26838459bb949862d4ae79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88007cbd4d3638ef4e30ce60d8557eb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga88007cbd4d3638ef4e30ce60d8557eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097abe481073659e473c1d2e8b4403fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PC_Pos)</td></tr>
<tr class="separator:ga097abe481073659e473c1d2e8b4403fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e">AFIO_EXTICR2_EXTI7_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga097abe481073659e473c1d2e8b4403fd">AFIO_EXTICR2_EXTI7_PC_Msk</a></td></tr>
<tr class="separator:gae15ae0750d0d996c309c2c5e25dd6f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3221eccedbde287051d7dd1f2591191"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad3221eccedbde287051d7dd1f2591191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga509aa47669322c61511e97b703c00c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PD_Pos)</td></tr>
<tr class="separator:ga509aa47669322c61511e97b703c00c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769">AFIO_EXTICR2_EXTI7_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga509aa47669322c61511e97b703c00c71">AFIO_EXTICR2_EXTI7_PD_Msk</a></td></tr>
<tr class="separator:ga38c86aa9bd6e7c670e691a6ca43da769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326a3fa2b581c4b0d2d1e29a3363aa52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga326a3fa2b581c4b0d2d1e29a3363aa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf424a0ecbb1e87f2a4da18ccfbb2044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR2_EXTI7_PE_Pos)</td></tr>
<tr class="separator:gaf424a0ecbb1e87f2a4da18ccfbb2044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e713516450ef91615f044070000cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5">AFIO_EXTICR2_EXTI7_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf424a0ecbb1e87f2a4da18ccfbb2044b">AFIO_EXTICR2_EXTI7_PE_Msk</a></td></tr>
<tr class="separator:ga11e713516450ef91615f044070000cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a32a2c2203dfb15bac65f256aaf2770"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7a32a2c2203dfb15bac65f256aaf2770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96540cf78c8342b8aa7bf8243b31feb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR2_EXTI7_PF_Pos)</td></tr>
<tr class="separator:ga96540cf78c8342b8aa7bf8243b31feb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02247fbb913c2011b640615fbd40aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02">AFIO_EXTICR2_EXTI7_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96540cf78c8342b8aa7bf8243b31feb8">AFIO_EXTICR2_EXTI7_PF_Msk</a></td></tr>
<tr class="separator:ga02247fbb913c2011b640615fbd40aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b75cb25a23b954e496751f86b2fc3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR2_EXTI7_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga940b75cb25a23b954e496751f86b2fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0fb916e48a9a398c98f04b0716741a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR2_EXTI7_PG_Pos)</td></tr>
<tr class="separator:gaa0fb916e48a9a398c98f04b0716741a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea">AFIO_EXTICR2_EXTI7_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0fb916e48a9a398c98f04b0716741a0">AFIO_EXTICR2_EXTI7_PG_Msk</a></td></tr>
<tr class="separator:gac85a8ce70fcfb95396b4c9b073588dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e272e37ed0411704983207398f4fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadf5e272e37ed0411704983207398f4fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a5d046954f07913fff80f7f91250fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI8_Pos)</td></tr>
<tr class="separator:gab9a5d046954f07913fff80f7f91250fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42">AFIO_EXTICR3_EXTI8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9a5d046954f07913fff80f7f91250fa">AFIO_EXTICR3_EXTI8_Msk</a></td></tr>
<tr class="separator:gad884eb6b39aeaf19ff10cc2a9b797f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfd25ae9294dc36ec972e6c1b731cfa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7dfd25ae9294dc36ec972e6c1b731cfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c85179a344af89f56d52cc073b4417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI9_Pos)</td></tr>
<tr class="separator:ga34c85179a344af89f56d52cc073b4417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee">AFIO_EXTICR3_EXTI9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c85179a344af89f56d52cc073b4417">AFIO_EXTICR3_EXTI9_Msk</a></td></tr>
<tr class="separator:ga3c0d0d9202bb87d664f03fbe6c3c4fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb9e3e7d6cf116eed8851c1d9530e291"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb9e3e7d6cf116eed8851c1d9530e291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d068b7ec76eaa58f2024d2015a9970"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI10_Pos)</td></tr>
<tr class="separator:ga15d068b7ec76eaa58f2024d2015a9970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a">AFIO_EXTICR3_EXTI10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15d068b7ec76eaa58f2024d2015a9970">AFIO_EXTICR3_EXTI10_Msk</a></td></tr>
<tr class="separator:ga92257f1951dcd4c3788e060151fc0f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8c4de75f81639de984a98015473b18"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gade8c4de75f81639de984a98015473b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b37e19c74fe376e13096bdc7f6d1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR3_EXTI11_Pos)</td></tr>
<tr class="separator:ga27b37e19c74fe376e13096bdc7f6d1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2">AFIO_EXTICR3_EXTI11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27b37e19c74fe376e13096bdc7f6d1d9">AFIO_EXTICR3_EXTI11_Msk</a></td></tr>
<tr class="separator:ga1a093114602f8b27cf3a8ad641d1c7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8">AFIO_EXTICR3_EXTI8_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga526d9d45feb9aac4b24f1d59fa4c5ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb03f7588cf5aafbf4af897d8ec3e58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5fb03f7588cf5aafbf4af897d8ec3e58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9644fb8e8288bc9b645f86c36364fc6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PB_Pos)</td></tr>
<tr class="separator:ga9644fb8e8288bc9b645f86c36364fc6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45c438d1e706eb5b3ae511bea340be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86">AFIO_EXTICR3_EXTI8_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9644fb8e8288bc9b645f86c36364fc6b">AFIO_EXTICR3_EXTI8_PB_Msk</a></td></tr>
<tr class="separator:ga45c438d1e706eb5b3ae511bea340be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe6c8b6e7732f9f934c75eb5d8c20c00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe6c8b6e7732f9f934c75eb5d8c20c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eeff72f50651968d5b49af9f3b91e45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PC_Pos)</td></tr>
<tr class="separator:ga4eeff72f50651968d5b49af9f3b91e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365">AFIO_EXTICR3_EXTI8_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4eeff72f50651968d5b49af9f3b91e45">AFIO_EXTICR3_EXTI8_PC_Msk</a></td></tr>
<tr class="separator:gac883bc8858f41cb30b4f3e21e7a57365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2827297ae52d446c2b450b33047276"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2a2827297ae52d446c2b450b33047276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a1ba3fb99aab161d0994a04e986e74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PD_Pos)</td></tr>
<tr class="separator:ga3a1ba3fb99aab161d0994a04e986e74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48">AFIO_EXTICR3_EXTI8_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a1ba3fb99aab161d0994a04e986e74d">AFIO_EXTICR3_EXTI8_PD_Msk</a></td></tr>
<tr class="separator:gaf9309b5f34e93238a0e581dbfdca8e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd0613bb3cfe11365a9c12329b1942f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacfd0613bb3cfe11365a9c12329b1942f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad32317e9dd7dbf35b486600f7a8128a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI8_PE_Pos)</td></tr>
<tr class="separator:gad32317e9dd7dbf35b486600f7a8128a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208">AFIO_EXTICR3_EXTI8_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad32317e9dd7dbf35b486600f7a8128a5">AFIO_EXTICR3_EXTI8_PE_Msk</a></td></tr>
<tr class="separator:gae5f4de9204eef03aaf55b51fbdb0b208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf915dd97c13940f7e4abbf805ae85752"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf915dd97c13940f7e4abbf805ae85752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3df71df88790842fd2a9aee447b74e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI8_PF_Pos)</td></tr>
<tr class="separator:gad3df71df88790842fd2a9aee447b74e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9">AFIO_EXTICR3_EXTI8_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3df71df88790842fd2a9aee447b74e8">AFIO_EXTICR3_EXTI8_PF_Msk</a></td></tr>
<tr class="separator:gaf1e38476095ce5f28c2915d6b9094dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9343f17bbcbeb38c7f3d40d428292847"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI8_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9343f17bbcbeb38c7f3d40d428292847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab341cdd456a29c4806d961d309a1289b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI8_PG_Pos)</td></tr>
<tr class="separator:gab341cdd456a29c4806d961d309a1289b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607">AFIO_EXTICR3_EXTI8_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab341cdd456a29c4806d961d309a1289b">AFIO_EXTICR3_EXTI8_PG_Msk</a></td></tr>
<tr class="separator:ga17aca2794a6b4e5de3d611c1fa56f607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b">AFIO_EXTICR3_EXTI9_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gafb41e2364549947ff3cc5dbabbb44b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2084de8bbf16b8e93f3477a57e7b985b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga2084de8bbf16b8e93f3477a57e7b985b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0544a02084fe4784a48267405717a071"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PB_Pos)</td></tr>
<tr class="separator:ga0544a02084fe4784a48267405717a071"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464">AFIO_EXTICR3_EXTI9_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0544a02084fe4784a48267405717a071">AFIO_EXTICR3_EXTI9_PB_Msk</a></td></tr>
<tr class="separator:gaca9f3a38dac41c2f33267f1e7d4c6464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b061123d7325af986de8f63b0f0bac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga76b061123d7325af986de8f63b0f0bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bf199dd61405446480dcdfe264404d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PC_Pos)</td></tr>
<tr class="separator:ga03bf199dd61405446480dcdfe264404d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6">AFIO_EXTICR3_EXTI9_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bf199dd61405446480dcdfe264404d">AFIO_EXTICR3_EXTI9_PC_Msk</a></td></tr>
<tr class="separator:ga3b24f72385c49b4660b8ace02ed1ebb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eed784bce28a7dfaac97155015e57ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5eed784bce28a7dfaac97155015e57ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87bd12dbba5d23c8498c0f2299a391c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PD_Pos)</td></tr>
<tr class="separator:ga87bd12dbba5d23c8498c0f2299a391c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3171a6649fd87f8b69a7d322862458"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458">AFIO_EXTICR3_EXTI9_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87bd12dbba5d23c8498c0f2299a391c3">AFIO_EXTICR3_EXTI9_PD_Msk</a></td></tr>
<tr class="separator:ga8d3171a6649fd87f8b69a7d322862458"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbb245fa14f8a60c9af12b6fa3c9d97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga9bbb245fa14f8a60c9af12b6fa3c9d97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17b792d1a3ef191ad9d5830521a83109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI9_PE_Pos)</td></tr>
<tr class="separator:ga17b792d1a3ef191ad9d5830521a83109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f">AFIO_EXTICR3_EXTI9_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga17b792d1a3ef191ad9d5830521a83109">AFIO_EXTICR3_EXTI9_PE_Msk</a></td></tr>
<tr class="separator:gafbcff98c1a74db03ae59b55ac23b1f3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d5afb1364db188984c9cbfc76b30f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga47d5afb1364db188984c9cbfc76b30f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13e43fec050e79a56b1c645e9062e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI9_PF_Pos)</td></tr>
<tr class="separator:gad13e43fec050e79a56b1c645e9062e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7">AFIO_EXTICR3_EXTI9_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad13e43fec050e79a56b1c645e9062e65">AFIO_EXTICR3_EXTI9_PF_Msk</a></td></tr>
<tr class="separator:gae0bc2fed193eedf53ae10679366bc0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0457c711e04abecbc824546c6ca3117c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI9_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga0457c711e04abecbc824546c6ca3117c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3f081223a081dc94eafe4599bdc4dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI9_PG_Pos)</td></tr>
<tr class="separator:gae3f081223a081dc94eafe4599bdc4dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192508b7d86b6811f53f19a536c2d12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c">AFIO_EXTICR3_EXTI9_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae3f081223a081dc94eafe4599bdc4dde">AFIO_EXTICR3_EXTI9_PG_Msk</a></td></tr>
<tr class="separator:ga192508b7d86b6811f53f19a536c2d12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27a139540b2db607b4fd61bcba167b1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d">AFIO_EXTICR3_EXTI10_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga27a139540b2db607b4fd61bcba167b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1881dfca6626e6c0705f10c28a47006e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1881dfca6626e6c0705f10c28a47006e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a94f94bd9df8ed5e0d08a07a1bef36b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PB_Pos)</td></tr>
<tr class="separator:ga9a94f94bd9df8ed5e0d08a07a1bef36b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551">AFIO_EXTICR3_EXTI10_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a94f94bd9df8ed5e0d08a07a1bef36b">AFIO_EXTICR3_EXTI10_PB_Msk</a></td></tr>
<tr class="separator:gabaccb0d21cdfac29d44e044f80bfd551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d3ad424e952d18f3fe2a6999dd9cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa3d3ad424e952d18f3fe2a6999dd9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0c8fcf47a7de876a46d875fc0d3dcc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PC_Pos)</td></tr>
<tr class="separator:gab0c8fcf47a7de876a46d875fc0d3dcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c">AFIO_EXTICR3_EXTI10_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0c8fcf47a7de876a46d875fc0d3dcc9">AFIO_EXTICR3_EXTI10_PC_Msk</a></td></tr>
<tr class="separator:ga82d32aa776a2a0610d06ea925f083f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d23d59cd4e4d9290961ded726f0eab6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga7d23d59cd4e4d9290961ded726f0eab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574820c1cb07324b7a16fcd550661754"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PD_Pos)</td></tr>
<tr class="separator:ga574820c1cb07324b7a16fcd550661754"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24">AFIO_EXTICR3_EXTI10_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574820c1cb07324b7a16fcd550661754">AFIO_EXTICR3_EXTI10_PD_Msk</a></td></tr>
<tr class="separator:ga793a4b7d1f5ca55e1cc58385c6dc6e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d9e0e340fe87f79a071422c459e87a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga28d9e0e340fe87f79a071422c459e87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf5e4811f1bf60a41badf8ee43c7df7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI10_PE_Pos)</td></tr>
<tr class="separator:gadf5e4811f1bf60a41badf8ee43c7df7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5">AFIO_EXTICR3_EXTI10_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf5e4811f1bf60a41badf8ee43c7df7d">AFIO_EXTICR3_EXTI10_PE_Msk</a></td></tr>
<tr class="separator:ga96ff27d348b606c08277c7ac8f382fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b69671a103eeb7309539425bf4dd97"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga20b69671a103eeb7309539425bf4dd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90108019822d08f65c939f9017b56a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI10_PF_Pos)</td></tr>
<tr class="separator:ga90108019822d08f65c939f9017b56a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab734158e98246df055e1a5dbaffe7059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059">AFIO_EXTICR3_EXTI10_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga90108019822d08f65c939f9017b56a0c">AFIO_EXTICR3_EXTI10_PF_Msk</a></td></tr>
<tr class="separator:gab734158e98246df055e1a5dbaffe7059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7ce732ea274f55101ce65657eca32f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI10_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa7ce732ea274f55101ce65657eca32f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e48e7834bd876e1dc1b2f986178151"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI10_PG_Pos)</td></tr>
<tr class="separator:ga22e48e7834bd876e1dc1b2f986178151"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858b106b9e67f1c59c96259a5973f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f">AFIO_EXTICR3_EXTI10_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22e48e7834bd876e1dc1b2f986178151">AFIO_EXTICR3_EXTI10_PG_Msk</a></td></tr>
<tr class="separator:ga858b106b9e67f1c59c96259a5973f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435">AFIO_EXTICR3_EXTI11_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga113fe92dc8f073fc04f6ba13fcccc435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20cb77cd70d2efbcec4f147a3bf90deb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga20cb77cd70d2efbcec4f147a3bf90deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0180d73b4d054b4ece4c6d40b48685df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PB_Pos)</td></tr>
<tr class="separator:ga0180d73b4d054b4ece4c6d40b48685df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa">AFIO_EXTICR3_EXTI11_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0180d73b4d054b4ece4c6d40b48685df">AFIO_EXTICR3_EXTI11_PB_Msk</a></td></tr>
<tr class="separator:ga68ced8ddefa2584cb540197a681ae3aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2810c4520498d06d3de86509375aa778"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2810c4520498d06d3de86509375aa778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15101581868c3d4ca67ca3e53bc1dc30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PC_Pos)</td></tr>
<tr class="separator:ga15101581868c3d4ca67ca3e53bc1dc30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0b957f573e9058d46707823f76544b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b">AFIO_EXTICR3_EXTI11_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15101581868c3d4ca67ca3e53bc1dc30">AFIO_EXTICR3_EXTI11_PC_Msk</a></td></tr>
<tr class="separator:gadb0b957f573e9058d46707823f76544b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa53d65c5fc28553ebc5a978144bbdfd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa53d65c5fc28553ebc5a978144bbdfd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5532e5961d53180c65ecc70e80b6397c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PD_Pos)</td></tr>
<tr class="separator:ga5532e5961d53180c65ecc70e80b6397c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2efedaa9393277d5bc9b0819081089f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f">AFIO_EXTICR3_EXTI11_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5532e5961d53180c65ecc70e80b6397c">AFIO_EXTICR3_EXTI11_PD_Msk</a></td></tr>
<tr class="separator:gac2efedaa9393277d5bc9b0819081089f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b67f3be818b6c30311f86511c3f2dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab7b67f3be818b6c30311f86511c3f2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03714bafd92f04c89e6fc03a6511684f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR3_EXTI11_PE_Pos)</td></tr>
<tr class="separator:ga03714bafd92f04c89e6fc03a6511684f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07">AFIO_EXTICR3_EXTI11_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03714bafd92f04c89e6fc03a6511684f">AFIO_EXTICR3_EXTI11_PE_Msk</a></td></tr>
<tr class="separator:gaac39cba62bb1789a26357c9f2a8ced07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6f85f03cd0db441c985a359484f9729"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa6f85f03cd0db441c985a359484f9729"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga978ee755f6c32c7fa58e3716f34da2e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR3_EXTI11_PF_Pos)</td></tr>
<tr class="separator:ga978ee755f6c32c7fa58e3716f34da2e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74">AFIO_EXTICR3_EXTI11_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga978ee755f6c32c7fa58e3716f34da2e9">AFIO_EXTICR3_EXTI11_PF_Msk</a></td></tr>
<tr class="separator:ga0c64cb7d1d35ed9cca38017c22f11b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c242153bab4f99a1bbb83e02f76b4ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR3_EXTI11_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga8c242153bab4f99a1bbb83e02f76b4ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61f9246abdcec1161d1286d68158a01d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR3_EXTI11_PG_Pos)</td></tr>
<tr class="separator:ga61f9246abdcec1161d1286d68158a01d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6">AFIO_EXTICR3_EXTI11_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga61f9246abdcec1161d1286d68158a01d">AFIO_EXTICR3_EXTI11_PG_Msk</a></td></tr>
<tr class="separator:ga5f8ae9550ea87d19f0a079e97781ede6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga046a262f2d7f29da77c138412c204ecc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga046a262f2d7f29da77c138412c204ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a174623c5939a460537efc47c984cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI12_Pos)</td></tr>
<tr class="separator:ga2a174623c5939a460537efc47c984cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de">AFIO_EXTICR4_EXTI12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a174623c5939a460537efc47c984cd1">AFIO_EXTICR4_EXTI12_Msk</a></td></tr>
<tr class="separator:ga8bf4c6bc347fbcfe165f77022e8f62de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e1cb7da91030cdd0a613d65881df2b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4e1cb7da91030cdd0a613d65881df2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga365e2b7c518c8ae95cbae9a2591f4c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI13_Pos)</td></tr>
<tr class="separator:ga365e2b7c518c8ae95cbae9a2591f4c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2">AFIO_EXTICR4_EXTI13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga365e2b7c518c8ae95cbae9a2591f4c62">AFIO_EXTICR4_EXTI13_Msk</a></td></tr>
<tr class="separator:gae1c3212d1a9bac9406b3f551d1ae11e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b48135309c86d009f94c0d79b0750f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gac9b48135309c86d009f94c0d79b0750f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57625bb6df4f4fa41035bc24966fbe1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI14_Pos)</td></tr>
<tr class="separator:ga57625bb6df4f4fa41035bc24966fbe1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118a1c525ee97874729cf90d6c24bd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88">AFIO_EXTICR4_EXTI14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57625bb6df4f4fa41035bc24966fbe1c">AFIO_EXTICR4_EXTI14_Msk</a></td></tr>
<tr class="separator:ga118a1c525ee97874729cf90d6c24bd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d8ec5c3fde74544944097a1a957ca5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4d8ec5c3fde74544944097a1a957ca5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8629da9086b8d439e84335964dd2167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; AFIO_EXTICR4_EXTI15_Pos)</td></tr>
<tr class="separator:gaf8629da9086b8d439e84335964dd2167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae">AFIO_EXTICR4_EXTI15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf8629da9086b8d439e84335964dd2167">AFIO_EXTICR4_EXTI15_Msk</a></td></tr>
<tr class="separator:ga9915ab8c0c791aa21024509fa2c4dcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab14150cfe378ed40761843c901b55424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424">AFIO_EXTICR4_EXTI12_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gab14150cfe378ed40761843c901b55424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75602e1b4ea8c16dbb7df9fd71694de5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga75602e1b4ea8c16dbb7df9fd71694de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87e2c9ca8c2b3c8679749b7fd5edde3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PB_Pos)</td></tr>
<tr class="separator:ga87e2c9ca8c2b3c8679749b7fd5edde3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b">AFIO_EXTICR4_EXTI12_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87e2c9ca8c2b3c8679749b7fd5edde3b">AFIO_EXTICR4_EXTI12_PB_Msk</a></td></tr>
<tr class="separator:ga0372dff2ea38e52dc120abae0a9f614b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0904e1c8771d2da3799972710a2966"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PC_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga2b0904e1c8771d2da3799972710a2966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e19bea430c420293bd2c4282087881d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PC_Pos)</td></tr>
<tr class="separator:ga7e19bea430c420293bd2c4282087881d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b">AFIO_EXTICR4_EXTI12_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e19bea430c420293bd2c4282087881d">AFIO_EXTICR4_EXTI12_PC_Msk</a></td></tr>
<tr class="separator:ga4e2751b2064faf2a8486dc8ebc3df06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7113454876e211192d3b18d70857bdd3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7113454876e211192d3b18d70857bdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52db843f810202092f1b098b1a22de13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PD_Pos)</td></tr>
<tr class="separator:ga52db843f810202092f1b098b1a22de13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac49a8808676089ab81b76917fbdb83e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2">AFIO_EXTICR4_EXTI12_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52db843f810202092f1b098b1a22de13">AFIO_EXTICR4_EXTI12_PD_Msk</a></td></tr>
<tr class="separator:gac49a8808676089ab81b76917fbdb83e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09f75ae1cbccbf2d5f9abb4339cbc93d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09f75ae1cbccbf2d5f9abb4339cbc93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089ccc09a7c8f9f560218c84e3745dad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI12_PE_Pos)</td></tr>
<tr class="separator:ga089ccc09a7c8f9f560218c84e3745dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62">AFIO_EXTICR4_EXTI12_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga089ccc09a7c8f9f560218c84e3745dad">AFIO_EXTICR4_EXTI12_PE_Msk</a></td></tr>
<tr class="separator:ga12c1dc0c5b0511a08df176e59ac54c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a44310fd0ac9e13e512cb6cf797c39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac5a44310fd0ac9e13e512cb6cf797c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288062b9cee149390649a65aaf8099dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI12_PF_Pos)</td></tr>
<tr class="separator:ga288062b9cee149390649a65aaf8099dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266">AFIO_EXTICR4_EXTI12_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga288062b9cee149390649a65aaf8099dd">AFIO_EXTICR4_EXTI12_PF_Msk</a></td></tr>
<tr class="separator:gaa2dcade1e8a16f4f56d24efa0fd9c266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0254ec891a724f410b5fc743c71e45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI12_PG_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga3d0254ec891a724f410b5fc743c71e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d484f5c6c789c15d3ffc03c848fa246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI12_PG_Pos)</td></tr>
<tr class="separator:ga4d484f5c6c789c15d3ffc03c848fa246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2">AFIO_EXTICR4_EXTI12_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d484f5c6c789c15d3ffc03c848fa246">AFIO_EXTICR4_EXTI12_PG_Msk</a></td></tr>
<tr class="separator:ga350b1cf171fa08e0d2e9b01f4e81b3d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8">AFIO_EXTICR4_EXTI13_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaef099d495c88bf713d4f1df6d1e757f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed151d4fd7760d42a18ccc5c734f73fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PB_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaed151d4fd7760d42a18ccc5c734f73fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243ebfdf74c491303b2719e9aef5b90f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PB_Pos)</td></tr>
<tr class="separator:ga243ebfdf74c491303b2719e9aef5b90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27c1cded5adf9c8d86937cfcba79772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772">AFIO_EXTICR4_EXTI13_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga243ebfdf74c491303b2719e9aef5b90f">AFIO_EXTICR4_EXTI13_PB_Msk</a></td></tr>
<tr class="separator:gae27c1cded5adf9c8d86937cfcba79772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05abbef1036bd8f853a9f5e1ae2522c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga05abbef1036bd8f853a9f5e1ae2522c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98e457031bd832249bc547a5a701b6a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PC_Pos)</td></tr>
<tr class="separator:ga98e457031bd832249bc547a5a701b6a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8">AFIO_EXTICR4_EXTI13_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga98e457031bd832249bc547a5a701b6a2">AFIO_EXTICR4_EXTI13_PC_Msk</a></td></tr>
<tr class="separator:ga725c50feb4fd0a4e88ac48966ece7ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49b28a1ec72ed35fdfacc643fdab00f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PD_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae49b28a1ec72ed35fdfacc643fdab00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f4ae07bd13493a5ac6acc1b05b4083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PD_Pos)</td></tr>
<tr class="separator:ga36f4ae07bd13493a5ac6acc1b05b4083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96adabf5909e205280cb845d1e4a9be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3">AFIO_EXTICR4_EXTI13_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36f4ae07bd13493a5ac6acc1b05b4083">AFIO_EXTICR4_EXTI13_PD_Msk</a></td></tr>
<tr class="separator:ga96adabf5909e205280cb845d1e4a9be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d735f36c9223b073c7fd5a2c379ff9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8d735f36c9223b073c7fd5a2c379ff9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga351f82f8ba3e9d34b552e2be39e50d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI13_PE_Pos)</td></tr>
<tr class="separator:ga351f82f8ba3e9d34b552e2be39e50d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932d092952f72aa7d12021ccfa0aa124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124">AFIO_EXTICR4_EXTI13_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga351f82f8ba3e9d34b552e2be39e50d53">AFIO_EXTICR4_EXTI13_PE_Msk</a></td></tr>
<tr class="separator:ga932d092952f72aa7d12021ccfa0aa124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8991a410724cf0fd66d4899d02d5c60a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8991a410724cf0fd66d4899d02d5c60a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab673bf0a13362fdbd4b16ece6e0af19d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI13_PF_Pos)</td></tr>
<tr class="separator:gab673bf0a13362fdbd4b16ece6e0af19d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964eb37a1deb6e7270b5a758c5178962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962">AFIO_EXTICR4_EXTI13_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab673bf0a13362fdbd4b16ece6e0af19d">AFIO_EXTICR4_EXTI13_PF_Msk</a></td></tr>
<tr class="separator:ga964eb37a1deb6e7270b5a758c5178962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67f5bcd9c8c24e59980cf551b192ecde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI13_PG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga67f5bcd9c8c24e59980cf551b192ecde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01dabe4482450f90410ee020910c3496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI13_PG_Pos)</td></tr>
<tr class="separator:ga01dabe4482450f90410ee020910c3496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef0c520aabf853685d41ed2cb803ea74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74">AFIO_EXTICR4_EXTI13_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01dabe4482450f90410ee020910c3496">AFIO_EXTICR4_EXTI13_PG_Msk</a></td></tr>
<tr class="separator:gaef0c520aabf853685d41ed2cb803ea74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275">AFIO_EXTICR4_EXTI14_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4a0b67834bf0f920169b07dacb4ea275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c1b2a80ed8c0fb2152e98aa2c48250"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PB_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab9c1b2a80ed8c0fb2152e98aa2c48250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b06e1bf5cfeb94b132ca24eaec8741c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PB_Pos)</td></tr>
<tr class="separator:ga9b06e1bf5cfeb94b132ca24eaec8741c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2">AFIO_EXTICR4_EXTI14_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b06e1bf5cfeb94b132ca24eaec8741c">AFIO_EXTICR4_EXTI14_PB_Msk</a></td></tr>
<tr class="separator:ga0722a6e78dec2d4feb9e30e9e1d209b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a75e4eda3533921783f8382a76d265"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PC_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga78a75e4eda3533921783f8382a76d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3575c49e4dcc0df4c2299ec8a8578ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PC_Pos)</td></tr>
<tr class="separator:gaa3575c49e4dcc0df4c2299ec8a8578ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e046a51a11685706f585ea9fcb28aae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae">AFIO_EXTICR4_EXTI14_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3575c49e4dcc0df4c2299ec8a8578ee">AFIO_EXTICR4_EXTI14_PC_Msk</a></td></tr>
<tr class="separator:ga7e046a51a11685706f585ea9fcb28aae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb53f2c61400d64a9d351254f0a6e544"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb53f2c61400d64a9d351254f0a6e544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0db73f61470e64c2cb454f7c7242d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PD_Pos)</td></tr>
<tr class="separator:ga7e0db73f61470e64c2cb454f7c7242d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b">AFIO_EXTICR4_EXTI14_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e0db73f61470e64c2cb454f7c7242d1">AFIO_EXTICR4_EXTI14_PD_Msk</a></td></tr>
<tr class="separator:ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eaac1f8b066aa44b53e856529a833e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8eaac1f8b066aa44b53e856529a833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15a8b6dd6eeb014c99e4576e2883a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI14_PE_Pos)</td></tr>
<tr class="separator:gaf15a8b6dd6eeb014c99e4576e2883a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad71f26e3edb8046ead49160a37c4bf80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80">AFIO_EXTICR4_EXTI14_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf15a8b6dd6eeb014c99e4576e2883a7d">AFIO_EXTICR4_EXTI14_PE_Msk</a></td></tr>
<tr class="separator:gad71f26e3edb8046ead49160a37c4bf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf1e8bbb3c966ef929fa015de6c7329"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gabbf1e8bbb3c966ef929fa015de6c7329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf28a29f35899e3ad9ada7d113ba3f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI14_PF_Pos)</td></tr>
<tr class="separator:gaecf28a29f35899e3ad9ada7d113ba3f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20127ce8264ecd09815d25d48e813d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41">AFIO_EXTICR4_EXTI14_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf28a29f35899e3ad9ada7d113ba3f6">AFIO_EXTICR4_EXTI14_PF_Msk</a></td></tr>
<tr class="separator:ga20127ce8264ecd09815d25d48e813d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55655f48b56566794f2cd0f0770f882c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI14_PG_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga55655f48b56566794f2cd0f0770f882c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182f83205d70baa9f65be443faa2b390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI14_PG_Pos)</td></tr>
<tr class="separator:ga182f83205d70baa9f65be443faa2b390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f36f1af63d61f11841db5dda73348f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f">AFIO_EXTICR4_EXTI14_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182f83205d70baa9f65be443faa2b390">AFIO_EXTICR4_EXTI14_PG_Msk</a></td></tr>
<tr class="separator:gae5f36f1af63d61f11841db5dda73348f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5">AFIO_EXTICR4_EXTI15_PA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa1523da936a40d9d9ef6aba6d47154c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7835c0e316b6df4c273e3ee0c4639b05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PB_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga7835c0e316b6df4c273e3ee0c4639b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga774216bd25ef9575f85129f68f11505d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PB_Pos)</td></tr>
<tr class="separator:ga774216bd25ef9575f85129f68f11505d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8">AFIO_EXTICR4_EXTI15_PB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga774216bd25ef9575f85129f68f11505d">AFIO_EXTICR4_EXTI15_PB_Msk</a></td></tr>
<tr class="separator:gade31635e0f311f643cf6ad8a6920a7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25900f444d57dd8aca96b2f73e2696b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PC_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga25900f444d57dd8aca96b2f73e2696b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e6ffdd5f6dd17dda67132e3aa29d383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PC_Pos)</td></tr>
<tr class="separator:ga6e6ffdd5f6dd17dda67132e3aa29d383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73739a4bd90e11b9c24110728fd703c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1">AFIO_EXTICR4_EXTI15_PC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e6ffdd5f6dd17dda67132e3aa29d383">AFIO_EXTICR4_EXTI15_PC_Msk</a></td></tr>
<tr class="separator:ga73739a4bd90e11b9c24110728fd703c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6d072058f911146e6b893d0507dce12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PD_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab6d072058f911146e6b893d0507dce12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792b3c55a956f3cc65a4267f42b555ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PD_Pos)</td></tr>
<tr class="separator:ga792b3c55a956f3cc65a4267f42b555ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga003d045f398ab5a524140ff7faf79bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd">AFIO_EXTICR4_EXTI15_PD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga792b3c55a956f3cc65a4267f42b555ef">AFIO_EXTICR4_EXTI15_PD_Msk</a></td></tr>
<tr class="separator:ga003d045f398ab5a524140ff7faf79bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5193f4331bd9d7ed23a2e13a3741ffcf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga5193f4331bd9d7ed23a2e13a3741ffcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab12b115eeb86f9f9313cdab732a4c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; AFIO_EXTICR4_EXTI15_PE_Pos)</td></tr>
<tr class="separator:gab12b115eeb86f9f9313cdab732a4c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15">AFIO_EXTICR4_EXTI15_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab12b115eeb86f9f9313cdab732a4c9ed">AFIO_EXTICR4_EXTI15_PE_Msk</a></td></tr>
<tr class="separator:ga4c536a6071be05fa17f6b543cc67fd15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47738218f6959cfbda80001fa9e97dde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga47738218f6959cfbda80001fa9e97dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0385ba7080dc7fa1e78646d30f26cbe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</a>&#160;&#160;&#160;(0x5UL &lt;&lt; AFIO_EXTICR4_EXTI15_PF_Pos)</td></tr>
<tr class="separator:ga0385ba7080dc7fa1e78646d30f26cbe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5dfd5b21357b531d31a5009bce6422d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d">AFIO_EXTICR4_EXTI15_PF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0385ba7080dc7fa1e78646d30f26cbe6">AFIO_EXTICR4_EXTI15_PF_Msk</a></td></tr>
<tr class="separator:gad5dfd5b21357b531d31a5009bce6422d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0d99eb3cc1f8ef81c537068051d5b03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AFIO_EXTICR4_EXTI15_PG_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gae0d99eb3cc1f8ef81c537068051d5b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65f03a345fd2ead54a856fd5059e9f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; AFIO_EXTICR4_EXTI15_PG_Pos)</td></tr>
<tr class="separator:ga65f03a345fd2ead54a856fd5059e9f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3">AFIO_EXTICR4_EXTI15_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65f03a345fd2ead54a856fd5059e9f75">AFIO_EXTICR4_EXTI15_PG_Msk</a></td></tr>
<tr class="separator:ga8cf568bebe87be1e8a7e1206658a50b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4702ca255bab973cffa5dd240594a7a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4702ca255bab973cffa5dd240594a7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR0_Pos)</td></tr>
<tr class="separator:gaaf1117a400c80d740d3dbb7fbea0f8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03b2ba6cde99065627fccabd54ac097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1117a400c80d740d3dbb7fbea0f8ce">EXTI_IMR_MR0_Msk</a></td></tr>
<tr class="separator:gad03b2ba6cde99065627fccabd54ac097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27eb2217e842fa69573590793a1e6b38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga27eb2217e842fa69573590793a1e6b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc6566dd71406d2d516785c4b776bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR1_Pos)</td></tr>
<tr class="separator:gacadc6566dd71406d2d516785c4b776bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacadc6566dd71406d2d516785c4b776bd">EXTI_IMR_MR1_Msk</a></td></tr>
<tr class="separator:gaaaf3f9a86c620149893db38c83f8ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58855e17d769f246e7422b3f875c85a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga58855e17d769f246e7422b3f875c85a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR2_Pos)</td></tr>
<tr class="separator:ga183b9b9663a6aeec66f0238abbbf282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga183b9b9663a6aeec66f0238abbbf282f">EXTI_IMR_MR2_Msk</a></td></tr>
<tr class="separator:ga71604d1c29973c5e2bf69c8e94e89f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad0b0d4c04570bfe939843d7cb5bf15f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6badc25c27d6185c0e560454384a90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR3_Pos)</td></tr>
<tr class="separator:ga9f6badc25c27d6185c0e560454384a90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6badc25c27d6185c0e560454384a90">EXTI_IMR_MR3_Msk</a></td></tr>
<tr class="separator:ga5edd42f9b2129c18cfa3c3598dcd1134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18a7ef85db4597309170659c7ff1e6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae18a7ef85db4597309170659c7ff1e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64dbc3def48abe258dd1e1ecce481086"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR4_Pos)</td></tr>
<tr class="separator:ga64dbc3def48abe258dd1e1ecce481086"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e920ad334439cd2ad4d683054914e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64dbc3def48abe258dd1e1ecce481086">EXTI_IMR_MR4_Msk</a></td></tr>
<tr class="separator:ga23e920ad334439cd2ad4d683054914e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga01f6ecdcfdf234180e99e7d9c02affc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR5_Pos)</td></tr>
<tr class="separator:ga18ca0d16b43ed78d36f52dd5ab0c21c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18ca0d16b43ed78d36f52dd5ab0c21c2">EXTI_IMR_MR5_Msk</a></td></tr>
<tr class="separator:ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc6874ec52a6b876dd48842a28d219ba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc6874ec52a6b876dd48842a28d219ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR6_Pos)</td></tr>
<tr class="separator:ga6dcc5b70b0a599e944d99f53ac071e1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6dcc5b70b0a599e944d99f53ac071e1a">EXTI_IMR_MR6_Msk</a></td></tr>
<tr class="separator:ga5533c8ec796e3bbc9dc4474376056e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad1b52dd9408a254ec3ba436ede0e42fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41e117f93d5e426758ee40bd7d45755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR7_Pos)</td></tr>
<tr class="separator:gae41e117f93d5e426758ee40bd7d45755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab620165d3fea1c564fcf1016805a1a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae41e117f93d5e426758ee40bd7d45755">EXTI_IMR_MR7_Msk</a></td></tr>
<tr class="separator:gab620165d3fea1c564fcf1016805a1a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad1ad8042623ea52664eb00b43e35dcb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a618dd052d47d30cadf578ee58e416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR8_Pos)</td></tr>
<tr class="separator:ga02a618dd052d47d30cadf578ee58e416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02a618dd052d47d30cadf578ee58e416">EXTI_IMR_MR8_Msk</a></td></tr>
<tr class="separator:ga88e8b274e4398fdcb1c68da2b6320d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8b9b5e7500420b3ce5a2b711ed73fa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR9_Pos)</td></tr>
<tr class="separator:ga7433c8c28acd006d4a71e803f6d95de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7433c8c28acd006d4a71e803f6d95de3">EXTI_IMR_MR9_Msk</a></td></tr>
<tr class="separator:gaf4d177dcf33bb9a34f8590ec509746e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0f8a8f8245716f96dde7049e27435f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR10_Pos)</td></tr>
<tr class="separator:ga530c1c2659363a1edaba4af52c7e6a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga530c1c2659363a1edaba4af52c7e6a7d">EXTI_IMR_MR10_Msk</a></td></tr>
<tr class="separator:ga5fd7db9a1ce82c152ca7bc6fddf31366"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga29cc04d8d5116420b5b63c2f7c6b98e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR11_Pos)</td></tr>
<tr class="separator:ga25a00372781fec24bbabb7d2aeca82bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a00372781fec24bbabb7d2aeca82bd">EXTI_IMR_MR11_Msk</a></td></tr>
<tr class="separator:ga68cfe8fe938fcb0fc6925bf493ccfaa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaddd5fe4e39d5ff13ad5d3a051ffd2b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR12_Pos)</td></tr>
<tr class="separator:ga7c26fd0b40d6d66aec7cc5fff86f6720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21caf923d2083fb106852493667c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c26fd0b40d6d66aec7cc5fff86f6720">EXTI_IMR_MR12_Msk</a></td></tr>
<tr class="separator:gad21caf923d2083fb106852493667c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga3658584854eb1f7c9ad43934e5cb9f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR13_Pos)</td></tr>
<tr class="separator:gadf4095ebf9c75696a62d7bead70cc5cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf4095ebf9c75696a62d7bead70cc5cc">EXTI_IMR_MR13_Msk</a></td></tr>
<tr class="separator:ga5e1938a063c48d7d6504cb32f7965c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cb292831097d4790e00b89987cf5bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga05cb292831097d4790e00b89987cf5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052609a42da3b6c6895f006e50c12ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR14_Pos)</td></tr>
<tr class="separator:ga052609a42da3b6c6895f006e50c12ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8827cee06670f256bc8f6301bea9cab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga052609a42da3b6c6895f006e50c12ab6">EXTI_IMR_MR14_Msk</a></td></tr>
<tr class="separator:gab8827cee06670f256bc8f6301bea9cab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga84e87a9c94dd2cdf7ea1851c2af7727b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27011a5c7488ed0273c821804ef6a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR15_Pos)</td></tr>
<tr class="separator:ga27011a5c7488ed0273c821804ef6a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27011a5c7488ed0273c821804ef6a27b">EXTI_IMR_MR15_Msk</a></td></tr>
<tr class="separator:ga88d9990be7f8f9e530a9f930a365fa44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6fc8dc837cd6326f1fb7fae42e56ef74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155179198c3735dd1e35baf733f1542e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR16_Pos)</td></tr>
<tr class="separator:ga155179198c3735dd1e35baf733f1542e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga155179198c3735dd1e35baf733f1542e">EXTI_IMR_MR16_Msk</a></td></tr>
<tr class="separator:ga7419f78ed9044bdd237b452ef49e1b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gabbc90bbbbc4137c8af29df2fc0162ae5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR17_Pos)</td></tr>
<tr class="separator:gad6eb3bf08d4a51133e62dd719f2e48b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4489fa85d1552b8f40faed93483a5d35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6eb3bf08d4a51133e62dd719f2e48b8">EXTI_IMR_MR17_Msk</a></td></tr>
<tr class="separator:ga4489fa85d1552b8f40faed93483a5d35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9084142db0eac80226038ced74846aa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9084142db0eac80226038ced74846aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_IMR_MR18_Pos)</td></tr>
<tr class="separator:ga52a2709f4f9d2ccb8d63c36958517b26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05e16f2cda40cca58a45458cc44d510f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52a2709f4f9d2ccb8d63c36958517b26">EXTI_IMR_MR18_Msk</a></td></tr>
<tr class="separator:ga05e16f2cda40cca58a45458cc44d510f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097">EXTI_IMR_MR0</a></td></tr>
<tr class="separator:gae43e6abdba2e7d7b7eaa07b268f288b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58">EXTI_IMR_MR1</a></td></tr>
<tr class="separator:ga1498c6a9cb8eb9842b83a2e91b3c290d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10013221a5de01374bb63623ca68d5a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67">EXTI_IMR_MR2</a></td></tr>
<tr class="separator:ga10013221a5de01374bb63623ca68d5a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134">EXTI_IMR_MR3</a></td></tr>
<tr class="separator:ga7a7e8e899926ae962ae34dc9d143fd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad3c244ed0a107b5c4f96470a914348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3">EXTI_IMR_MR4</a></td></tr>
<tr class="separator:gadad3c244ed0a107b5c4f96470a914348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91070bca3731cbe48e7bc97de97631a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5">EXTI_IMR_MR5</a></td></tr>
<tr class="separator:ga91070bca3731cbe48e7bc97de97631a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ab55682980062f57cdb981aa649fbf3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06">EXTI_IMR_MR6</a></td></tr>
<tr class="separator:ga2ab55682980062f57cdb981aa649fbf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e">EXTI_IMR_MR7</a></td></tr>
<tr class="separator:gabd6ee214b24d450efe0c52d0b1dae0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b">EXTI_IMR_MR8</a></td></tr>
<tr class="separator:gacc41defd6bd026adde49d44ad1e8a5c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8">EXTI_IMR_MR9</a></td></tr>
<tr class="separator:ga0a43b1d5d7f5dabbc44b03bdab7a6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366">EXTI_IMR_MR10</a></td></tr>
<tr class="separator:ga6e31c6dd167542dc8660c7dd6f31e0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5441a9f074c104d67a7629467724f3a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7">EXTI_IMR_MR11</a></td></tr>
<tr class="separator:ga5441a9f074c104d67a7629467724f3a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e">EXTI_IMR_MR12</a></td></tr>
<tr class="separator:gab736b78d54e4ae9b5f1ee0bebbda1e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b835eee91599273c334d6bed80bdaca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e">EXTI_IMR_MR13</a></td></tr>
<tr class="separator:ga1b835eee91599273c334d6bed80bdaca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab">EXTI_IMR_MR14</a></td></tr>
<tr class="separator:ga933e1e28d08958b9800cbfbea953b9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44">EXTI_IMR_MR15</a></td></tr>
<tr class="separator:ga16ac63565a42896a10eb5b56d45df7f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e28d73aacdcc55491fe44c2e840398"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f">EXTI_IMR_MR16</a></td></tr>
<tr class="separator:ga33e28d73aacdcc55491fe44c2e840398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db46755679e595721057e90574b1434"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35">EXTI_IMR_MR17</a></td></tr>
<tr class="separator:ga0db46755679e595721057e90574b1434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_IMR_IM18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f">EXTI_IMR_MR18</a></td></tr>
<tr class="separator:ga0f0a2063e564c44ba51733e0fcf25745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4f23236f2d0bb9ed886556064714c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4f23236f2d0bb9ed886556064714c50">EXTI_IMR_IM</a>&#160;&#160;&#160;0x0007FFFFU</td></tr>
<tr class="separator:gae4f23236f2d0bb9ed886556064714c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf10ad3eba24a4fadc9e58e9b81c17494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga016c23b6c1164758878753e14201fdbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR0_Pos)</td></tr>
<tr class="separator:ga016c23b6c1164758878753e14201fdbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga016c23b6c1164758878753e14201fdbc">EXTI_EMR_MR0_Msk</a></td></tr>
<tr class="separator:ga515c0dc6d2472e06a89e4bb19725e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2891b4a57f827defecd2ebb2cac457b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab2891b4a57f827defecd2ebb2cac457b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa419f81a443fd7eac16ac340c971dc63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR1_Pos)</td></tr>
<tr class="separator:gaa419f81a443fd7eac16ac340c971dc63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa419f81a443fd7eac16ac340c971dc63">EXTI_EMR_MR1_Msk</a></td></tr>
<tr class="separator:ga6d88e7c10e5985fa425ea7ab4fe4c3e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga09e8782d37f1f13cc30d86c2c3a02576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR2_Pos)</td></tr>
<tr class="separator:ga546cba14a3e8a8172d5652e670ac9ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546cba14a3e8a8172d5652e670ac9ed3">EXTI_EMR_MR2_Msk</a></td></tr>
<tr class="separator:ga460d5d4c0b53bcc04d5804e1204ded21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac760511bc46050ceb4ece479ead54b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeac760511bc46050ceb4ece479ead54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR3_Pos)</td></tr>
<tr class="separator:ga14290334e49a34a93a3ce229bd5ecf74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73944983ce5a6bde9dc172b4f483898c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14290334e49a34a93a3ce229bd5ecf74">EXTI_EMR_MR3_Msk</a></td></tr>
<tr class="separator:ga73944983ce5a6bde9dc172b4f483898c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a337713821f1ea29a953eee7a2a6d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR4_Pos)</td></tr>
<tr class="separator:ga478ee1f30cf0d4ef71d512507fcb9cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab80f809ead83e747677a31c80c6aae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga478ee1f30cf0d4ef71d512507fcb9cb7">EXTI_EMR_MR4_Msk</a></td></tr>
<tr class="separator:gab80f809ead83e747677a31c80c6aae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga79e7760224986ab31fc06f5d84aa3b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR5_Pos)</td></tr>
<tr class="separator:ga3e60a767b0307626c3cd4cbd01d10304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65976f75b703f740dea3562ba3b8db59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e60a767b0307626c3cd4cbd01d10304">EXTI_EMR_MR5_Msk</a></td></tr>
<tr class="separator:ga65976f75b703f740dea3562ba3b8db59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3210ae740c584799c07b1e7995e4252"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf3210ae740c584799c07b1e7995e4252"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR6_Pos)</td></tr>
<tr class="separator:ga9ca40f93d86d921adecd19479b7ab5c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ca40f93d86d921adecd19479b7ab5c6">EXTI_EMR_MR6_Msk</a></td></tr>
<tr class="separator:gaea480bd932cd1fa0904f5eb1caee9a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gafafbf203c2dae41123f2eaf6565bb2f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace6755a5d4b361648f0b2c76a0b32282"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR7_Pos)</td></tr>
<tr class="separator:gace6755a5d4b361648f0b2c76a0b32282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb27ff8664928994ef96f87052d14be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace6755a5d4b361648f0b2c76a0b32282">EXTI_EMR_MR7_Msk</a></td></tr>
<tr class="separator:gadbb27ff8664928994ef96f87052d14be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3349563ae0947ec6c441fe912fb0ede"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae3349563ae0947ec6c441fe912fb0ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00700896523030015c081b6caa3b72b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR8_Pos)</td></tr>
<tr class="separator:ga00700896523030015c081b6caa3b72b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00700896523030015c081b6caa3b72b5">EXTI_EMR_MR8_Msk</a></td></tr>
<tr class="separator:ga4ed4b371da871ffd0cc12ee00147282f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac42d64759efd55a329c207a31c7e3033"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gac42d64759efd55a329c207a31c7e3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR9_Pos)</td></tr>
<tr class="separator:ga47c54d6a078dcc8b9aec22e327785fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga109af342179fff1fccfdde582834867a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga47c54d6a078dcc8b9aec22e327785fdd">EXTI_EMR_MR9_Msk</a></td></tr>
<tr class="separator:ga109af342179fff1fccfdde582834867a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead96297678ea28e56765731de3f8511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaead96297678ea28e56765731de3f8511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef7af204b6807cb09f10a11f774889e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR10_Pos)</td></tr>
<tr class="separator:ga3ef7af204b6807cb09f10a11f774889e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ef7af204b6807cb09f10a11f774889e">EXTI_EMR_MR10_Msk</a></td></tr>
<tr class="separator:gaf342d34ed1b8e4aa916bf49e30c2a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga744443e18392efb9d31ceeabc2ba9786"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga744443e18392efb9d31ceeabc2ba9786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1a0c32eb56c845232f07d6e1498633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR11_Pos)</td></tr>
<tr class="separator:gabb1a0c32eb56c845232f07d6e1498633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb1a0c32eb56c845232f07d6e1498633">EXTI_EMR_MR11_Msk</a></td></tr>
<tr class="separator:ga9ec516af1de770c82c3c9c458cbc0172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacdf200c3d4abdc44356ff3bfc66c136e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR12_Pos)</td></tr>
<tr class="separator:ga988ba6ff638ee9d2bc8a2dec8ef8ea32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15732553e5b0de9f58180a0b024d4cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga988ba6ff638ee9d2bc8a2dec8ef8ea32">EXTI_EMR_MR12_Msk</a></td></tr>
<tr class="separator:ga15732553e5b0de9f58180a0b024d4cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaacf17cbe9663809770d498fe8d28a6e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06991d09dc3fd7373da2375b7e196452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR13_Pos)</td></tr>
<tr class="separator:ga06991d09dc3fd7373da2375b7e196452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06991d09dc3fd7373da2375b7e196452">EXTI_EMR_MR13_Msk</a></td></tr>
<tr class="separator:ga9fd2ec6472e46869956acb28f5e1b55f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae0dd6f7d71f00964f930cba3e7fc9d14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR14_Pos)</td></tr>
<tr class="separator:ga56cd35406916f89cc00f5c4c153f7f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga56cd35406916f89cc00f5c4c153f7f3b">EXTI_EMR_MR14_Msk</a></td></tr>
<tr class="separator:gaecf5890ea71eea034ec1cd9e96284f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4ee0004caa46c2946bb05305cd93baa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1778406979e6566a10b085f1146a28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR15_Pos)</td></tr>
<tr class="separator:gaaa1778406979e6566a10b085f1146a28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1778406979e6566a10b085f1146a28">EXTI_EMR_MR15_Msk</a></td></tr>
<tr class="separator:ga7a7bacc32351a36aefcd5614abc76ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga112b3657ea27bac2cfe0676dfa893157"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga112b3657ea27bac2cfe0676dfa893157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR16_Pos)</td></tr>
<tr class="separator:ga3cb43eaaa268ddc9d407c5edcfb05ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b1a6934265da759bc061f73d5d1374"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cb43eaaa268ddc9d407c5edcfb05ff4">EXTI_EMR_MR16_Msk</a></td></tr>
<tr class="separator:ga34b1a6934265da759bc061f73d5d1374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gad853ef0d4af0ed5b68581464a067e1ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889175528233c464f6c0a5f8a901a06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR17_Pos)</td></tr>
<tr class="separator:ga889175528233c464f6c0a5f8a901a06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga889175528233c464f6c0a5f8a901a06d">EXTI_EMR_MR17_Msk</a></td></tr>
<tr class="separator:ga6a30aa20cf475eecf7e15171e83035e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edb364e6ab767686e3c40b177489f00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_MR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga7edb364e6ab767686e3c40b177489f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e6e89686fa4e8fe58365b684331f398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_EMR_MR18_Pos)</td></tr>
<tr class="separator:ga3e6e89686fa4e8fe58365b684331f398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25eee729b57b4c78a0613c184fc539e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3e6e89686fa4e8fe58365b684331f398">EXTI_EMR_MR18_Msk</a></td></tr>
<tr class="separator:ga25eee729b57b4c78a0613c184fc539e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf972d7547ed83843150667c301a9d348"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3">EXTI_EMR_MR0</a></td></tr>
<tr class="separator:gaf972d7547ed83843150667c301a9d348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5">EXTI_EMR_MR1</a></td></tr>
<tr class="separator:ga07843e6ff5b4ddd02bcf6c66a08cac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703c31569533b3b6d76f99da69b4d168"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21">EXTI_EMR_MR2</a></td></tr>
<tr class="separator:ga703c31569533b3b6d76f99da69b4d168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c">EXTI_EMR_MR3</a></td></tr>
<tr class="separator:ga6f2bd51b6a0981492a29436ef2b53344"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03">EXTI_EMR_MR4</a></td></tr>
<tr class="separator:ga7a3f176db76b4eb2cc1400f76afc967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59">EXTI_EMR_MR5</a></td></tr>
<tr class="separator:gacc0210d29dceb5682d01786b6fcf47fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12">EXTI_EMR_MR6</a></td></tr>
<tr class="separator:ga1c05702eec349cbbcce9b7bc825e2fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04b9ef7548fb0564beae69739bdea72"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be">EXTI_EMR_MR7</a></td></tr>
<tr class="separator:gaf04b9ef7548fb0564beae69739bdea72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af57b60f4623e5a65011519dd707991"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f">EXTI_EMR_MR8</a></td></tr>
<tr class="separator:ga7af57b60f4623e5a65011519dd707991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a">EXTI_EMR_MR9</a></td></tr>
<tr class="separator:ga3757f0da147b7bb49719cb69096b5bc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad548185c3c99b69f3eaec50067999112"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234">EXTI_EMR_MR10</a></td></tr>
<tr class="separator:gad548185c3c99b69f3eaec50067999112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172">EXTI_EMR_MR11</a></td></tr>
<tr class="separator:gad5d0782c45b8b0951c8bbb5e7037a52b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef9eaec30663289e66b9d9b40682910f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad">EXTI_EMR_MR12</a></td></tr>
<tr class="separator:gaef9eaec30663289e66b9d9b40682910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2fc88afc4ba8231f4368527cc983d50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f">EXTI_EMR_MR13</a></td></tr>
<tr class="separator:gad2fc88afc4ba8231f4368527cc983d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89">EXTI_EMR_MR14</a></td></tr>
<tr class="separator:gaaf3c10c55ef88bb255f899d0d0939c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3690bd10db8f6505368f84d1d360d83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3">EXTI_EMR_MR15</a></td></tr>
<tr class="separator:gaa3690bd10db8f6505368f84d1d360d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374">EXTI_EMR_MR16</a></td></tr>
<tr class="separator:gaadea424b2e5e1e8733e5f8ba76b16c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4">EXTI_EMR_MR17</a></td></tr>
<tr class="separator:ga0f640eaa67ff0f9e3e849fdc65f7f34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7162c4422ad98bec692f15dda4e011eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_EMR_EM18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5">EXTI_EMR_MR18</a></td></tr>
<tr class="separator:ga7162c4422ad98bec692f15dda4e011eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa359160d5aba50c4aff40330fd99d426"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa359160d5aba50c4aff40330fd99d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR0_Pos)</td></tr>
<tr class="separator:ga2b3f74a67ed2871290e5cee5ec27e487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1823a87cd797a6066681a3256cecc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b3f74a67ed2871290e5cee5ec27e487">EXTI_RTSR_TR0_Msk</a></td></tr>
<tr class="separator:gadb1823a87cd797a6066681a3256cecc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga099233be3061fa5c0e44cbf3e20b6394"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR1_Pos)</td></tr>
<tr class="separator:ga57ba4871b93492e5e8c846f2833f9da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c42cc3763c52d1061b32219fc441566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57ba4871b93492e5e8c846f2833f9da1">EXTI_RTSR_TR1_Msk</a></td></tr>
<tr class="separator:ga1c42cc3763c52d1061b32219fc441566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22b2187bec09d19b2b79382c25ff3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbecd9a805326155030f357bc2d70046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR2_Pos)</td></tr>
<tr class="separator:gadbecd9a805326155030f357bc2d70046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c073b519f09b130e4ab4039823e290c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbecd9a805326155030f357bc2d70046">EXTI_RTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga1c073b519f09b130e4ab4039823e290c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaeae95954e4c5e25f225d3cad0e2b2362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560d856b177ddb7b90e101caf3ce66be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR3_Pos)</td></tr>
<tr class="separator:ga560d856b177ddb7b90e101caf3ce66be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090f295579a774c215585a55e5066b11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga560d856b177ddb7b90e101caf3ce66be">EXTI_RTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga090f295579a774c215585a55e5066b11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa95865d62fde25381efad4f0c38cd8bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR4_Pos)</td></tr>
<tr class="separator:ga795eff3140a1d0c0e1fcfc03b2fa5860"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga795eff3140a1d0c0e1fcfc03b2fa5860">EXTI_RTSR_TR4_Msk</a></td></tr>
<tr class="separator:gabce4722e99e3f44d40bfb6afb63444cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29eade4e6218042bad165fd8cb162662"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga29eade4e6218042bad165fd8cb162662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR5_Pos)</td></tr>
<tr class="separator:ga65a7c4c35c85b3e922e1df8447dd8e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac57b970ebc88f7bb015119ece9dd32de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65a7c4c35c85b3e922e1df8447dd8e6d">EXTI_RTSR_TR5_Msk</a></td></tr>
<tr class="separator:gac57b970ebc88f7bb015119ece9dd32de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a5fd949f067c605127932367ba4dad5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7a5fd949f067c605127932367ba4dad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR6_Pos)</td></tr>
<tr class="separator:ga85d1a629b7cde96375b82803c46cfcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85d1a629b7cde96375b82803c46cfcb4">EXTI_RTSR_TR6_Msk</a></td></tr>
<tr class="separator:gaccc2212ce653d34cf48446ae0a68bed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga79f320ed539b225c1e4f50e3cfb43100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR7_Pos)</td></tr>
<tr class="separator:gadbc9d6a9f75fdff045e4806edad97b47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc9d6a9f75fdff045e4806edad97b47">EXTI_RTSR_TR7_Msk</a></td></tr>
<tr class="separator:gad380a0bc59524f4a0846a0b91d3c65c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1f9bcf9229eced0f5101842fd9585e40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR8_Pos)</td></tr>
<tr class="separator:ga16c3b77b33079caf74151ade9fbc3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16c3b77b33079caf74151ade9fbc3b82">EXTI_RTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga26cd6a5115b0bbe113f39545bff1ee39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3f3c856ba7076de4742cea9494d2d97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b28a010f7937178112dd11c7edf7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR9_Pos)</td></tr>
<tr class="separator:ga394b28a010f7937178112dd11c7edf7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3127246b2db3571b00c6af2453941d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b28a010f7937178112dd11c7edf7b">EXTI_RTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga3127246b2db3571b00c6af2453941d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf19c55236009d4d88273be1fe6d17b69"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaf19c55236009d4d88273be1fe6d17b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12717df4fef207dd689f240bbb23cedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR10_Pos)</td></tr>
<tr class="separator:ga12717df4fef207dd689f240bbb23cedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12717df4fef207dd689f240bbb23cedf">EXTI_RTSR_TR10_Msk</a></td></tr>
<tr class="separator:gaa29df7ddbd067889992eb60ecddce0e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f11477d08556852c4cf210f75d11920"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga7f11477d08556852c4cf210f75d11920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a3f679be0d89926b127c4b293111e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR11_Pos)</td></tr>
<tr class="separator:ga36a3f679be0d89926b127c4b293111e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36a3f679be0d89926b127c4b293111e2">EXTI_RTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga8cf7a92cdb61b3f8cf6eec9513317ab7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf8b0314682ff50f85bd8d5570fb6935a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4507125ae8a435b97fe643f73e6492e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR12_Pos)</td></tr>
<tr class="separator:gab4507125ae8a435b97fe643f73e6492e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0423be12bfb13f34eec9656d6d274e04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4507125ae8a435b97fe643f73e6492e">EXTI_RTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga0423be12bfb13f34eec9656d6d274e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20176d8fa4181b22a833e1598e96b153"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga20176d8fa4181b22a833e1598e96b153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR13_Pos)</td></tr>
<tr class="separator:ga799f99b4edc9604b38ab1f12e0cf9cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga799f99b4edc9604b38ab1f12e0cf9cae">EXTI_RTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga5d5ef451fd76dc0fa9c76d7c520d8f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2e76cfdc7657907d423ba90dcac7bc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR14_Pos)</td></tr>
<tr class="separator:ga42533490cce0d8d3ff55a2d6ad8c24ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b0d883fa0fbc49105bda5596463cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42533490cce0d8d3ff55a2d6ad8c24ee">EXTI_RTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga95b0d883fa0fbc49105bda5596463cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa62a698b0b47384cd72f49ebb9f17f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR15_Pos)</td></tr>
<tr class="separator:ga3ffbcdf64f7de2427560316706ddc8c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe54b09102a18676829c0bafb0aead2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffbcdf64f7de2427560316706ddc8c1">EXTI_RTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga4fe54b09102a18676829c0bafb0aead2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c280314b145321c6a62ce2764d1fd59"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5c280314b145321c6a62ce2764d1fd59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad883a3a53902664492c684a6dd435d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR16_Pos)</td></tr>
<tr class="separator:gad883a3a53902664492c684a6dd435d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad883a3a53902664492c684a6dd435d33">EXTI_RTSR_TR16_Msk</a></td></tr>
<tr class="separator:gae8e4fb52990f0fa3fb9bed5b74f1a589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga47fa1d5d96ea124413c3b81b9c10f75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42283a804716a4de1910afd032b87681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR17_Pos)</td></tr>
<tr class="separator:ga42283a804716a4de1910afd032b87681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42283a804716a4de1910afd032b87681">EXTI_RTSR_TR17_Msk</a></td></tr>
<tr class="separator:gad0a8fcb63516a4ed0d91b556f696f806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_TR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga49afa76eab5b3a7d5e5640fced73047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708076360f04650ae4bfdd6695caa617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_RTSR_TR18_Pos)</td></tr>
<tr class="separator:ga708076360f04650ae4bfdd6695caa617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708076360f04650ae4bfdd6695caa617">EXTI_RTSR_TR18_Msk</a></td></tr>
<tr class="separator:gaca4223b8c4bc8726ac96ec64837f7b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade996606f4ecfb99bfbd885995dabcb2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6">EXTI_RTSR_TR0</a></td></tr>
<tr class="separator:gade996606f4ecfb99bfbd885995dabcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105a193b7168b2cfafcc233f692808c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566">EXTI_RTSR_TR1</a></td></tr>
<tr class="separator:ga105a193b7168b2cfafcc233f692808c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c">EXTI_RTSR_TR2</a></td></tr>
<tr class="separator:gaf8cd1d16738c353cfa130dcf89b0014b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11">EXTI_RTSR_TR3</a></td></tr>
<tr class="separator:ga3d07f42f4967fe0714b8c015a5626eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a227db84617ef946085cb7d92af824"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc">EXTI_RTSR_TR4</a></td></tr>
<tr class="separator:ga46a227db84617ef946085cb7d92af824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de">EXTI_RTSR_TR5</a></td></tr>
<tr class="separator:ga7ec73c264e9daefed6f6ab5d6fa5b256"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga817e04dd704204e3e59624b04cd90ef9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6">EXTI_RTSR_TR6</a></td></tr>
<tr class="separator:ga817e04dd704204e3e59624b04cd90ef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8833907ee685681c2354eef94c3b9aac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1">EXTI_RTSR_TR7</a></td></tr>
<tr class="separator:ga8833907ee685681c2354eef94c3b9aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39">EXTI_RTSR_TR8</a></td></tr>
<tr class="separator:gaf6123d1c5b5ae9898e35c326e91ec8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17">EXTI_RTSR_TR9</a></td></tr>
<tr class="separator:gab3388bbfa1fecb8968b3df4b8e4cea68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75f7f15156743871c0e7db2f7272dc91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4">EXTI_RTSR_TR10</a></td></tr>
<tr class="separator:ga75f7f15156743871c0e7db2f7272dc91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8847c64747b7b8239d59531c1500b5e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7">EXTI_RTSR_TR11</a></td></tr>
<tr class="separator:ga8847c64747b7b8239d59531c1500b5e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04">EXTI_RTSR_TR12</a></td></tr>
<tr class="separator:gaf937ad487f1b00b7aadb958de8f10ec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga192076dfb3813cde09a4d963ee264642"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12">EXTI_RTSR_TR13</a></td></tr>
<tr class="separator:ga192076dfb3813cde09a4d963ee264642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25400decc47ad8c5dd644837d944c75f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda">EXTI_RTSR_TR14</a></td></tr>
<tr class="separator:ga25400decc47ad8c5dd644837d944c75f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e124438b8592519e189ee8a539b56cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2">EXTI_RTSR_TR15</a></td></tr>
<tr class="separator:ga9e124438b8592519e189ee8a539b56cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589">EXTI_RTSR_TR16</a></td></tr>
<tr class="separator:ga12c20c700b8ae5bba65ebf6a4b2023df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806">EXTI_RTSR_TR17</a></td></tr>
<tr class="separator:ga5f9ab1c8a2f42518c48e54a95a226ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_RTSR_RT18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62">EXTI_RTSR_TR18</a></td></tr>
<tr class="separator:gae7bb7f0f57a3133cbb7c48b2d5e49095"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a92993932aa377be10ff0376f600b9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a92993932aa377be10ff0376f600b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd5afa140faff4e562142dc289387cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR0_Pos)</td></tr>
<tr class="separator:ga6fd5afa140faff4e562142dc289387cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd5afa140faff4e562142dc289387cc">EXTI_FTSR_TR0_Msk</a></td></tr>
<tr class="separator:gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf26d85ea048d7c483094a9eebaa7aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR1_Pos)</td></tr>
<tr class="separator:ga01090491a062f3b8b4a80b0b66690ce8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01090491a062f3b8b4a80b0b66690ce8">EXTI_FTSR_TR1_Msk</a></td></tr>
<tr class="separator:gac287be3bd3bad84aed48603dbe8bd4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425e560479e3bcf114aca570bd170079"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga425e560479e3bcf114aca570bd170079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR2_Pos)</td></tr>
<tr class="separator:ga71bfd75475e3d65a3bee0a4ccd41e0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4503803cbe1933cd35519cfc809041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71bfd75475e3d65a3bee0a4ccd41e0e3">EXTI_FTSR_TR2_Msk</a></td></tr>
<tr class="separator:ga9c4503803cbe1933cd35519cfc809041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaf7f91925c2ac9c267480ed6b9fc1a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR3_Pos)</td></tr>
<tr class="separator:ga71b35fe3af253035fe6c7a8702ef8e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71b35fe3af253035fe6c7a8702ef8e5e">EXTI_FTSR_TR3_Msk</a></td></tr>
<tr class="separator:ga23593d2b8a9ec0147bab28765af30e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa295a76e5ee487856be1dde365373f5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaa295a76e5ee487856be1dde365373f5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR4_Pos)</td></tr>
<tr class="separator:gabecb16c1706cb6cad8ec0a8e06ac2475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabecb16c1706cb6cad8ec0a8e06ac2475">EXTI_FTSR_TR4_Msk</a></td></tr>
<tr class="separator:gaa77211bfa8f4d77cf373296954dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3affd9eee854acf6d5e1d820421532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8f3affd9eee854acf6d5e1d820421532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeffba32b6b0854a232493dc2e2634d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR5_Pos)</td></tr>
<tr class="separator:gafeffba32b6b0854a232493dc2e2634d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafeffba32b6b0854a232493dc2e2634d4">EXTI_FTSR_TR5_Msk</a></td></tr>
<tr class="separator:ga903f9b080c5971dd5d7935e5b87886e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5995bc6ec7301b6623c8014fd9db711"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac5995bc6ec7301b6623c8014fd9db711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6590e0e011792337a19831a0ea2df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR6_Pos)</td></tr>
<tr class="separator:gaa6590e0e011792337a19831a0ea2df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6590e0e011792337a19831a0ea2df2c">EXTI_FTSR_TR6_Msk</a></td></tr>
<tr class="separator:gae8527cce22f69e02a08ed67a67f8e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf100b4a2a76bcfdc3f7d0da8d39cc8b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR7_Pos)</td></tr>
<tr class="separator:ga0d1347ed594a5d5bb5e0a69f31cbfb20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf408315e497b902922a9bf40a4c6f567"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d1347ed594a5d5bb5e0a69f31cbfb20">EXTI_FTSR_TR7_Msk</a></td></tr>
<tr class="separator:gaf408315e497b902922a9bf40a4c6f567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gadb1e5c22b9a7b2b53fbcc3d50a7ac80a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR8_Pos)</td></tr>
<tr class="separator:gaf0b6b9ab34a5724cebedd0ccbf1ad65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00f1bded4d121e21116627b8e80784fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0b6b9ab34a5724cebedd0ccbf1ad65e">EXTI_FTSR_TR8_Msk</a></td></tr>
<tr class="separator:ga00f1bded4d121e21116627b8e80784fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165ac2e2e46e32debc7efd99e258e608"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga165ac2e2e46e32debc7efd99e258e608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga898047db88343aeac8c05f39c4bc63e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR9_Pos)</td></tr>
<tr class="separator:ga898047db88343aeac8c05f39c4bc63e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga898047db88343aeac8c05f39c4bc63e0">EXTI_FTSR_TR9_Msk</a></td></tr>
<tr class="separator:ga89f0c4de2b6acb75302d206b697f83ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0592581c7bd1ea908087aa319528fdae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0592581c7bd1ea908087aa319528fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR10_Pos)</td></tr>
<tr class="separator:ga8e6991a6c2f7e8fd99992d7623a31093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9a2b80699a213f0d2b03658f21ad643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e6991a6c2f7e8fd99992d7623a31093">EXTI_FTSR_TR10_Msk</a></td></tr>
<tr class="separator:gac9a2b80699a213f0d2b03658f21ad643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga32ce99e8292f13831e1c8eaa79dc3554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac985e7db4d6a853c4411544878fd0551"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR11_Pos)</td></tr>
<tr class="separator:gac985e7db4d6a853c4411544878fd0551"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac985e7db4d6a853c4411544878fd0551">EXTI_FTSR_TR11_Msk</a></td></tr>
<tr class="separator:ga6c74d4d520406a14c517784cdd5fc6ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga49f1f39d43c981697a040fc94abbbfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR12_Pos)</td></tr>
<tr class="separator:ga3f1c99fa4436d7a5fad4632366db4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3992511ec1785bdf107873b139d74245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1c99fa4436d7a5fad4632366db4462">EXTI_FTSR_TR12_Msk</a></td></tr>
<tr class="separator:ga3992511ec1785bdf107873b139d74245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd86158859c108fbe911aff6498eb15b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gabd86158859c108fbe911aff6498eb15b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89275d329ff466aee9a8b226376eb9b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR13_Pos)</td></tr>
<tr class="separator:ga89275d329ff466aee9a8b226376eb9b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0714519a1edcba4695f92f1bba70e825"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89275d329ff466aee9a8b226376eb9b7">EXTI_FTSR_TR13_Msk</a></td></tr>
<tr class="separator:ga0714519a1edcba4695f92f1bba70e825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaffd9b96b99f65602a7d5285d62b8c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR14_Pos)</td></tr>
<tr class="separator:ga4e2e56c2bfea3a94e5bc8905b5008dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2e56c2bfea3a94e5bc8905b5008dd0">EXTI_FTSR_TR14_Msk</a></td></tr>
<tr class="separator:ga5b92577e64a95ef2069f1a56176d35ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaa5a3ca20b1ac9fdf5794fe609a3fe333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b78c01259464833376dbc4755fefc21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR15_Pos)</td></tr>
<tr class="separator:ga7b78c01259464833376dbc4755fefc21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b78c01259464833376dbc4755fefc21">EXTI_FTSR_TR15_Msk</a></td></tr>
<tr class="separator:ga2a6cc515f13ffe1a3620d06fa08addc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga5b123b9f8f09d0d1fcb29f846279ce21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43c9167b3d4af750254db5efaf97aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR16_Pos)</td></tr>
<tr class="separator:gad43c9167b3d4af750254db5efaf97aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad43c9167b3d4af750254db5efaf97aa4">EXTI_FTSR_TR16_Msk</a></td></tr>
<tr class="separator:gaa1b4b850094ccc48790a1e4616ceebd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacf5a7f78ce681c3f1b7afbaf3471d1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3170e25ad439045d2372d1e052cea88c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR17_Pos)</td></tr>
<tr class="separator:ga3170e25ad439045d2372d1e052cea88c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009e618c9563b3a8dcaec493006115c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3170e25ad439045d2372d1e052cea88c">EXTI_FTSR_TR17_Msk</a></td></tr>
<tr class="separator:ga009e618c9563b3a8dcaec493006115c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_TR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga52a49bf16fd86f2e5f0c0cd439be375f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac793e138d33f0b8106662bb5783b0eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_FTSR_TR18_Pos)</td></tr>
<tr class="separator:gac793e138d33f0b8106662bb5783b0eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405285cdc474ee20085b17ef1f61517e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac793e138d33f0b8106662bb5783b0eaf">EXTI_FTSR_TR18_Msk</a></td></tr>
<tr class="separator:ga405285cdc474ee20085b17ef1f61517e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4e24d457b6263d098a448ac265ab507"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c">EXTI_FTSR_TR0</a></td></tr>
<tr class="separator:gad4e24d457b6263d098a448ac265ab507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed">EXTI_FTSR_TR1</a></td></tr>
<tr class="separator:ga92fa926ba0a519efa170ddf7e8d1d762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041">EXTI_FTSR_TR2</a></td></tr>
<tr class="separator:gac53ad14516f7ff5b143bcf7e9f25c5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f">EXTI_FTSR_TR3</a></td></tr>
<tr class="separator:ga5cb46e1bc04a5b92cc3b4054799f2b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb41861232228ba312dd7138d3104789"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2">EXTI_FTSR_TR4</a></td></tr>
<tr class="separator:gaeb41861232228ba312dd7138d3104789"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2">EXTI_FTSR_TR5</a></td></tr>
<tr class="separator:ga439f9a437442982b33f1a1a4d96b93fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca">EXTI_FTSR_TR6</a></td></tr>
<tr class="separator:gad533b3f29f33bca5abe0312f3d2fe7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567">EXTI_FTSR_TR7</a></td></tr>
<tr class="separator:gaa5a35ce0e6cde0f153a19b9af730c801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82485ebde5f76e720c96c8f14506756"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc">EXTI_FTSR_TR8</a></td></tr>
<tr class="separator:gac82485ebde5f76e720c96c8f14506756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7de5945627e67bda047e0398bb5d0b7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef">EXTI_FTSR_TR9</a></td></tr>
<tr class="separator:gae7de5945627e67bda047e0398bb5d0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4969598084444af625d4eb046d21a6b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643">EXTI_FTSR_TR10</a></td></tr>
<tr class="separator:ga4969598084444af625d4eb046d21a6b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef">EXTI_FTSR_TR11</a></td></tr>
<tr class="separator:ga701fe44026dd9b17c32f94079f40f1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69fa152c220b1e7807a611f48cd225b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245">EXTI_FTSR_TR12</a></td></tr>
<tr class="separator:ga69fa152c220b1e7807a611f48cd225b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825">EXTI_FTSR_TR13</a></td></tr>
<tr class="separator:gaa52d56ee98aefbe60c06a179d72853eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff">EXTI_FTSR_TR14</a></td></tr>
<tr class="separator:ga31be5e7df3597ac8bef2dbe415126b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1337c43077e8704118fdda4329cb53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7">EXTI_FTSR_TR15</a></td></tr>
<tr class="separator:gadd1337c43077e8704118fdda4329cb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2">EXTI_FTSR_TR16</a></td></tr>
<tr class="separator:ga3933dd8f4a674072f26acc7cd9fb0613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58099b920a04f61430f8251c387ec811"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7">EXTI_FTSR_TR17</a></td></tr>
<tr class="separator:ga58099b920a04f61430f8251c387ec811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73a39d9a142ca248386a6035b37aa51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_FTSR_FT18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e">EXTI_FTSR_TR18</a></td></tr>
<tr class="separator:gac73a39d9a142ca248386a6035b37aa51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga47cfabfaaaf3453afad037f2b4ee959d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER0_Pos)</td></tr>
<tr class="separator:gaded47468bc0aade2a8c36333d64a3fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaded47468bc0aade2a8c36333d64a3fc7">EXTI_SWIER_SWIER0_Msk</a></td></tr>
<tr class="separator:gaa6df16d2e8010a2897888a4acf19cee3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadf7afd1d1f63c7a76bae06e5c5d86e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43b28416d9efdd9464c175f594ff0490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER1_Pos)</td></tr>
<tr class="separator:ga43b28416d9efdd9464c175f594ff0490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43b28416d9efdd9464c175f594ff0490">EXTI_SWIER_SWIER1_Msk</a></td></tr>
<tr class="separator:gaeb0c3fa5a03204d743ae92ff925421ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga6bc778d2738c9f6b76c560c98c0995c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER2_Pos)</td></tr>
<tr class="separator:ga701fc135a83a7a43ca6a977fa51087e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bea1dbaf71e830dd357135524166f4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga701fc135a83a7a43ca6a977fa51087e1">EXTI_SWIER_SWIER2_Msk</a></td></tr>
<tr class="separator:ga6bea1dbaf71e830dd357135524166f4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadaa259d663aebd65a50639e1907e5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaaadaa259d663aebd65a50639e1907e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER3_Pos)</td></tr>
<tr class="separator:gaf1adab50a513d2ffc1c7ec8c245bb4ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1adab50a513d2ffc1c7ec8c245bb4ce">EXTI_SWIER_SWIER3_Msk</a></td></tr>
<tr class="separator:ga37395ac6729647ab5ee1fa4ca086c08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93c17eacb283557123595fb08107d9f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga93c17eacb283557123595fb08107d9f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER4_Pos)</td></tr>
<tr class="separator:ga0cb85edd29e2bbdbb0ec3021c8f80e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cb85edd29e2bbdbb0ec3021c8f80e72">EXTI_SWIER_SWIER4_Msk</a></td></tr>
<tr class="separator:gab051808f7a1ed9aaf43a3df90fc6a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga626a1b735d1a60ffd3490c307dce91e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9bb6ac1da4531f229770893e8803226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER5_Pos)</td></tr>
<tr class="separator:gab9bb6ac1da4531f229770893e8803226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b4ace22acacac13ce106b2063a3977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9bb6ac1da4531f229770893e8803226">EXTI_SWIER_SWIER5_Msk</a></td></tr>
<tr class="separator:gaa5b4ace22acacac13ce106b2063a3977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaac5de035fe3b407ebd937d15b85bb8a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER6_Pos)</td></tr>
<tr class="separator:ga820d4fc8485a8c681dd9deddccf85c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ad0142288597993852e4cf350f61ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga820d4fc8485a8c681dd9deddccf85c64">EXTI_SWIER_SWIER6_Msk</a></td></tr>
<tr class="separator:gad8ad0142288597993852e4cf350f61ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9dd65850bb89ff5205240324494035"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0d9dd65850bb89ff5205240324494035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac444748417965f0a263e4a3f99c81c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER7_Pos)</td></tr>
<tr class="separator:gac444748417965f0a263e4a3f99c81c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac444748417965f0a263e4a3f99c81c22">EXTI_SWIER_SWIER7_Msk</a></td></tr>
<tr class="separator:gabdf8eab3e32cc03ca71f519a9111e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606f473204836b050515446b252877c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga606f473204836b050515446b252877c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga584d2b8877c26e45231b2194baba055a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER8_Pos)</td></tr>
<tr class="separator:ga584d2b8877c26e45231b2194baba055a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e83a373926804449d500b115e9090ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga584d2b8877c26e45231b2194baba055a">EXTI_SWIER_SWIER8_Msk</a></td></tr>
<tr class="separator:ga5e83a373926804449d500b115e9090ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1d7f6e0def3861e207f4affc4f9755d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b275083074cfd7a32fc9af85b56509b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER9_Pos)</td></tr>
<tr class="separator:ga2b275083074cfd7a32fc9af85b56509b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab102aa929ffe463ffe9f2db651704a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b275083074cfd7a32fc9af85b56509b">EXTI_SWIER_SWIER9_Msk</a></td></tr>
<tr class="separator:gab102aa929ffe463ffe9f2db651704a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaea5b7316b4b5dde162c9acd4e1d1a441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64deb2466771c956d1e912ea09166925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER10_Pos)</td></tr>
<tr class="separator:ga64deb2466771c956d1e912ea09166925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64deb2466771c956d1e912ea09166925">EXTI_SWIER_SWIER10_Msk</a></td></tr>
<tr class="separator:gae9d8691936b6cd80ff8e18c0bfe271d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga37276792859bdf50b5bc358b78d4fbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace4933cca50b04988d34d48c7b659c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER11_Pos)</td></tr>
<tr class="separator:gaace4933cca50b04988d34d48c7b659c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaace4933cca50b04988d34d48c7b659c3">EXTI_SWIER_SWIER11_Msk</a></td></tr>
<tr class="separator:ga7ab9fea9935608ec8ee7fb1e1ae049e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28ccd43920facdbbb974c9e37c40961"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gab28ccd43920facdbbb974c9e37c40961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER12_Pos)</td></tr>
<tr class="separator:ga7d4daf940040b81b93f70afed1ec62e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d67869db50c848f57633ebf00566539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d4daf940040b81b93f70afed1ec62e1">EXTI_SWIER_SWIER12_Msk</a></td></tr>
<tr class="separator:ga5d67869db50c848f57633ebf00566539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73603dbe0418523c2c83957265e7e65d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga73603dbe0418523c2c83957265e7e65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER13_Pos)</td></tr>
<tr class="separator:gafa747f781753f3db0d1731ce24ad4ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930a1d03fe3c32bd65a336ccee418826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa747f781753f3db0d1731ce24ad4ddd">EXTI_SWIER_SWIER13_Msk</a></td></tr>
<tr class="separator:ga930a1d03fe3c32bd65a336ccee418826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4295bced15121047e453c21f0b32c4de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4295bced15121047e453c21f0b32c4de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405d264956ba9e06788545e2ad87413e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER14_Pos)</td></tr>
<tr class="separator:ga405d264956ba9e06788545e2ad87413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d645db667cd63d1a9b91963c543a4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga405d264956ba9e06788545e2ad87413e">EXTI_SWIER_SWIER14_Msk</a></td></tr>
<tr class="separator:gad5d645db667cd63d1a9b91963c543a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3550ed355b125e7e32503596d47d3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafe3550ed355b125e7e32503596d47d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER15_Pos)</td></tr>
<tr class="separator:ga677582734fb712a69ae2d6fb3a3329b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga677582734fb712a69ae2d6fb3a3329b6">EXTI_SWIER_SWIER15_Msk</a></td></tr>
<tr class="separator:ga0b9e64d5a1779371fa4678713ab18e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2a375858bd09f73db412291d9672c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gabb2a375858bd09f73db412291d9672c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER16_Pos)</td></tr>
<tr class="separator:ga0c201ce487fab3e1b835a718ee9f11bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c201ce487fab3e1b835a718ee9f11bf">EXTI_SWIER_SWIER16_Msk</a></td></tr>
<tr class="separator:ga55b528743b11f4ab93ae97ee2e639b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga9a0e994273bfe6b3bdf630b68c673ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER17_Pos)</td></tr>
<tr class="separator:ga46bf902143efb4e89c7e20de1ed4f108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da944251419887af3a87c86080fb455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46bf902143efb4e89c7e20de1ed4f108">EXTI_SWIER_SWIER17_Msk</a></td></tr>
<tr class="separator:ga0da944251419887af3a87c86080fb455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf33aa36748aefb6e66d4c2094a94518"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWIER18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gabf33aa36748aefb6e66d4c2094a94518"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db116e94a090f461d8551591f829002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_SWIER_SWIER18_Pos)</td></tr>
<tr class="separator:ga9db116e94a090f461d8551591f829002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9db116e94a090f461d8551591f829002">EXTI_SWIER_SWIER18_Msk</a></td></tr>
<tr class="separator:gab07aefbb7a8a18c9338b49d3b10ff068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac72212492fc15f4add39039221fc930e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3">EXTI_SWIER_SWIER0</a></td></tr>
<tr class="separator:gac72212492fc15f4add39039221fc930e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae">EXTI_SWIER_SWIER1</a></td></tr>
<tr class="separator:gabb6effec044086fabbe1ee674f7d6fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c">EXTI_SWIER_SWIER2</a></td></tr>
<tr class="separator:gaa3d713c523d05ff9bf5a42f8568c1f45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a">EXTI_SWIER_SWIER3</a></td></tr>
<tr class="separator:ga4ca91c7f22a9cd37a51ed57419a0c752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575">EXTI_SWIER_SWIER4</a></td></tr>
<tr class="separator:ga4ffd0b4a1679b8812582fdd442dca11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b00bc50c98b5ccda290069f553c7302"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977">EXTI_SWIER_SWIER5</a></td></tr>
<tr class="separator:ga1b00bc50c98b5ccda290069f553c7302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae25872c89a34384821e39692c3d2ed89"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed">EXTI_SWIER_SWIER6</a></td></tr>
<tr class="separator:gae25872c89a34384821e39692c3d2ed89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9f4768902be3f7463677ec61f3279d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f">EXTI_SWIER_SWIER7</a></td></tr>
<tr class="separator:ga2a9f4768902be3f7463677ec61f3279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce">EXTI_SWIER_SWIER8</a></td></tr>
<tr class="separator:ga37f62d60ec7e63c381e1edc98f14f5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabedf6ed43b670c247bc507ee66576b7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61">EXTI_SWIER_SWIER9</a></td></tr>
<tr class="separator:gabedf6ed43b670c247bc507ee66576b7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2229844b665717a3b1f2d08c1d256afd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7">EXTI_SWIER_SWIER10</a></td></tr>
<tr class="separator:ga2229844b665717a3b1f2d08c1d256afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7">EXTI_SWIER_SWIER11</a></td></tr>
<tr class="separator:gaae0eded32a34f28caf0798ba8325c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc754c5830e07924ba9ad55b858a7003"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539">EXTI_SWIER_SWIER12</a></td></tr>
<tr class="separator:gafc754c5830e07924ba9ad55b858a7003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826">EXTI_SWIER_SWIER13</a></td></tr>
<tr class="separator:gae17fd16d3b44f3834a0bab7ef1c57137"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b">EXTI_SWIER_SWIER14</a></td></tr>
<tr class="separator:ga4cbdd7f20aa1c168b27e66c542b5ccac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga302e4d08f65cf593c642e27c7423ac00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08">EXTI_SWIER_SWIER15</a></td></tr>
<tr class="separator:ga302e4d08f65cf593c642e27c7423ac00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c48aed3090f01b7adde780e34a8036"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b">EXTI_SWIER_SWIER16</a></td></tr>
<tr class="separator:ga82c48aed3090f01b7adde780e34a8036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455">EXTI_SWIER_SWIER17</a></td></tr>
<tr class="separator:ga5cee3ef75832cc0a62c46e8c98d536e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_SWIER_SWI18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068">EXTI_SWIER_SWIER18</a></td></tr>
<tr class="separator:gae42a559d31de52c5f57713b1cf82b7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad67b1832b8c6ebd37c07d774bf7b79c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e52c51a9d888231a788288e42bb8596"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR0_Pos)</td></tr>
<tr class="separator:ga6e52c51a9d888231a788288e42bb8596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6e52c51a9d888231a788288e42bb8596">EXTI_PR_PR0_Msk</a></td></tr>
<tr class="separator:ga6da1c8a465606de1f90a74d369fbf25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7adebcc32984cb835d47179d34206eb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac7adebcc32984cb835d47179d34206eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0ea95730ba8514076cc76945a01d850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR1_Pos)</td></tr>
<tr class="separator:gaa0ea95730ba8514076cc76945a01d850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0ea95730ba8514076cc76945a01d850">EXTI_PR_PR1_Msk</a></td></tr>
<tr class="separator:ga4b9b5f97edeccf442998a65b19e77f25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefa65f5976eeb883b977b391e3fbb690"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefa65f5976eeb883b977b391e3fbb690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR2_Pos)</td></tr>
<tr class="separator:gaa105697635cbab9ccf5f96efc9feec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga085d2105381752a0aadc9be5a93ea665"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa105697635cbab9ccf5f96efc9feec0d">EXTI_PR_PR2_Msk</a></td></tr>
<tr class="separator:ga085d2105381752a0aadc9be5a93ea665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad56d3f9d10fd4c75bf4ba756e3778ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR3_Pos)</td></tr>
<tr class="separator:gacbe8a3ee648b4cf47f51e435b8644cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064dab3e0d5689b92125713100555ce0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbe8a3ee648b4cf47f51e435b8644cee">EXTI_PR_PR3_Msk</a></td></tr>
<tr class="separator:ga064dab3e0d5689b92125713100555ce0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58443521d982443a49db3fb2c273f5e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga58443521d982443a49db3fb2c273f5e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9465307df267001826deb47a946dab61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR4_Pos)</td></tr>
<tr class="separator:ga9465307df267001826deb47a946dab61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9465307df267001826deb47a946dab61">EXTI_PR_PR4_Msk</a></td></tr>
<tr class="separator:ga14f73b3693b3353a006d360cb8fd2ddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab011cd54f79dd8093ed093c53f9a69f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR5_Pos)</td></tr>
<tr class="separator:ga7b096f7d09eed26b05531f8b0dbe239c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga319e167fa6e112061997d9a8d79f02f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7b096f7d09eed26b05531f8b0dbe239c">EXTI_PR_PR5_Msk</a></td></tr>
<tr class="separator:ga319e167fa6e112061997d9a8d79f02f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga348bfafc8c5751e74b93c27f2ddce116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae216f090307338513e0c48b792ff4380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR6_Pos)</td></tr>
<tr class="separator:gae216f090307338513e0c48b792ff4380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f47cd1f602692258985784ed5e8e76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae216f090307338513e0c48b792ff4380">EXTI_PR_PR6_Msk</a></td></tr>
<tr class="separator:gaf6f47cd1f602692258985784ed5e8e76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fd7463743a65921d47e3e888e22fbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fd7463743a65921d47e3e888e22fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR7_Pos)</td></tr>
<tr class="separator:ga81bf1c350de28d01e9d252a2a7907a1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga81bf1c350de28d01e9d252a2a7907a1c">EXTI_PR_PR7_Msk</a></td></tr>
<tr class="separator:gaa17ea7e3fb89e98fd6a232f453fcff9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e264ce486fde316beef4d01b07377d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga06e264ce486fde316beef4d01b07377d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf15f6df00912ea82ed99154c1824543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR8_Pos)</td></tr>
<tr class="separator:gabf15f6df00912ea82ed99154c1824543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf15f6df00912ea82ed99154c1824543">EXTI_PR_PR8_Msk</a></td></tr>
<tr class="separator:gaa82e0dcb4961a32a9b7ebdf30493156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74df770efeeac2a51b21229994b265e8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga74df770efeeac2a51b21229994b265e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR9_Pos)</td></tr>
<tr class="separator:gaf5c48dd0cba2bfc3f1cbae965d145019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fcc64f03d79af531febc077f45c48eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf5c48dd0cba2bfc3f1cbae965d145019">EXTI_PR_PR9_Msk</a></td></tr>
<tr class="separator:ga2fcc64f03d79af531febc077f45c48eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f38ede7f65d599654716b9c70119997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR10_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga3f38ede7f65d599654716b9c70119997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR10_Pos)</td></tr>
<tr class="separator:ga19900075592fba3fc4a6641c5a44a4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ef8e9c691b95763007ed228e98fa108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19900075592fba3fc4a6641c5a44a4b4">EXTI_PR_PR10_Msk</a></td></tr>
<tr class="separator:ga1ef8e9c691b95763007ed228e98fa108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b7515b407f5831dc120540379ab0ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR11_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf0b7515b407f5831dc120540379ab0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR11_Pos)</td></tr>
<tr class="separator:ga80e7dba5b45bb3fa090607a33ea4b4b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga80e7dba5b45bb3fa090607a33ea4b4b7">EXTI_PR_PR11_Msk</a></td></tr>
<tr class="separator:ga144f1a41abb7b87a1619c15ba5fb548b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR12_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gabe319cbf2bf25f1854993b7e9a88c02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a607029be3ca6159090afbf66b84d88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR12_Pos)</td></tr>
<tr class="separator:ga0a607029be3ca6159090afbf66b84d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a68025056b8c84bb13635af5e2a07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a607029be3ca6159090afbf66b84d88">EXTI_PR_PR12_Msk</a></td></tr>
<tr class="separator:gae1a68025056b8c84bb13635af5e2a07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR13_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaa74c6b6143b3874744573c9ab8f30f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46b3cd3e008be5d766a085378dbde61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR13_Pos)</td></tr>
<tr class="separator:ga46b3cd3e008be5d766a085378dbde61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3471c79d5b19813785387504a1a5f0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga46b3cd3e008be5d766a085378dbde61e">EXTI_PR_PR13_Msk</a></td></tr>
<tr class="separator:ga3471c79d5b19813785387504a1a5f0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR14_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gada52a67e5e44c06a2e40c3d4c721b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga845983f32b8eccfafede2ece6a9371a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR14_Pos)</td></tr>
<tr class="separator:ga845983f32b8eccfafede2ece6a9371a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5396ec2dbbee9d7585224fa12273598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga845983f32b8eccfafede2ece6a9371a1">EXTI_PR_PR14_Msk</a></td></tr>
<tr class="separator:gae5396ec2dbbee9d7585224fa12273598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga9d396fd4e0a34ebb0d44d2eb53daa753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR15_Pos)</td></tr>
<tr class="separator:gac665a7df31dbb829ee5e8c92b35d1e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149f9d9d6c1aab867734b59db1117c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac665a7df31dbb829ee5e8c92b35d1e94">EXTI_PR_PR15_Msk</a></td></tr>
<tr class="separator:ga149f9d9d6c1aab867734b59db1117c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810ea68a9e4297e245dacdfe77855a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR16_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga71810ea68a9e4297e245dacdfe77855a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR16_Pos)</td></tr>
<tr class="separator:ga1577079526c7f1959e2e0c6c3dd8a4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47e5b07d5a407198e09f05262f18bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1577079526c7f1959e2e0c6c3dd8a4e4">EXTI_PR_PR16_Msk</a></td></tr>
<tr class="separator:gaa47e5b07d5a407198e09f05262f18bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c42d3340997c553862f81db64944af9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR17_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga6c42d3340997c553862f81db64944af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b0021b076cb2e50a546abdc74ff497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR17_Pos)</td></tr>
<tr class="separator:ga60b0021b076cb2e50a546abdc74ff497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60b0021b076cb2e50a546abdc74ff497">EXTI_PR_PR17_Msk</a></td></tr>
<tr class="separator:gadbc7d82eb61e2adf0a955ef0cc97690f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PR18_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga65cfa57b6c19a9a31eb05adfbb24399a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09184330e3d3e7839d58dec6b07c284a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; EXTI_PR_PR18_Pos)</td></tr>
<tr class="separator:ga09184330e3d3e7839d58dec6b07c284a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga09184330e3d3e7839d58dec6b07c284a">EXTI_PR_PR18_Msk</a></td></tr>
<tr class="separator:ga541810a93fbf4cdd9b39f2717f37240d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e61172594497bc98d7618afda5d1a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a">EXTI_PR_PR0</a></td></tr>
<tr class="separator:ga94e61172594497bc98d7618afda5d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1fa1e26581323fb92a102129fea6cc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25">EXTI_PR_PR1</a></td></tr>
<tr class="separator:gab1fa1e26581323fb92a102129fea6cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665">EXTI_PR_PR2</a></td></tr>
<tr class="separator:ga62c614636ea1ba38b2c5fa6d727de719"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0">EXTI_PR_PR3</a></td></tr>
<tr class="separator:gadf21c846e3ed8d01562a48f379e94cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc">EXTI_PR_PR4</a></td></tr>
<tr class="separator:gacb25dc53dd6e1ebcb9ff3eb122bafaa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8">EXTI_PR_PR5</a></td></tr>
<tr class="separator:gab5681c77b17cfd664ac859e8dcdaf853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga926d0d098708c4604d50724479f53722"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76">EXTI_PR_PR6</a></td></tr>
<tr class="separator:ga926d0d098708c4604d50724479f53722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396a95873380107e44ea8ebf3917101b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF7</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e">EXTI_PR_PR7</a></td></tr>
<tr class="separator:ga396a95873380107e44ea8ebf3917101b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga768906e566332933fbafc3be7a0ec316"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF8</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d">EXTI_PR_PR8</a></td></tr>
<tr class="separator:ga768906e566332933fbafc3be7a0ec316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF9</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb">EXTI_PR_PR9</a></td></tr>
<tr class="separator:ga4d00763abbc7e4aa5fde5cf870c561e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad274c8176debfe13d12966bebd962150"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF10</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108">EXTI_PR_PR10</a></td></tr>
<tr class="separator:gad274c8176debfe13d12966bebd962150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF11</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b">EXTI_PR_PR11</a></td></tr>
<tr class="separator:gabc4dbd010478228eee7a8d9ddb24f392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF12</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c">EXTI_PR_PR12</a></td></tr>
<tr class="separator:ga29ffb168354d0bccb1cd18ad9e4067cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF13</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4">EXTI_PR_PR13</a></td></tr>
<tr class="separator:gab22f9bfde0a01c8bc453dc6e18625a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF14</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598">EXTI_PR_PR14</a></td></tr>
<tr class="separator:ga7cc8ed2cb4b1c30b77931d9303954e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF15</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41">EXTI_PR_PR15</a></td></tr>
<tr class="separator:ga7333aceaf98ecd5d07b612fb06b602bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF16</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba">EXTI_PR_PR16</a></td></tr>
<tr class="separator:gad809b47b726068ccbb2ea7c1ed72c193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00422cb319a203bb176a9b0f81ca1580"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF17</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f">EXTI_PR_PR17</a></td></tr>
<tr class="separator:ga00422cb319a203bb176a9b0f81ca1580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXTI_PR_PIF18</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d">EXTI_PR_PR18</a></td></tr>
<tr class="separator:gaa691ceb6822f92028c354d6ee6e9c51e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF1_Pos)</td></tr>
<tr class="separator:ga0b7fb0e497398daa1cc4d02ada0eae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0b7fb0e497398daa1cc4d02ada0eae4d">DMA_ISR_GIF1_Msk</a></td></tr>
<tr class="separator:ga3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF1_Pos)</td></tr>
<tr class="separator:ga29314e2049064fc12ddbd114b0f2cbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29314e2049064fc12ddbd114b0f2cbcb">DMA_ISR_TCIF1_Msk</a></td></tr>
<tr class="separator:ga1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gadca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31cf7d467ec0d235311f50e8d8162295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF1_Pos)</td></tr>
<tr class="separator:ga31cf7d467ec0d235311f50e8d8162295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31cf7d467ec0d235311f50e8d8162295">DMA_ISR_HTIF1_Msk</a></td></tr>
<tr class="separator:ga5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF1_Pos)</td></tr>
<tr class="separator:ga8c5ca21ac0d204814ea8a873071ecfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c5ca21ac0d204814ea8a873071ecfc8">DMA_ISR_TEIF1_Msk</a></td></tr>
<tr class="separator:ga26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF2_Pos)</td></tr>
<tr class="separator:ga9ac75a526c8aac9bdfaf3db0290f0781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ac75a526c8aac9bdfaf3db0290f0781">DMA_ISR_GIF2_Msk</a></td></tr>
<tr class="separator:ga44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF2_Pos)</td></tr>
<tr class="separator:ga2cba5cd2bbdf76f4206143c0c18e61d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2cba5cd2bbdf76f4206143c0c18e61d6">DMA_ISR_TCIF2_Msk</a></td></tr>
<tr class="separator:ga631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF2_Pos)</td></tr>
<tr class="separator:ga2c9ae1424366d705993a2de8cdbf3400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9ae1424366d705993a2de8cdbf3400">DMA_ISR_HTIF2_Msk</a></td></tr>
<tr class="separator:ga8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa50a2f5189928f8033af127152c40bd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF2_Pos)</td></tr>
<tr class="separator:gaa50a2f5189928f8033af127152c40bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa50a2f5189928f8033af127152c40bd2">DMA_ISR_TEIF2_Msk</a></td></tr>
<tr class="separator:ga5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga888129f3fae78a9763597f14b7a48a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF3_Pos)</td></tr>
<tr class="separator:ga888129f3fae78a9763597f14b7a48a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga888129f3fae78a9763597f14b7a48a71">DMA_ISR_GIF3_Msk</a></td></tr>
<tr class="separator:gacb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434871909597255878953a0e27b1a432"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF3_Pos)</td></tr>
<tr class="separator:ga434871909597255878953a0e27b1a432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga434871909597255878953a0e27b1a432">DMA_ISR_TCIF3_Msk</a></td></tr>
<tr class="separator:ga28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF3_Pos)</td></tr>
<tr class="separator:ga40a268abeee7a69bc3ee0f1f0a420fc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40a268abeee7a69bc3ee0f1f0a420fc0">DMA_ISR_HTIF3_Msk</a></td></tr>
<tr class="separator:ga53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF3_Pos)</td></tr>
<tr class="separator:gad915d8bae703b9a1cd7a9a4ed4fd4389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad915d8bae703b9a1cd7a9a4ed4fd4389">DMA_ISR_TEIF3_Msk</a></td></tr>
<tr class="separator:gaa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF4_Pos)</td></tr>
<tr class="separator:ga1229ea1ac5c5284e8549f50019a6d7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1229ea1ac5c5284e8549f50019a6d7a9">DMA_ISR_GIF4_Msk</a></td></tr>
<tr class="separator:gaf4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542e49d2553c1157e974dea31e518512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF4_Pos)</td></tr>
<tr class="separator:ga542e49d2553c1157e974dea31e518512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga542e49d2553c1157e974dea31e518512">DMA_ISR_TCIF4_Msk</a></td></tr>
<tr class="separator:gad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa109d5a133cd65d183be685a163647d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF4_Pos)</td></tr>
<tr class="separator:gaa109d5a133cd65d183be685a163647d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa109d5a133cd65d183be685a163647d6">DMA_ISR_HTIF4_Msk</a></td></tr>
<tr class="separator:ga684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF4_Pos)</td></tr>
<tr class="separator:ga4e569fd8008285c7aa126ddf890c54f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e569fd8008285c7aa126ddf890c54f4">DMA_ISR_TEIF4_Msk</a></td></tr>
<tr class="separator:ga12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169d06cc9417604632ffa031928f358c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF5_Pos)</td></tr>
<tr class="separator:ga169d06cc9417604632ffa031928f358c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga169d06cc9417604632ffa031928f358c">DMA_ISR_GIF5_Msk</a></td></tr>
<tr class="separator:ga83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gaa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga473fad688ae2575d0b4ab15264175f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF5_Pos)</td></tr>
<tr class="separator:ga473fad688ae2575d0b4ab15264175f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga473fad688ae2575d0b4ab15264175f8e">DMA_ISR_TCIF5_Msk</a></td></tr>
<tr class="separator:ga5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF5_Pos)</td></tr>
<tr class="separator:ga2b0a9aa745af883265f25aa38cfe7fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b0a9aa745af883265f25aa38cfe7fc4">DMA_ISR_HTIF5_Msk</a></td></tr>
<tr class="separator:ga3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab126644e992e1bef28e92be896ed1fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF5_Pos)</td></tr>
<tr class="separator:gab126644e992e1bef28e92be896ed1fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab126644e992e1bef28e92be896ed1fa1">DMA_ISR_TEIF5_Msk</a></td></tr>
<tr class="separator:ga42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gadf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF6_Pos)</td></tr>
<tr class="separator:gabf020c2884b4b0cdb989a03444bfc73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf020c2884b4b0cdb989a03444bfc73e">DMA_ISR_GIF6_Msk</a></td></tr>
<tr class="separator:gac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF6_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF6_Pos)</td></tr>
<tr class="separator:ga8bbc2f4cd53304a1205bd7ee0815bb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bbc2f4cd53304a1205bd7ee0815bb62">DMA_ISR_TCIF6_Msk</a></td></tr>
<tr class="separator:ga2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF6_Pos)</td></tr>
<tr class="separator:gac0a1c7f7eb939ef3c23e5bbf3df6dd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0a1c7f7eb939ef3c23e5bbf3df6dd90">DMA_ISR_HTIF6_Msk</a></td></tr>
<tr class="separator:ga41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF6_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF6_Pos)</td></tr>
<tr class="separator:gadddb0950434096cb39a761f9cc2f1f1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadddb0950434096cb39a761f9cc2f1f1e">DMA_ISR_TEIF6_Msk</a></td></tr>
<tr class="separator:gae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_GIF7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf1e2d659efe7036b98c32743da70fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_GIF7_Pos)</td></tr>
<tr class="separator:gaddf1e2d659efe7036b98c32743da70fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddf1e2d659efe7036b98c32743da70fb">DMA_ISR_GIF7_Msk</a></td></tr>
<tr class="separator:ga86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TCIF7_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gaf045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TCIF7_Pos)</td></tr>
<tr class="separator:ga16a70e344cc5c4ef3973c0aabec11a02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga16a70e344cc5c4ef3973c0aabec11a02">DMA_ISR_TCIF7_Msk</a></td></tr>
<tr class="separator:ga4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_HTIF7_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea5b77f87a8292a16891e424759e92da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_HTIF7_Pos)</td></tr>
<tr class="separator:gaea5b77f87a8292a16891e424759e92da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea5b77f87a8292a16891e424759e92da">DMA_ISR_HTIF7_Msk</a></td></tr>
<tr class="separator:ga769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ISR_TEIF7_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf0c9b3644d220947be34de82ae99cde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_ISR_TEIF7_Pos)</td></tr>
<tr class="separator:gaaf0c9b3644d220947be34de82ae99cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf0c9b3644d220947be34de82ae99cde">DMA_ISR_TEIF7_Msk</a></td></tr>
<tr class="separator:gaf8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81339ca59945af094e77a64b662a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF1_Pos)</td></tr>
<tr class="separator:gaafca81339ca59945af094e77a64b662a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafca81339ca59945af094e77a64b662a">DMA_IFCR_CGIF1_Msk</a></td></tr>
<tr class="separator:ga75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad220bbe162cb8ddb8e73cbb535546893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF1_Pos)</td></tr>
<tr class="separator:gad220bbe162cb8ddb8e73cbb535546893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad220bbe162cb8ddb8e73cbb535546893">DMA_IFCR_CTCIF1_Msk</a></td></tr>
<tr class="separator:ga60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF1_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF1_Pos)</td></tr>
<tr class="separator:ga93362ac1d0ec5c893aa665656f3833c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93362ac1d0ec5c893aa665656f3833c4">DMA_IFCR_CHTIF1_Msk</a></td></tr>
<tr class="separator:ga66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF1_Pos)</td></tr>
<tr class="separator:gac4f46e33af7bcd81267658ad0887f2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4f46e33af7bcd81267658ad0887f2b5">DMA_IFCR_CTEIF1_Msk</a></td></tr>
<tr class="separator:ga989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF2_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71192de2619477e600004737575fdadd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF2_Pos)</td></tr>
<tr class="separator:ga71192de2619477e600004737575fdadd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71192de2619477e600004737575fdadd">DMA_IFCR_CGIF2_Msk</a></td></tr>
<tr class="separator:gab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gacfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF2_Pos)</td></tr>
<tr class="separator:ga6c49b9f3a3f134f771e34ee9dbf54b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c49b9f3a3f134f771e34ee9dbf54b6a">DMA_IFCR_CTCIF2_Msk</a></td></tr>
<tr class="separator:ga8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF2_Pos)</td></tr>
<tr class="separator:gab2526b7323a7b8b1e57b0a2d421ade04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab2526b7323a7b8b1e57b0a2d421ade04">DMA_IFCR_CHTIF2_Msk</a></td></tr>
<tr class="separator:ga3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF2_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4739de2a7cb002b64c620a8c96fac104"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF2_Pos)</td></tr>
<tr class="separator:ga4739de2a7cb002b64c620a8c96fac104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4739de2a7cb002b64c620a8c96fac104">DMA_IFCR_CTEIF2_Msk</a></td></tr>
<tr class="separator:ga4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF3_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga629d1c4d7f7168ce1f41f76461033705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF3_Pos)</td></tr>
<tr class="separator:ga629d1c4d7f7168ce1f41f76461033705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga629d1c4d7f7168ce1f41f76461033705">DMA_IFCR_CGIF3_Msk</a></td></tr>
<tr class="separator:ga0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2127474579593af9d87b1407265d2fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF3_Pos)</td></tr>
<tr class="separator:ga2127474579593af9d87b1407265d2fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2127474579593af9d87b1407265d2fe0">DMA_IFCR_CTCIF3_Msk</a></td></tr>
<tr class="separator:gaccb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF3_Pos)</td></tr>
<tr class="separator:gab3e461cfd535f48d2d99f0c824966d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab3e461cfd535f48d2d99f0c824966d6f">DMA_IFCR_CHTIF3_Msk</a></td></tr>
<tr class="separator:ga2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF3_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28803defcca6317abbaeccc5605cf8b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF3_Pos)</td></tr>
<tr class="separator:ga28803defcca6317abbaeccc5605cf8b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28803defcca6317abbaeccc5605cf8b3">DMA_IFCR_CTEIF3_Msk</a></td></tr>
<tr class="separator:ga59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga559688e76f9ea0d0097398dfc1675e87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF4_Pos)</td></tr>
<tr class="separator:ga559688e76f9ea0d0097398dfc1675e87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga559688e76f9ea0d0097398dfc1675e87">DMA_IFCR_CGIF4_Msk</a></td></tr>
<tr class="separator:ga73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF4_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF4_Pos)</td></tr>
<tr class="separator:ga8d5a73a1c30d08e5d638983c71a7a11c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d5a73a1c30d08e5d638983c71a7a11c">DMA_IFCR_CTCIF4_Msk</a></td></tr>
<tr class="separator:ga34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF4_Pos)</td></tr>
<tr class="separator:ga9f626bff6ed0977787a137db9e5bf8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f626bff6ed0977787a137db9e5bf8f3">DMA_IFCR_CHTIF4_Msk</a></td></tr>
<tr class="separator:ga950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4822afffc3effe5915ef34bd2b63a544"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF4_Pos)</td></tr>
<tr class="separator:ga4822afffc3effe5915ef34bd2b63a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4822afffc3effe5915ef34bd2b63a544">DMA_IFCR_CTEIF4_Msk</a></td></tr>
<tr class="separator:ga6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF5_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbcd140135e230eb7269bc76765d382a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF5_Pos)</td></tr>
<tr class="separator:gabbcd140135e230eb7269bc76765d382a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbcd140135e230eb7269bc76765d382a">DMA_IFCR_CGIF5_Msk</a></td></tr>
<tr class="separator:ga943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF5_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:gacccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f172003a70896fc632ee13e577bc684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF5_Pos)</td></tr>
<tr class="separator:ga6f172003a70896fc632ee13e577bc684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f172003a70896fc632ee13e577bc684">DMA_IFCR_CTCIF5_Msk</a></td></tr>
<tr class="separator:gaae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF5_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF5_Pos)</td></tr>
<tr class="separator:ga5ead1ae728d11546c609a4b3258a43cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ead1ae728d11546c609a4b3258a43cd">DMA_IFCR_CHTIF5_Msk</a></td></tr>
<tr class="separator:ga3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF5_Pos</b>&#160;&#160;&#160;(19U)</td></tr>
<tr class="separator:ga9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f2c3111dd90e84f62722510e32697e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF5_Pos)</td></tr>
<tr class="separator:ga9f2c3111dd90e84f62722510e32697e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f2c3111dd90e84f62722510e32697e4">DMA_IFCR_CTEIF5_Msk</a></td></tr>
<tr class="separator:ga6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF6_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f1c47744a404b385329674a94579b4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF6_Pos)</td></tr>
<tr class="separator:ga0f1c47744a404b385329674a94579b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f1c47744a404b385329674a94579b4d">DMA_IFCR_CGIF6_Msk</a></td></tr>
<tr class="separator:ga7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF6_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF6_Pos)</td></tr>
<tr class="separator:ga5a0a844b994d2de4e44b2666d3ee4020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a0a844b994d2de4e44b2666d3ee4020">DMA_IFCR_CTCIF6_Msk</a></td></tr>
<tr class="separator:gac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF6_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF6_Pos)</td></tr>
<tr class="separator:ga2b1313e55a28937bdd073af20eb2d3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b1313e55a28937bdd073af20eb2d3cb">DMA_IFCR_CHTIF6_Msk</a></td></tr>
<tr class="separator:gae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF6_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF6_Pos)</td></tr>
<tr class="separator:gaa47f9c6315d0d006a4e8ea49508114c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa47f9c6315d0d006a4e8ea49508114c0">DMA_IFCR_CTEIF6_Msk</a></td></tr>
<tr class="separator:ga1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CGIF7_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CGIF7_Pos)</td></tr>
<tr class="separator:ga6efd58f74d49c8fa034d52a38f5649ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6efd58f74d49c8fa034d52a38f5649ed">DMA_IFCR_CGIF7_Msk</a></td></tr>
<tr class="separator:gaad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTCIF7_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50594831aa1c987fae982c611a9e15fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTCIF7_Pos)</td></tr>
<tr class="separator:ga50594831aa1c987fae982c611a9e15fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50594831aa1c987fae982c611a9e15fc">DMA_IFCR_CTCIF7_Msk</a></td></tr>
<tr class="separator:gac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CHTIF7_Pos</b>&#160;&#160;&#160;(26U)</td></tr>
<tr class="separator:ga03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CHTIF7_Pos)</td></tr>
<tr class="separator:ga394b27f69e703bd1dc9a9f33a37a990d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga394b27f69e703bd1dc9a9f33a37a990d">DMA_IFCR_CHTIF7_Msk</a></td></tr>
<tr class="separator:gaa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_IFCR_CTEIF7_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a126a30edb722263251fe5d0ceae6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_IFCR_CTEIF7_Pos)</td></tr>
<tr class="separator:ga85a126a30edb722263251fe5d0ceae6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85a126a30edb722263251fe5d0ceae6c">DMA_IFCR_CTEIF7_Msk</a></td></tr>
<tr class="separator:ga4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_EN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_EN_Pos)</td></tr>
<tr class="separator:ga6c98f3e087f4c044397cfd2d7e5ce7af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c98f3e087f4c044397cfd2d7e5ce7af">DMA_CCR_EN_Msk</a></td></tr>
<tr class="separator:gababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_TCIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gabe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_TCIE_Pos)</td></tr>
<tr class="separator:gaef79d2345bc6bf22d465e0c8ef3592e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef79d2345bc6bf22d465e0c8ef3592e0">DMA_CCR_TCIE_Msk</a></td></tr>
<tr class="separator:gaaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_HTIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cf0cff13434afd29515a971b42a37f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_HTIE_Pos)</td></tr>
<tr class="separator:ga0cf0cff13434afd29515a971b42a37f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cf0cff13434afd29515a971b42a37f6">DMA_CCR_HTIE_Msk</a></td></tr>
<tr class="separator:ga0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_TEIE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_TEIE_Pos)</td></tr>
<tr class="separator:ga72b604ae976f8a76fd8bec74cf8a740f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72b604ae976f8a76fd8bec74cf8a740f">DMA_CCR_TEIE_Msk</a></td></tr>
<tr class="separator:ga3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_DIR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_DIR_Pos)</td></tr>
<tr class="separator:ga8e5dcfd5d097dbde187a6685bb211c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e5dcfd5d097dbde187a6685bb211c26">DMA_CCR_DIR_Msk</a></td></tr>
<tr class="separator:ga8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_CIRC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae193971f396ec153ee7b0548a3c48b43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_CIRC_Pos)</td></tr>
<tr class="separator:gae193971f396ec153ee7b0548a3c48b43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae193971f396ec153ee7b0548a3c48b43">DMA_CCR_CIRC_Msk</a></td></tr>
<tr class="separator:ga445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PINC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b94c11e212ec0d02a1c318909033437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_PINC_Pos)</td></tr>
<tr class="separator:ga5b94c11e212ec0d02a1c318909033437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b94c11e212ec0d02a1c318909033437">DMA_CCR_PINC_Msk</a></td></tr>
<tr class="separator:ga028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MINC_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaf2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2ca356e4f635c16849392655d3b9dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_MINC_Pos)</td></tr>
<tr class="separator:gabb2ca356e4f635c16849392655d3b9dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabb2ca356e4f635c16849392655d3b9dd">DMA_CCR_MINC_Msk</a></td></tr>
<tr class="separator:gaa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PSIZE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:gadae59fa854e52290fc47acef7ddd6f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadae59fa854e52290fc47acef7ddd6f8d">DMA_CCR_PSIZE_Msk</a></td></tr>
<tr class="separator:ga1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; DMA_CCR_PSIZE_Pos)</td></tr>
<tr class="separator:ga8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MSIZE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c808385ecd238b095a02d85298c9f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:gaa3c808385ecd238b095a02d85298c9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c808385ecd238b095a02d85298c9f6">DMA_CCR_MSIZE_Msk</a></td></tr>
<tr class="separator:ga492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; DMA_CCR_MSIZE_Pos)</td></tr>
<tr class="separator:ga60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_PL_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga58ab0dfa59b749016e1c6a40e0c8d831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58ab0dfa59b749016e1c6a40e0c8d831">DMA_CCR_PL_Msk</a></td></tr>
<tr class="separator:ga97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:gaa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; DMA_CCR_PL_Pos)</td></tr>
<tr class="separator:ga82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CCR_MEM2MEM_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae5d87d39e76e413ecfd4135d1d069aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97140fa074f33a93bcbd77519b5eb383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DMA_CCR_MEM2MEM_Pos)</td></tr>
<tr class="separator:ga97140fa074f33a93bcbd77519b5eb383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c87a41026384e25fe2312d03af76215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c87a41026384e25fe2312d03af76215">DMA_CCR_MEM2MEM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97140fa074f33a93bcbd77519b5eb383">DMA_CCR_MEM2MEM_Msk</a></td></tr>
<tr class="separator:ga5c87a41026384e25fe2312d03af76215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CNDTR_NDT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fb27883d05db94d55f910f05d5c430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; DMA_CNDTR_NDT_Pos)</td></tr>
<tr class="separator:ga40fb27883d05db94d55f910f05d5c430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40fb27883d05db94d55f910f05d5c430">DMA_CNDTR_NDT_Msk</a></td></tr>
<tr class="separator:gad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CPAR_PA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27c56cf129fefefab11773b3f40100a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; DMA_CPAR_PA_Pos)</td></tr>
<tr class="separator:gac27c56cf129fefefab11773b3f40100a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac27c56cf129fefefab11773b3f40100a">DMA_CPAR_PA_Msk</a></td></tr>
<tr class="separator:gaa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CMAR_MA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586545e18a7bb57d01798ae3376cf6af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; DMA_CMAR_MA_Pos)</td></tr>
<tr class="separator:ga586545e18a7bb57d01798ae3376cf6af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga586545e18a7bb57d01798ae3376cf6af">DMA_CMAR_MA_Msk</a></td></tr>
<tr class="separator:gaacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_AWD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa1c2e0f2c5f57df27447e2c4055d1a3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SR_AWD_Pos)</td></tr>
<tr class="separator:gad1f5cef448ce47b4bf2e3d71ed7debf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1f5cef448ce47b4bf2e3d71ed7debf3">ADC_SR_AWD_Msk</a></td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a7411f47868c7e93f729eedb90b8eb6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_EOS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6a7411f47868c7e93f729eedb90b8eb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa83983f594f483307900f86f7f7090bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa83983f594f483307900f86f7f7090bc">ADC_SR_EOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SR_EOS_Pos)</td></tr>
<tr class="separator:gaa83983f594f483307900f86f7f7090bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9fee0a4023d7ae180a3ff20e4598e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9fee0a4023d7ae180a3ff20e4598e4">ADC_SR_EOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa83983f594f483307900f86f7f7090bc">ADC_SR_EOS_Msk</a></td></tr>
<tr class="separator:ga5e9fee0a4023d7ae180a3ff20e4598e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc734027e95ca4c7037d544dd3bff6a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_JEOS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gacc734027e95ca4c7037d544dd3bff6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58053440de474b1af00450dd46d161ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SR_JEOS_Pos)</td></tr>
<tr class="separator:ga58053440de474b1af00450dd46d161ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec1b74ebc2dc55907f978d32d77980ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga58053440de474b1af00450dd46d161ca">ADC_SR_JEOS_Msk</a></td></tr>
<tr class="separator:gaec1b74ebc2dc55907f978d32d77980ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_JSTRT_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga66b7ea4bf6dc5c2b0406d52f5c728716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SR_JSTRT_Pos)</td></tr>
<tr class="separator:ga72dec61b0a9eaf8380b4ba19e8bd3750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga72dec61b0a9eaf8380b4ba19e8bd3750">ADC_SR_JSTRT_Msk</a></td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a6327becffbd34525a0960e7be990e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_STRT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga21a6327becffbd34525a0960e7be990e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SR_STRT_Pos)</td></tr>
<tr class="separator:gaabffe4cd9e85d28f2e29d16acf305c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaabffe4cd9e85d28f2e29d16acf305c48">ADC_SR_STRT_Msk</a></td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_EOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5e9fee0a4023d7ae180a3ff20e4598e4">ADC_SR_EOS</a>)</td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SR_JEOC</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaec1b74ebc2dc55907f978d32d77980ed">ADC_SR_JEOS</a>)</td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_AWDCH_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593a52bc26648e0eceef061f5a8c32e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga0cc3a347eb0150e7f476f67df64e2276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0cc3a347eb0150e7f476f67df64e2276">ADC_CR1_AWDCH_Msk</a></td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18725d77c35c173cdb5bdab658d9dace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace">ADC_CR1_AWDCH_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga18725d77c35c173cdb5bdab658d9dace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae">ADC_CR1_AWDCH_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gafcd37244d74db7c9a34a4f08b94301ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625eebdc95937325cad90a151853f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0">ADC_CR1_AWDCH_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:ga625eebdc95937325cad90a151853f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb768d4aafbabc114d4650cf962392ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec">ADC_CR1_AWDCH_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gafb768d4aafbabc114d4650cf962392ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee">ADC_CR1_AWDCH_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_CR1_AWDCH_Pos)</td></tr>
<tr class="separator:gaf37f3c0d7c72192803d0772e076cf8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4663134e8581d1c9ab01af31b78bef01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_EOSIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga4663134e8581d1c9ab01af31b78bef01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8400c871d28240705ab3c5411e0ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8400c871d28240705ab3c5411e0ecd">ADC_CR1_EOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_EOSIE_Pos)</td></tr>
<tr class="separator:gaeb8400c871d28240705ab3c5411e0ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e1494e4756b880e596444163ae00933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1494e4756b880e596444163ae00933">ADC_CR1_EOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb8400c871d28240705ab3c5411e0ecd">ADC_CR1_EOSIE_Msk</a></td></tr>
<tr class="separator:ga9e1494e4756b880e596444163ae00933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga553aa50487015ce07880bd3c62887698"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_AWDIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga553aa50487015ce07880bd3c62887698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_AWDIE_Pos)</td></tr>
<tr class="separator:ga34c5eb25f1b9dc807fabc06c90fe9df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34c5eb25f1b9dc807fabc06c90fe9df6">ADC_CR1_AWDIE_Msk</a></td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28e183d02cb36da258a2f4d5b845ac93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_JEOSIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga28e183d02cb36da258a2f4d5b845ac93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769ee97424840b20c26726877432df92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_JEOSIE_Pos)</td></tr>
<tr class="separator:ga769ee97424840b20c26726877432df92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga902897b3a7b1cf30db9551f0cf3ca37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga769ee97424840b20c26726877432df92">ADC_CR1_JEOSIE_Msk</a></td></tr>
<tr class="separator:ga902897b3a7b1cf30db9551f0cf3ca37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_SCAN_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga4dcc7aec82792bc0439ebf0eaa871d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ae87fc99e54856233fe19c05947821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_SCAN_Pos)</td></tr>
<tr class="separator:ga3ae87fc99e54856233fe19c05947821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ae87fc99e54856233fe19c05947821d">ADC_CR1_SCAN_Msk</a></td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_AWDSGL_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1cc219fd4025d88bd77dfb2824e4a42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a58382bba04769e4baef8f36390f648"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_AWDSGL_Pos)</td></tr>
<tr class="separator:ga2a58382bba04769e4baef8f36390f648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a58382bba04769e4baef8f36390f648">ADC_CR1_AWDSGL_Msk</a></td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac65ab808d9f67501a3e032f6e093baa7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_JAUTO_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac65ab808d9f67501a3e032f6e093baa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_JAUTO_Pos)</td></tr>
<tr class="separator:ga7cfa0d38cd6dfd5ed09673558ccadacf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7cfa0d38cd6dfd5ed09673558ccadacf">ADC_CR1_JAUTO_Msk</a></td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga394271f323587db3ea21731046b69004"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_DISCEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga394271f323587db3ea21731046b69004"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_DISCEN_Pos)</td></tr>
<tr class="separator:gad69e1c5ba0421fe9b33109a3789be1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad69e1c5ba0421fe9b33109a3789be1a5">ADC_CR1_DISCEN_Msk</a></td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_JDISCEN_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad2e2019ed8fe62389fe06843f9bbc265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5059f8684f70119fff571d8c79bbaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_JDISCEN_Pos)</td></tr>
<tr class="separator:gaae5059f8684f70119fff571d8c79bbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae5059f8684f70119fff571d8c79bbaf">ADC_CR1_JDISCEN_Msk</a></td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga418d84715b6f383cea1ca241d0c76194"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_DISCNUM_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga418d84715b6f383cea1ca241d0c76194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:gafee42b4ef0f4cb5b0ab45fc78f3e27f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafee42b4ef0f4cb5b0ab45fc78f3e27f9">ADC_CR1_DISCNUM_Msk</a></td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce">ADC_CR1_DISCNUM_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:ga59ff81db7def261f0e84d5dbb6cca1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39940d3611126052f4f748934c629ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf">ADC_CR1_DISCNUM_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:ga39940d3611126052f4f748934c629ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e">ADC_CR1_DISCNUM_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CR1_DISCNUM_Pos)</td></tr>
<tr class="separator:gab73d5fdf276f5ef3965afdda78ac9e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_JAWDEN_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:ga78cb5899a747da3e5013ad44934b5c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_JAWDEN_Pos)</td></tr>
<tr class="separator:ga29a30d56ef1ba75b52db631e367b13bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29a30d56ef1ba75b52db631e367b13bb">ADC_CR1_JAWDEN_Msk</a></td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4078327f9219b87d0627ad53f27e25a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_AWDEN_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:gaf4078327f9219b87d0627ad53f27e25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815cfd0e3ad3eed4424caf312550da16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR1_AWDEN_Pos)</td></tr>
<tr class="separator:ga815cfd0e3ad3eed4424caf312550da16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga815cfd0e3ad3eed4424caf312550da16">ADC_CR1_AWDEN_Msk</a></td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_EOCIE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e1494e4756b880e596444163ae00933">ADC_CR1_EOSIE</a>)</td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR1_JEOCIE</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga902897b3a7b1cf30db9551f0cf3ca37a">ADC_CR1_JEOSIE</a>)</td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_ADON_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga234ecbd845e8f7b48fab4b3f1e12e788"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_ADON_Pos)</td></tr>
<tr class="separator:ga523c9c51b9eefe42cc33dec9dbcd7091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga523c9c51b9eefe42cc33dec9dbcd7091">ADC_CR2_ADON_Msk</a></td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4401869d89774c7f187aa72c3f9fae2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_CONT_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gab4401869d89774c7f187aa72c3f9fae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a1c4bf40a36bd05804f1083f745914"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_CONT_Pos)</td></tr>
<tr class="separator:ga69a1c4bf40a36bd05804f1083f745914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69a1c4bf40a36bd05804f1083f745914">ADC_CR2_CONT_Msk</a></td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1b1da94faed3bc82eeb63209c7112c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_CAL_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa1b1da94faed3bc82eeb63209c7112c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565a8e7b7dc3f8e3d8af82279d0c6694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga565a8e7b7dc3f8e3d8af82279d0c6694">ADC_CR2_CAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_CAL_Pos)</td></tr>
<tr class="separator:ga565a8e7b7dc3f8e3d8af82279d0c6694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2932a0004cf17558c1445f79baac54a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1">ADC_CR2_CAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga565a8e7b7dc3f8e3d8af82279d0c6694">ADC_CR2_CAL_Msk</a></td></tr>
<tr class="separator:ga2932a0004cf17558c1445f79baac54a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfb4445d0cf8ff4ea484ef44c0c7bbd9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_RSTCAL_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gabfb4445d0cf8ff4ea484ef44c0c7bbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489d61acf9279943e431c2ac2a5a08cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga489d61acf9279943e431c2ac2a5a08cb">ADC_CR2_RSTCAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_RSTCAL_Pos)</td></tr>
<tr class="separator:ga489d61acf9279943e431c2ac2a5a08cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76a91ece4a71450541ef2637fdcdfdea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea">ADC_CR2_RSTCAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga489d61acf9279943e431c2ac2a5a08cb">ADC_CR2_RSTCAL_Msk</a></td></tr>
<tr class="separator:ga76a91ece4a71450541ef2637fdcdfdea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_DMA_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga8edaebc5ec9c7cf465e7810189052ffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_DMA_Pos)</td></tr>
<tr class="separator:gad9bfa1dd15f4531ef79131a4a2810342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad9bfa1dd15f4531ef79131a4a2810342">ADC_CR2_DMA_Msk</a></td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6422927e869ce87e289e796dcf0067c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_ALIGN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6422927e869ce87e289e796dcf0067c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_ALIGN_Pos)</td></tr>
<tr class="separator:gada0bca3543546c0f5c893a4a99a4ddcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada0bca3543546c0f5c893a4a99a4ddcc">ADC_CR2_ALIGN_Msk</a></td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d64811b8292d3145622b767f859e3b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_JEXTSEL_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga6d64811b8292d3145622b767f859e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga57147ca3b182775bc6708bd7edad0a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57147ca3b182775bc6708bd7edad0a8d">ADC_CR2_JEXTSEL_Msk</a></td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa70c1f30e2101e2177ce564440203ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3">ADC_CR2_JEXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:gaa70c1f30e2101e2177ce564440203ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b">ADC_CR2_JEXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga99fa4a240d34ce231d6d0543bac7fd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga571bb97f950181fedbc0d4756482713d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d">ADC_CR2_JEXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CR2_JEXTSEL_Pos)</td></tr>
<tr class="separator:ga571bb97f950181fedbc0d4756482713d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69df0176844c85dbb162acc03f816f27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_JEXTTRIG_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga69df0176844c85dbb162acc03f816f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f922c57e54862b21d797e26c2f6f69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42f922c57e54862b21d797e26c2f6f69">ADC_CR2_JEXTTRIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_JEXTTRIG_Pos)</td></tr>
<tr class="separator:ga42f922c57e54862b21d797e26c2f6f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17af96980f14bc008357812c13bc4b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3">ADC_CR2_JEXTTRIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42f922c57e54862b21d797e26c2f6f69">ADC_CR2_JEXTTRIG_Msk</a></td></tr>
<tr class="separator:gaa17af96980f14bc008357812c13bc4b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98246071e8135d0b92366024e474511c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_EXTSEL_Pos</b>&#160;&#160;&#160;(17U)</td></tr>
<tr class="separator:ga98246071e8135d0b92366024e474511c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4979d74537d34ce18573d072e33408"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:gaef4979d74537d34ce18573d072e33408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef4979d74537d34ce18573d072e33408">ADC_CR2_EXTSEL_Msk</a></td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b">ADC_CR2_EXTSEL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga9410c7fd93f6d0b157ede745ee269d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a6725419743a8d01b4a223609952893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893">ADC_CR2_EXTSEL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga5a6725419743a8d01b4a223609952893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c2322988b5fff19d012d9179d412ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0">ADC_CR2_EXTSEL_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_CR2_EXTSEL_Pos)</td></tr>
<tr class="separator:ga5c2322988b5fff19d012d9179d412ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99cc70d19a5d9adaf310800a92739fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_EXTTRIG_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gae99cc70d19a5d9adaf310800a92739fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4cc2b1ad6b745305898bcc7148a5ce5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4cc2b1ad6b745305898bcc7148a5ce5">ADC_CR2_EXTTRIG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_EXTTRIG_Pos)</td></tr>
<tr class="separator:gab4cc2b1ad6b745305898bcc7148a5ce5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c">ADC_CR2_EXTTRIG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4cc2b1ad6b745305898bcc7148a5ce5">ADC_CR2_EXTTRIG_Msk</a></td></tr>
<tr class="separator:ga1c0cfed2e6b3dfe7a8794b29822e314c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_JSWSTART_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga3c5de0a53e5697dcb16759a12c47c7a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_JSWSTART_Pos)</td></tr>
<tr class="separator:gac1555cd00a88accf874a2bda2c0ac8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac1555cd00a88accf874a2bda2c0ac8d4">ADC_CR2_JSWSTART_Msk</a></td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_SWSTART_Pos</b>&#160;&#160;&#160;(22U)</td></tr>
<tr class="separator:gaf78afe48fe6fdadf00d3c37cfed860a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c16a177295208be4bed45f350c315e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_SWSTART_Pos)</td></tr>
<tr class="separator:gaa5c16a177295208be4bed45f350c315e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c16a177295208be4bed45f350c315e">ADC_CR2_SWSTART_Msk</a></td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eaf647f4f17471602fa3fe645c85ff5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_CR2_TSVREFE_Pos</b>&#160;&#160;&#160;(23U)</td></tr>
<tr class="separator:ga0eaf647f4f17471602fa3fe645c85ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb06a01ac943519a8eb1ef26f8a28713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb06a01ac943519a8eb1ef26f8a28713">ADC_CR2_TSVREFE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_CR2_TSVREFE_Pos)</td></tr>
<tr class="separator:gacb06a01ac943519a8eb1ef26f8a28713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae97d1f61aa9d8c2279557f18e7303308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308">ADC_CR2_TSVREFE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb06a01ac943519a8eb1ef26f8a28713">ADC_CR2_TSVREFE_Msk</a></td></tr>
<tr class="separator:gae97d1f61aa9d8c2279557f18e7303308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2d3f858e16869682edb4fd672167f9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP10_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad2d3f858e16869682edb4fd672167f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa436e3f99d6260a7c0d93c2c7b9e06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</td></tr>
<tr class="separator:gaa436e3f99d6260a7c0d93c2c7b9e06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa436e3f99d6260a7c0d93c2c7b9e06e0">ADC_SMPR1_SMP10_Msk</a></td></tr>
<tr class="separator:ga32242a2c2156a012a7343bcb43d490d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8996c53042759f01e966fb00351ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf">ADC_SMPR1_SMP10_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</td></tr>
<tr class="separator:ga8a8996c53042759f01e966fb00351ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61">ADC_SMPR1_SMP10_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</td></tr>
<tr class="separator:ga42b96f058436c8bdcfabe1e08c7edd61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded">ADC_SMPR1_SMP10_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP10_Pos)</td></tr>
<tr class="separator:ga289d89b4d92d7f685a8e44aeb9ddcded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0f3653aea6b1db3875f59d5c3bdc74"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP11_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga6b0f3653aea6b1db3875f59d5c3bdc74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bed6ca83db1864feb7eb926d8228c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</td></tr>
<tr class="separator:ga2bed6ca83db1864feb7eb926d8228c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bed6ca83db1864feb7eb926d8228c85">ADC_SMPR1_SMP11_Msk</a></td></tr>
<tr class="separator:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60780d613953f48a2dfc8debce72fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28">ADC_SMPR1_SMP11_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</td></tr>
<tr class="separator:ga60780d613953f48a2dfc8debce72fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d">ADC_SMPR1_SMP11_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</td></tr>
<tr class="separator:gaa61e1dbafcae3e1c8eae4320a6e5ec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2">ADC_SMPR1_SMP11_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP11_Pos)</td></tr>
<tr class="separator:ga93a876a9a6d90cd30456433b7e38c3f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb6169f9cd1e9c488526140dcbf464c2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP12_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaeb6169f9cd1e9c488526140dcbf464c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae18d279a21d7ce940d6969500a25a13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</td></tr>
<tr class="separator:gae18d279a21d7ce940d6969500a25a13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae18d279a21d7ce940d6969500a25a13b">ADC_SMPR1_SMP12_Msk</a></td></tr>
<tr class="separator:ga433b5a7d944666fb7abed3b107c352fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2">ADC_SMPR1_SMP12_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</td></tr>
<tr class="separator:gaaaac6ae97c00276d7472bc92a9edd6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c">ADC_SMPR1_SMP12_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</td></tr>
<tr class="separator:ga6020f9d742e15650ad919aaccaf2ff6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9">ADC_SMPR1_SMP12_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP12_Pos)</td></tr>
<tr class="separator:gadb59adb544d416e91ea0c12d4f39ccc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9093533a0a301bae03822d9f8bfc7597"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP13_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9093533a0a301bae03822d9f8bfc7597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b2a1ff66bccc991c783ceca1d69cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</td></tr>
<tr class="separator:gaa0b2a1ff66bccc991c783ceca1d69cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b2a1ff66bccc991c783ceca1d69cfd">ADC_SMPR1_SMP13_Msk</a></td></tr>
<tr class="separator:ga2df120cd93a177ea17946a656259129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553">ADC_SMPR1_SMP13_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</td></tr>
<tr class="separator:ga49e7444d6cf630eccfd52fb4155bd553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1">ADC_SMPR1_SMP13_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</td></tr>
<tr class="separator:gad5d5ad9d8d08feaee18d1f2d8d6787a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4cd285d46485136deb6223377d0b17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c">ADC_SMPR1_SMP13_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP13_Pos)</td></tr>
<tr class="separator:gac4cd285d46485136deb6223377d0b17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2da550ca91822740c151e660e6725475"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP14_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga2da550ca91822740c151e660e6725475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410946d711bfd8069e7eb95d6d83e832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</td></tr>
<tr class="separator:ga410946d711bfd8069e7eb95d6d83e832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga410946d711bfd8069e7eb95d6d83e832">ADC_SMPR1_SMP14_Msk</a></td></tr>
<tr class="separator:gab1574fc02a40f22fc751073e02ebb781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9243898272b1d27018c971eecfa57f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78">ADC_SMPR1_SMP14_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</td></tr>
<tr class="separator:ga9243898272b1d27018c971eecfa57f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22">ADC_SMPR1_SMP14_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</td></tr>
<tr class="separator:ga1016b8ca359247491a2a0a5d77aa1c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e658a8b72bac244bf919a874690e49e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e">ADC_SMPR1_SMP14_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP14_Pos)</td></tr>
<tr class="separator:ga8e658a8b72bac244bf919a874690e49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4a9dac15edbf7dbc2fa521e57cd0929"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP15_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf4a9dac15edbf7dbc2fa521e57cd0929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd307278f68d42fad28c9a549cee495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</td></tr>
<tr class="separator:ga2bd307278f68d42fad28c9a549cee495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2bd307278f68d42fad28c9a549cee495">ADC_SMPR1_SMP15_Msk</a></td></tr>
<tr class="separator:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584">ADC_SMPR1_SMP15_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</td></tr>
<tr class="separator:gac5f8e555f5ece2ee632dd9d6c60d9584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac">ADC_SMPR1_SMP15_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</td></tr>
<tr class="separator:gab978e10b7dcfe6c1b88dd4fef50498ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117">ADC_SMPR1_SMP15_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP15_Pos)</td></tr>
<tr class="separator:ga045285e1c5ab9ae570e37fe627b0e117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad299a50233bbf403f796758fbce28a27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP16_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gad299a50233bbf403f796758fbce28a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf22b25f0b78dab59b1f8d2e1bbceeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</td></tr>
<tr class="separator:gabbf22b25f0b78dab59b1f8d2e1bbceeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbf22b25f0b78dab59b1f8d2e1bbceeb">ADC_SMPR1_SMP16_Msk</a></td></tr>
<tr class="separator:ga2925d05347e46e9c6a970214fa76bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be">ADC_SMPR1_SMP16_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</td></tr>
<tr class="separator:gae1a7d0ef695bd2017bcda3949f0134be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15">ADC_SMPR1_SMP16_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</td></tr>
<tr class="separator:ga793ff2f46f51e1d485a9bd728687bf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade321fdbf74f830e54951ccfca285686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686">ADC_SMPR1_SMP16_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP16_Pos)</td></tr>
<tr class="separator:gade321fdbf74f830e54951ccfca285686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f0af7a5db877331daa8770222909d4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR1_SMP17_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:ga5f0af7a5db877331daa8770222909d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ca754667b1437b01fb0da560d36e10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</td></tr>
<tr class="separator:gac9ca754667b1437b01fb0da560d36e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9ca754667b1437b01fb0da560d36e10">ADC_SMPR1_SMP17_Msk</a></td></tr>
<tr class="separator:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b004d74f288cb191bfc6a327f94480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480">ADC_SMPR1_SMP17_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</td></tr>
<tr class="separator:ga42b004d74f288cb191bfc6a327f94480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1">ADC_SMPR1_SMP17_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</td></tr>
<tr class="separator:ga3ac4c21586d6a353c208a5175906ecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81ceec799a7da2def4f33339bd5e273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273">ADC_SMPR1_SMP17_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR1_SMP17_Pos)</td></tr>
<tr class="separator:gac81ceec799a7da2def4f33339bd5e273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8509ff53fa9599b3e2756b0029701a12"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8509ff53fa9599b3e2756b0029701a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46fc7c440c9969355b4fd542b9a6447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</td></tr>
<tr class="separator:gaa46fc7c440c9969355b4fd542b9a6447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46fc7c440c9969355b4fd542b9a6447">ADC_SMPR2_SMP0_Msk</a></td></tr>
<tr class="separator:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c">ADC_SMPR2_SMP0_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</td></tr>
<tr class="separator:ga1bde59fce56980a59a3dfdb0da7ebe0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d5b6e025d8e70767914c144793b93e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6">ADC_SMPR2_SMP0_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</td></tr>
<tr class="separator:ga1d5b6e025d8e70767914c144793b93e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga361de56c56c45834fc837df349f155dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc">ADC_SMPR2_SMP0_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP0_Pos)</td></tr>
<tr class="separator:ga361de56c56c45834fc837df349f155dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a7d6076724526beda6cb481eb3ea5e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP1_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3a7d6076724526beda6cb481eb3ea5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39b8904a2aa672a622471712507c39c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</td></tr>
<tr class="separator:ga39b8904a2aa672a622471712507c39c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga39b8904a2aa672a622471712507c39c7">ADC_SMPR2_SMP1_Msk</a></td></tr>
<tr class="separator:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6">ADC_SMPR2_SMP1_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</td></tr>
<tr class="separator:gaaa99de1a2d2bbe8921353114d03cb7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2">ADC_SMPR2_SMP1_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</td></tr>
<tr class="separator:gaf6ceb41e5e3cb6ae7da28070bc0b07d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a">ADC_SMPR2_SMP1_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP1_Pos)</td></tr>
<tr class="separator:ga8b9efc8f9488d389301c4a6f9ef4427a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3716b7531126383d5f4f26c55b17a0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP2_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga8f3716b7531126383d5f4f26c55b17a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf47f3ef6dad5ad4ab6a70f7256cce7bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</td></tr>
<tr class="separator:gaf47f3ef6dad5ad4ab6a70f7256cce7bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf47f3ef6dad5ad4ab6a70f7256cce7bf">ADC_SMPR2_SMP2_Msk</a></td></tr>
<tr class="separator:gaea6e1e298372596bcdcdf93e763b3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018">ADC_SMPR2_SMP2_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</td></tr>
<tr class="separator:ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83fe79e3e10b689a209dc5a724f89199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199">ADC_SMPR2_SMP2_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</td></tr>
<tr class="separator:ga83fe79e3e10b689a209dc5a724f89199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad580d376e0a0bcb34183a6d6735b3122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122">ADC_SMPR2_SMP2_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP2_Pos)</td></tr>
<tr class="separator:gad580d376e0a0bcb34183a6d6735b3122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bbf950a5d9f629a48b7f9faebbcc55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP3_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga46bbf950a5d9f629a48b7f9faebbcc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305cad42f0aae469c0f63a79de6bbf2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</td></tr>
<tr class="separator:ga305cad42f0aae469c0f63a79de6bbf2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305cad42f0aae469c0f63a79de6bbf2a">ADC_SMPR2_SMP3_Msk</a></td></tr>
<tr class="separator:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01">ADC_SMPR2_SMP3_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</td></tr>
<tr class="separator:gaa1679a42f67ca4b9b9496dd6000fec01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0">ADC_SMPR2_SMP3_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</td></tr>
<tr class="separator:ga1bf92b0a67dcec9b3c325d58e7e517b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40682268fa8534bd369eb64a329bdf46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46">ADC_SMPR2_SMP3_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP3_Pos)</td></tr>
<tr class="separator:ga40682268fa8534bd369eb64a329bdf46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8fe44c9dc72211b7255b4355462f680"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP4_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad8fe44c9dc72211b7255b4355462f680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d006fba68f1e84ff3bd0ec21f61233"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</td></tr>
<tr class="separator:ga41d006fba68f1e84ff3bd0ec21f61233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga41d006fba68f1e84ff3bd0ec21f61233">ADC_SMPR2_SMP4_Msk</a></td></tr>
<tr class="separator:gaeab838fcf0aace87b2163b96d208bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2">ADC_SMPR2_SMP4_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</td></tr>
<tr class="separator:gae4123bce64dc4f1831f992b09d6db4f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3edf57b459804d17d5a588dd446c763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763">ADC_SMPR2_SMP4_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</td></tr>
<tr class="separator:gad3edf57b459804d17d5a588dd446c763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245">ADC_SMPR2_SMP4_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP4_Pos)</td></tr>
<tr class="separator:gac2a2fd74311c4ffcaed4a8d1a3be2245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdd88f74dea228c26eeb5bcbd9513012"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP5_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gafdd88f74dea228c26eeb5bcbd9513012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b8b4a18f347d72459aa84fd6a2629a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</td></tr>
<tr class="separator:ga9b8b4a18f347d72459aa84fd6a2629a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b8b4a18f347d72459aa84fd6a2629a8">ADC_SMPR2_SMP5_Msk</a></td></tr>
<tr class="separator:ga9500281fa740994b9cfa6a7df8227849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc">ADC_SMPR2_SMP5_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</td></tr>
<tr class="separator:ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88">ADC_SMPR2_SMP5_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</td></tr>
<tr class="separator:gab4de4f6c62646be62d0710dc46eb5e88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e">ADC_SMPR2_SMP5_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP5_Pos)</td></tr>
<tr class="separator:ga6c19081d82f2c6478c6aefc207778e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ad6181795d9407c499d6c5d87c7056"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP6_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:gac7ad6181795d9407c499d6c5d87c7056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63b337299939afb7336f2579bd3a727c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</td></tr>
<tr class="separator:ga63b337299939afb7336f2579bd3a727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63b337299939afb7336f2579bd3a727c">ADC_SMPR2_SMP6_Msk</a></td></tr>
<tr class="separator:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbebc0a7f368e5846408d768603d9b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44">ADC_SMPR2_SMP6_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</td></tr>
<tr class="separator:gadbebc0a7f368e5846408d768603d9b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3">ADC_SMPR2_SMP6_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</td></tr>
<tr class="separator:ga27f59166864f7cd0a5e8e6b4450e72d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4139fac7e8ba3e604e35ba906880f909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909">ADC_SMPR2_SMP6_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP6_Pos)</td></tr>
<tr class="separator:ga4139fac7e8ba3e604e35ba906880f909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb68d22ee2b8a9a6238d08b3c5f0417c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP7_Pos</b>&#160;&#160;&#160;(21U)</td></tr>
<tr class="separator:gaeb68d22ee2b8a9a6238d08b3c5f0417c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f8b7b73b7ac647dd48d114f683afc55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</td></tr>
<tr class="separator:ga8f8b7b73b7ac647dd48d114f683afc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f8b7b73b7ac647dd48d114f683afc55">ADC_SMPR2_SMP7_Msk</a></td></tr>
<tr class="separator:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f30003c59ab6c232d73aa446c77651a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a">ADC_SMPR2_SMP7_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</td></tr>
<tr class="separator:ga6f30003c59ab6c232d73aa446c77651a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c8708fc97082257b43fa4534c721068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068">ADC_SMPR2_SMP7_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</td></tr>
<tr class="separator:ga0c8708fc97082257b43fa4534c721068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e42897bdc25951a73bac060a7a065ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca">ADC_SMPR2_SMP7_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP7_Pos)</td></tr>
<tr class="separator:ga2e42897bdc25951a73bac060a7a065ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45620208290dbe572341227dd291c5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP8_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:gab45620208290dbe572341227dd291c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0390786a9cb491305c18fe615acfd13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</td></tr>
<tr class="separator:ga0390786a9cb491305c18fe615acfd13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0390786a9cb491305c18fe615acfd13f">ADC_SMPR2_SMP8_Msk</a></td></tr>
<tr class="separator:ga0695c289e658b772070a7f29797e9cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5f1d2290107eda2dfee33810779b0f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6">ADC_SMPR2_SMP8_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</td></tr>
<tr class="separator:gab5f1d2290107eda2dfee33810779b0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250">ADC_SMPR2_SMP8_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</td></tr>
<tr class="separator:gabb9ce9d71f989bad0ed686caf4dd5250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d">ADC_SMPR2_SMP8_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP8_Pos)</td></tr>
<tr class="separator:ga3756c6141f55c60da0bcd4d599e7d60d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39bc8143f781965172d5e6e023529abc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SMPR2_SMP9_Pos</b>&#160;&#160;&#160;(27U)</td></tr>
<tr class="separator:ga39bc8143f781965172d5e6e023529abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b124d3d088448db3cd97db242b125cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</td></tr>
<tr class="separator:ga1b124d3d088448db3cd97db242b125cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b124d3d088448db3cd97db242b125cf">ADC_SMPR2_SMP9_Msk</a></td></tr>
<tr class="separator:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f18c89fbaafc74b7d67db74b41423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423">ADC_SMPR2_SMP9_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</td></tr>
<tr class="separator:ga892f18c89fbaafc74b7d67db74b41423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc">ADC_SMPR2_SMP9_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</td></tr>
<tr class="separator:ga3a6949e61c5845a7ff2331b64cb579bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga070135017850599b1e19766c6aa31cd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1">ADC_SMPR2_SMP9_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SMPR2_SMP9_Pos)</td></tr>
<tr class="separator:ga070135017850599b1e19766c6aa31cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593196324c441869e2b7629db926aafd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR1_JOFFSET1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga593196324c441869e2b7629db926aafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_JOFR1_JOFFSET1_Pos)</td></tr>
<tr class="separator:ga4aeb01e5e14a55e3de62770ff3b3d0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76f97130b391455094605a6c803026c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c">ADC_JOFR1_JOFFSET1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aeb01e5e14a55e3de62770ff3b3d0fd">ADC_JOFR1_JOFFSET1_Msk</a></td></tr>
<tr class="separator:gad76f97130b391455094605a6c803026c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15e0dc116f3623901fdda1e743838334"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR2_JOFFSET2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga15e0dc116f3623901fdda1e743838334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_JOFR2_JOFFSET2_Pos)</td></tr>
<tr class="separator:ga21ef3d2ed0de640e567ecefb4c902df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c">ADC_JOFR2_JOFFSET2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga21ef3d2ed0de640e567ecefb4c902df4">ADC_JOFR2_JOFFSET2_Msk</a></td></tr>
<tr class="separator:ga1b15a9e9ce10303e233059c1de6d956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR3_JOFFSET3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad339e95766c1c4dd3ec3ef2fa5856f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e742777e82d2e3a58f789f7785fa530"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_JOFR3_JOFFSET3_Pos)</td></tr>
<tr class="separator:ga8e742777e82d2e3a58f789f7785fa530"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743e4c3a7cefc1a193146e77791c3985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985">ADC_JOFR3_JOFFSET3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e742777e82d2e3a58f789f7785fa530">ADC_JOFR3_JOFFSET3_Msk</a></td></tr>
<tr class="separator:ga743e4c3a7cefc1a193146e77791c3985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JOFR4_JOFFSET4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb1f1ccebbb9c41f3b6bae1f8c587618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga983eba37929e630bc6bec3c1ab411db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_JOFR4_JOFFSET4_Pos)</td></tr>
<tr class="separator:ga983eba37929e630bc6bec3c1ab411db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d">ADC_JOFR4_JOFFSET4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga983eba37929e630bc6bec3c1ab411db5">ADC_JOFR4_JOFFSET4_Msk</a></td></tr>
<tr class="separator:gada0937f2f6a64bd6b7531ad553471b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_HTR_HT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a635538ea4e4daa6b302e0d2d5c0932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9097907041c9d3893ab46b359ade4b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_HTR_HT_Pos)</td></tr>
<tr class="separator:ga9097907041c9d3893ab46b359ade4b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9097907041c9d3893ab46b359ade4b00">ADC_HTR_HT_Msk</a></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_LTR_LT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga309e0c5c17cfe008132dbc95924ba0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; ADC_LTR_LT_Pos)</td></tr>
<tr class="separator:gad1c59cf6098c3ba86d00ff2eabbee680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c59cf6098c3ba86d00ff2eabbee680">ADC_LTR_LT_Msk</a></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881b03d9be116c006dab51c6c46aee4e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ13_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga881b03d9be116c006dab51c6c46aee4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08e9c7dc59718bbfbf1a3db4eba22f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:ga08e9c7dc59718bbfbf1a3db4eba22f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08e9c7dc59718bbfbf1a3db4eba22f86">ADC_SQR1_SQ13_Msk</a></td></tr>
<tr class="separator:ga1ae1998c0dd11275958e7347a92852fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08">ADC_SQR1_SQ13_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:ga40d24ddd458198e7731d5abf9d15fc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f">ADC_SQR1_SQ13_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:gaccdca8b0f3cab9f62ae2ffbb9c30546f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad">ADC_SQR1_SQ13_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:ga37e8723bfdc43da0b86e40a49b78c9ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412374f7ce1f62ee187c819391898778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778">ADC_SQR1_SQ13_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:ga412374f7ce1f62ee187c819391898778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028">ADC_SQR1_SQ13_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ13_Pos)</td></tr>
<tr class="separator:ga05ca5e303f844f512c9a9cb5df9a1028"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca511d19962e09ad2294844874a00de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ14_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga6ca511d19962e09ad2294844874a00de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16eaf610307245433e59aee05bfe254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:gac16eaf610307245433e59aee05bfe254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac16eaf610307245433e59aee05bfe254">ADC_SQR1_SQ14_Msk</a></td></tr>
<tr class="separator:gab0251199146cb3d0d2c1c0608fbca585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212">ADC_SQR1_SQ14_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:gacde3a6d9e94aa1c2399e335911fd6212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4">ADC_SQR1_SQ14_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0">ADC_SQR1_SQ14_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:gaeea616e444521cd58c5d8d574c47ccf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae">ADC_SQR1_SQ14_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:ga0e0c9439633fb5c67c8f2138c9d2efae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e">ADC_SQR1_SQ14_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ14_Pos)</td></tr>
<tr class="separator:gaea22b4dd0fbb26d2a0babbc483778b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21eb97eeceffa9eb2cd4aea37af8b13f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ15_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga21eb97eeceffa9eb2cd4aea37af8b13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dcdc56b5476a5cbed60e74735574831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:ga2dcdc56b5476a5cbed60e74735574831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2dcdc56b5476a5cbed60e74735574831">ADC_SQR1_SQ15_Msk</a></td></tr>
<tr class="separator:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b">ADC_SQR1_SQ15_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:gacbfbc70f67ce1d8f227e17a7f19c123b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a">ADC_SQR1_SQ15_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:gac00e343ff0dd8f1f29e897148e3e070a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03">ADC_SQR1_SQ15_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:gab63443b0c5a2eca60a8c9714f6f31c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf676d45ba227a2dc641b2afadfa7852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852">ADC_SQR1_SQ15_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:gadf676d45ba227a2dc641b2afadfa7852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2">ADC_SQR1_SQ15_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ15_Pos)</td></tr>
<tr class="separator:ga7dbc07d0904f60abcc15827ccab1a8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga175666e476ceceebaa0f3267aeb6ea09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_SQ16_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga175666e476ceceebaa0f3267aeb6ea09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddb795f3c7a42aba72d3961e19cc7fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:gabddb795f3c7a42aba72d3961e19cc7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabddb795f3c7a42aba72d3961e19cc7fc">ADC_SQR1_SQ16_Msk</a></td></tr>
<tr class="separator:gafecb33099669a080cede6ce0236389e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9">ADC_SQR1_SQ16_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:ga3404d0bf04b8561bf93455d968b77ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1">ADC_SQR1_SQ16_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:ga7ea6af777051f14be5cf166dd4ae69d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf59e4a113346ac3daf6829c3321444f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5">ADC_SQR1_SQ16_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:gaf59e4a113346ac3daf6829c3321444f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55">ADC_SQR1_SQ16_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:ga6052517e5fcab3f58c42b59fb3ffee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af851b5898b4421958e7a100602c8cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd">ADC_SQR1_SQ16_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR1_SQ16_Pos)</td></tr>
<tr class="separator:ga7af851b5898b4421958e7a100602c8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58db108cdbc75716bedb45ba9fabe727"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR1_L_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga58db108cdbc75716bedb45ba9fabe727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11490606e7ecc26985deed271f7ff57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gac11490606e7ecc26985deed271f7ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac11490606e7ecc26985deed271f7ff57">ADC_SQR1_L_Msk</a></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c">ADC_SQR1_L_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga00ec56fbf232492ec12c954e27d03c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52708c6570da08c295603e5b52461ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd">ADC_SQR1_L_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga52708c6570da08c295603e5b52461ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558">ADC_SQR1_L_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:ga8b914eeb128157c4acf6f6b9a4be5558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffdd34daa55da53d18055417ae895c47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47">ADC_SQR1_L_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; ADC_SQR1_L_Pos)</td></tr>
<tr class="separator:gaffdd34daa55da53d18055417ae895c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga589d869844063982a6fc59daa2d49aee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ7_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga589d869844063982a6fc59daa2d49aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee89c65015de91a4fc92b922bcef81fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:gaee89c65015de91a4fc92b922bcef81fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee89c65015de91a4fc92b922bcef81fe">ADC_SQR2_SQ7_Msk</a></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12bbc822c10582a80f7e20a11038ce96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96">ADC_SQR2_SQ7_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga12bbc822c10582a80f7e20a11038ce96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6">ADC_SQR2_SQ7_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga3d0d7daf3b6db6ff4fa382495f6127c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74bda24f18a95261661a944cecf45a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52">ADC_SQR2_SQ7_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga74bda24f18a95261661a944cecf45a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af">ADC_SQR2_SQ7_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2697675d008dda4e6a4905fc0f8d22af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac">ADC_SQR2_SQ7_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ7_Pos)</td></tr>
<tr class="separator:ga2c46dd0f30ef85094ca0cde2e8c00dac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ8_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaab83e34058c7c593c58b4fc8f7d27084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152be162b9262d76b7a59b4c0f25956"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga9152be162b9262d76b7a59b4c0f25956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9152be162b9262d76b7a59b4c0f25956">ADC_SQR2_SQ8_Msk</a></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga858717a28d6c26612ad4ced46863ba13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13">ADC_SQR2_SQ8_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga858717a28d6c26612ad4ced46863ba13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d06168a43b4845409f2fb9193ee474a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a">ADC_SQR2_SQ8_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga2d06168a43b4845409f2fb9193ee474a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b">ADC_SQR2_SQ8_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gaa5eaea65d6719a8199639ec30bb8a07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e22da18926dd107adc69282a445412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412">ADC_SQR2_SQ8_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:ga23e22da18926dd107adc69282a445412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadd092f31f37bb129065be175673c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63">ADC_SQR2_SQ8_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ8_Pos)</td></tr>
<tr class="separator:gacadd092f31f37bb129065be175673c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ9_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga8585b815abcb076901d4f1a4c8d6c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga03bc5dff92603b8e5dfe5ac87552f40a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga03bc5dff92603b8e5dfe5ac87552f40a">ADC_SQR2_SQ9_Msk</a></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace032949b436d9af8a20ea10a349d55b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b">ADC_SQR2_SQ9_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:gace032949b436d9af8a20ea10a349d55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891">ADC_SQR2_SQ9_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga5cf43f1c5de0e73d6159fabc3681b891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3389c07a9de242151ffa434908fee39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d">ADC_SQR2_SQ9_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga3389c07a9de242151ffa434908fee39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71">ADC_SQR2_SQ9_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga13f30540b9f2d33640ea7d9652dc3c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2">ADC_SQR2_SQ9_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ9_Pos)</td></tr>
<tr class="separator:ga910e5bda9852d49117b76b0d9f420ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d10816801feffec06a224ee726a97e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ10_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga48d10816801feffec06a224ee726a97e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a438cb8cfa6116018759eca4d2c2fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:ga8a438cb8cfa6116018759eca4d2c2fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a438cb8cfa6116018759eca4d2c2fbb">ADC_SQR2_SQ10_Msk</a></td></tr>
<tr class="separator:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5a36056dbfce703d22387432ac12262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262">ADC_SQR2_SQ10_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:gab5a36056dbfce703d22387432ac12262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a1de734fe67156af26edf3b8a61044"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044">ADC_SQR2_SQ10_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:ga09a1de734fe67156af26edf3b8a61044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9">ADC_SQR2_SQ10_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:ga3b1d6ad0a40e7171d40a964b361d1eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e">ADC_SQR2_SQ10_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:ga24d63e60eabad897aa9b19dbe56da71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df899f74116e6cb3205af2767840cfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb">ADC_SQR2_SQ10_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ10_Pos)</td></tr>
<tr class="separator:ga7df899f74116e6cb3205af2767840cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148bba86967003cb581b42e6eaa29e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ11_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga6148bba86967003cb581b42e6eaa29e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f72a350259ac99fdcda7a97eb6fe2a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:ga0f72a350259ac99fdcda7a97eb6fe2a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0f72a350259ac99fdcda7a97eb6fe2a8">ADC_SQR2_SQ11_Msk</a></td></tr>
<tr class="separator:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e">ADC_SQR2_SQ11_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:ga5bc91fec2ef468c5d39d19beda9ecd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e142789d2bd0584480e923754544ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5">ADC_SQR2_SQ11_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:ga3e142789d2bd0584480e923754544ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6b844fe698c16437e91c9e05a367a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c">ADC_SQR2_SQ11_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:gad6b844fe698c16437e91c9e05a367a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225">ADC_SQR2_SQ11_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:ga1a8127191e3c48f4e0952bdb5e196225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0">ADC_SQR2_SQ11_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ11_Pos)</td></tr>
<tr class="separator:ga5e8a39f645505ef84cb94bbc8d21b8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2490bed33c8e2523dd8fd0f48cf1ab4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR2_SQ12_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:gac2490bed33c8e2523dd8fd0f48cf1ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8e8248a0fe8bbf43de3e6f06984a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:ga3a8e8248a0fe8bbf43de3e6f06984a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8e8248a0fe8bbf43de3e6f06984a85">ADC_SQR2_SQ12_Msk</a></td></tr>
<tr class="separator:ga8731660b1710e63d5423cd31c11be184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0">ADC_SQR2_SQ12_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:ga5b2da909e54f8f6f61bf2bd2cd3e93e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5930c4a07d594aa23bc868526b42601"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601">ADC_SQR2_SQ12_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:gab5930c4a07d594aa23bc868526b42601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66">ADC_SQR2_SQ12_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:ga377805a21e7da2a66a3913a77bcc1e66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857">ADC_SQR2_SQ12_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:ga2e3b45cac9aeb68d33b31a0914692857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7">ADC_SQR2_SQ12_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR2_SQ12_Pos)</td></tr>
<tr class="separator:ga6043d31a6cb9bd7c1542c3d41eb296c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac825474ea3bcec005557a9fe47526a4f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac825474ea3bcec005557a9fe47526a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158e02c01bc2ee902ff9d4ca8c767184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:ga158e02c01bc2ee902ff9d4ca8c767184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga158e02c01bc2ee902ff9d4ca8c767184">ADC_SQR3_SQ1_Msk</a></td></tr>
<tr class="separator:ga52491114e8394648559004f3bae718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4">ADC_SQR3_SQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:ga53d3bb1c8bb48c7bcb0f7409db69f7b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af">ADC_SQR3_SQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:gaddb9af3a3b23a103fbc34c4f422fd2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc">ADC_SQR3_SQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:gadf591f43a15c0c2c5afae2598b8f2afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556">ADC_SQR3_SQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:ga05cfde0ef0e6a8dd6311f5cd7a806556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0">ADC_SQR3_SQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ1_Pos)</td></tr>
<tr class="separator:ga9981512f99a6c41ce107a9428d9cfdd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92d0269f674151ea3e8e38760675099c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga92d0269f674151ea3e8e38760675099c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5a7d30b953796355d6e134aefa7fc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:ga1e5a7d30b953796355d6e134aefa7fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e5a7d30b953796355d6e134aefa7fc3">ADC_SQR3_SQ2_Msk</a></td></tr>
<tr class="separator:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede0302eb64f023913c7a9e588d77937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937">ADC_SQR3_SQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:gaede0302eb64f023913c7a9e588d77937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga158ab7429a864634a46c81fdb51d7508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508">ADC_SQR3_SQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:ga158ab7429a864634a46c81fdb51d7508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae729e21d590271c59c0d653300d5581c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c">ADC_SQR3_SQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:gae729e21d590271c59c0d653300d5581c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65c33275178a8777fa8fed8a01f7389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389">ADC_SQR3_SQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:gaf65c33275178a8777fa8fed8a01f7389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6">ADC_SQR3_SQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ2_Pos)</td></tr>
<tr class="separator:ga990aeb689b7cc8f0bebb3dd6af7b27a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70ca80250d365fa475d9afed6d03ca8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga70ca80250d365fa475d9afed6d03ca8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea87ead7a01cad5a05b3212eb1b5ce35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:gaea87ead7a01cad5a05b3212eb1b5ce35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea87ead7a01cad5a05b3212eb1b5ce35">ADC_SQR3_SQ3_Msk</a></td></tr>
<tr class="separator:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313">ADC_SQR3_SQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:ga7fd2c154b5852cb08ce60b4adfa36313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214580377dd3a424ad819f14f6b025d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4">ADC_SQR3_SQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:ga214580377dd3a424ad819f14f6b025d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe">ADC_SQR3_SQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:gabae2353b109c9cda2a176ea1f44db4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0">ADC_SQR3_SQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:ga7d2f00d3372bd1d64bf4eb2271277ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5279e505b1a59b223f30e5be139d5042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042">ADC_SQR3_SQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ3_Pos)</td></tr>
<tr class="separator:ga5279e505b1a59b223f30e5be139d5042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01430f2ace37e28c2c79a923632d094a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga01430f2ace37e28c2c79a923632d094a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6ee00d27c507e9b088b1f6b825ab55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:ga2f6ee00d27c507e9b088b1f6b825ab55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6ee00d27c507e9b088b1f6b825ab55">ADC_SQR3_SQ4_Msk</a></td></tr>
<tr class="separator:ga3fc43f70bb3c67c639678b91d852390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93">ADC_SQR3_SQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:gab2a501b20cf758a7353efcb3f95a3a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c">ADC_SQR3_SQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:gaffafa27fd561e4c7d419e3f665d80f2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb">ADC_SQR3_SQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:gad0251fa70e400ee74f442d8fba2b1afb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc48c3c6b304517261486d8a63637ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae">ADC_SQR3_SQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:ga3dc48c3c6b304517261486d8a63637ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083">ADC_SQR3_SQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ4_Pos)</td></tr>
<tr class="separator:gafe23b9e640df96ca84eab4b6b4f44083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga834a04bad696f9b1a363e828441e5d6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ5_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:ga834a04bad696f9b1a363e828441e5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaade1e4985264c9bc583a6803cc54e7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:gaade1e4985264c9bc583a6803cc54e7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaade1e4985264c9bc583a6803cc54e7cf">ADC_SQR3_SQ5_Msk</a></td></tr>
<tr class="separator:gaae841d68049442e4568b86322ed4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1de9fc24755b715c700c6442f4a396b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b">ADC_SQR3_SQ5_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:gaa1de9fc24755b715c700c6442f4a396b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f704feb58eecb39bc7f199577064172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172">ADC_SQR3_SQ5_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:ga3f704feb58eecb39bc7f199577064172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88a7994f637a75d105cc5975b154c373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373">ADC_SQR3_SQ5_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:ga88a7994f637a75d105cc5975b154c373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6fce8f01e75c68124124061f67f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e">ADC_SQR3_SQ5_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:ga31c6fce8f01e75c68124124061f67f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885">ADC_SQR3_SQ5_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ5_Pos)</td></tr>
<tr class="separator:ga6b0cad694c068ea8874b6504bd6ae885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972ec9142a3fdc4969c91b9743372a9c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_SQR3_SQ6_Pos</b>&#160;&#160;&#160;(25U)</td></tr>
<tr class="separator:ga972ec9142a3fdc4969c91b9743372a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01b48333516c485500fcf186f861bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:gab01b48333516c485500fcf186f861bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab01b48333516c485500fcf186f861bf3">ADC_SQR3_SQ6_Msk</a></td></tr>
<tr class="separator:ga723792274b16b342d16d6a02fce74ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b8b5293abd0601c543c13a0b53b335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335">ADC_SQR3_SQ6_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:ga91b8b5293abd0601c543c13a0b53b335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29847362a613b43eeeda6db758d781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e">ADC_SQR3_SQ6_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:gab29847362a613b43eeeda6db758d781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab">ADC_SQR3_SQ6_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:gaa92c8ea1bfb42ed80622770ae2dc41ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2d7edb11fb84b02c175acff305a922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922">ADC_SQR3_SQ6_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:gaed2d7edb11fb84b02c175acff305a922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f9e51811549a6797ecfe1468def4ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff">ADC_SQR3_SQ6_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_SQR3_SQ6_Pos)</td></tr>
<tr class="separator:ga78f9e51811549a6797ecfe1468def4ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab9c01f684cb7d1dc5db5d91d29706d1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga3d51f520a176b598792f5019ef4e1f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d51f520a176b598792f5019ef4e1f7e">ADC_JSQR_JSQ1_Msk</a></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ea38b080462c4571524b5fcbfed292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292">ADC_JSQR_JSQ1_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf3ea38b080462c4571524b5fcbfed292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509">ADC_JSQR_JSQ1_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gabae36d7655fb1dce11e60ffa8e57b509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e7a96d33f640444b40b70e9ee28671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671">ADC_JSQR_JSQ1_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gad3e7a96d33f640444b40b70e9ee28671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb">ADC_JSQR_JSQ1_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:ga6066a6aef47f317a5df0c9bbf59121fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594">ADC_JSQR_JSQ1_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ1_Pos)</td></tr>
<tr class="separator:gaf2c4baf98380a477cebb01be3e8f0594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga086dad3b0d75e5a34736717f639f54bc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ2_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga086dad3b0d75e5a34736717f639f54bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb22b426f041225a2383fbb9a014c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga1fb22b426f041225a2383fbb9a014c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb22b426f041225a2383fbb9a014c74">ADC_JSQR_JSQ2_Msk</a></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabf0889d056b56e4a113142b3694166d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d">ADC_JSQR_JSQ2_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:gaabf0889d056b56e4a113142b3694166d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga048f97e9e332adb21eca27b647af1378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378">ADC_JSQR_JSQ2_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga048f97e9e332adb21eca27b647af1378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18bee187ed94e73b16eeea7501394581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581">ADC_JSQR_JSQ2_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga18bee187ed94e73b16eeea7501394581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a">ADC_JSQR_JSQ2_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga78b031d11b56e49b2c28c1a79136b48a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d6ccde30a22430c658b8efc431e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59">ADC_JSQR_JSQ2_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ2_Pos)</td></tr>
<tr class="separator:ga064d6ccde30a22430c658b8efc431e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ3_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9af86c6e6cd2d134f389580a03449e9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b87c9c110f68556c6d266cd9808165b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga4b87c9c110f68556c6d266cd9808165b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b87c9c110f68556c6d266cd9808165b">ADC_JSQR_JSQ3_Msk</a></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98">ADC_JSQR_JSQ3_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga12fbc27c3543f23125f632dfa60fdc98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32">ADC_JSQR_JSQ3_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga169ec7d371e3ee897b73c3ad84b6ed32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693542d5a536304f364476589ba0bec9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9">ADC_JSQR_JSQ3_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga693542d5a536304f364476589ba0bec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga139ddd01c0faf219dca844477453149e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e">ADC_JSQR_JSQ3_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:ga139ddd01c0faf219dca844477453149e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1452b8cf4acc90fb522d90751043aac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac">ADC_JSQR_JSQ3_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ3_Pos)</td></tr>
<tr class="separator:gac1452b8cf4acc90fb522d90751043aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24746201bf3845f70dc4e442d61d470a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JSQ4_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga24746201bf3845f70dc4e442d61d470a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaa3c43ea620dd89338b58bf89feab30fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c43ea620dd89338b58bf89feab30fd">ADC_JSQR_JSQ4_Msk</a></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13e250d329673c02f7a0d24d25e83649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649">ADC_JSQR_JSQ4_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga13e250d329673c02f7a0d24d25e83649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7">ADC_JSQR_JSQ4_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga30dad81d708c35136e2da4e96cfe07b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a">ADC_JSQR_JSQ4_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga6ceab97acb95b31cb7448c9da38fc11a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917">ADC_JSQR_JSQ4_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:ga52f6571e7efed6a0f72df19c66d3c917"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede3a17ef541039943d9dcd85df223ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca">ADC_JSQR_JSQ4_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; ADC_JSQR_JSQ4_Pos)</td></tr>
<tr class="separator:gaede3a17ef541039943d9dcd85df223ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JSQR_JL_Pos</b>&#160;&#160;&#160;(20U)</td></tr>
<tr class="separator:gab1dd38cefe9e4ca58d8535c9b2386cb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga11fbbdaa929d9ecf3054aaaed0285b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga11fbbdaa929d9ecf3054aaaed0285b05">ADC_JSQR_JL_Msk</a></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58">ADC_JSQR_JL_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga117a6719241f20dbd765bc34f9ffcd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e">ADC_JSQR_JL_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; ADC_JSQR_JL_Pos)</td></tr>
<tr class="separator:ga1f82ef3b6e6350b9e52e622daeaa3e6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR1_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gadb0c0f7960a790d485b1ae99aed0e8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_JDR1_JDATA_Pos)</td></tr>
<tr class="separator:ga6440d03419f23870bf5bf1a38a57c79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558">ADC_JDR1_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6440d03419f23870bf5bf1a38a57c79d">ADC_JDR1_JDATA_Msk</a></td></tr>
<tr class="separator:gad02fcd8fd97b2f7d70a5a04fed60b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR2_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2e02f5dbe30f9da55c112634b5636b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_JDR2_JDATA_Pos)</td></tr>
<tr class="separator:gad0ff8b95da1c11baf16aa35dd8672670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbd8801b9c60269ca477062985a08e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8">ADC_JDR2_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad0ff8b95da1c11baf16aa35dd8672670">ADC_JDR2_JDATA_Msk</a></td></tr>
<tr class="separator:ga9fbd8801b9c60269ca477062985a08e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR3_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga382b9639cc85f4dc0c4603b83e4e3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_JDR3_JDATA_Pos)</td></tr>
<tr class="separator:gaee0994ddf4fa21f7e6cedc0c3d599683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef">ADC_JDR3_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee0994ddf4fa21f7e6cedc0c3d599683">ADC_JDR3_JDATA_Msk</a></td></tr>
<tr class="separator:gaae84e9e5928bb9ed1aef6c83089fb5ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa993f3df2df14e7be95b96543bd4873f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_JDR4_JDATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa993f3df2df14e7be95b96543bd4873f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_JDR4_JDATA_Pos)</td></tr>
<tr class="separator:gad42adbc5ae1c70cdc1926642fcc2baef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1">ADC_JDR4_JDATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad42adbc5ae1c70cdc1926642fcc2baef">ADC_JDR4_JDATA_Msk</a></td></tr>
<tr class="separator:ga48d8fafdad1fb1bb0f761fd833e7b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC_DR_DATA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga84a231db4b53876ee3823b0ea3c92a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; ADC_DR_DATA_Pos)</td></tr>
<tr class="separator:ga85ec9cca38cafd77f3d56fdf80f84eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85ec9cca38cafd77f3d56fdf80f84eb7">ADC_DR_DATA_Msk</a></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdca91d88f73215ab00bc9a84938584"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9cdca91d88f73215ab00bc9a84938584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab39f58b244f6d1eb12be39b714e434e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_CEN_Pos)</td></tr>
<tr class="separator:gab39f58b244f6d1eb12be39b714e434e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a">TIM_CR1_CEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab39f58b244f6d1eb12be39b714e434e5">TIM_CR1_CEN_Msk</a></td></tr>
<tr class="separator:ga93d86355e5e3b399ed45e1ca83abed2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_UDIS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga014a0f9d40c6a34b7fdf70bd8908d14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab930af301c357d666089faef3fe38982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_UDIS_Pos)</td></tr>
<tr class="separator:gab930af301c357d666089faef3fe38982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c">TIM_CR1_UDIS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab930af301c357d666089faef3fe38982">TIM_CR1_UDIS_Msk</a></td></tr>
<tr class="separator:gaa4f2a9f0cf7b60e3c623af451f141f3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa68d9cdf8e673e01035272fa228ab239"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_URS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa68d9cdf8e673e01035272fa228ab239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_URS_Pos)</td></tr>
<tr class="separator:ga86b7788d2996e1a0b729c23f6c01df18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c997c2c23e8bef7ca07579762c113b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b">TIM_CR1_URS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86b7788d2996e1a0b729c23f6c01df18">TIM_CR1_URS_Msk</a></td></tr>
<tr class="separator:ga06c997c2c23e8bef7ca07579762c113b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cae3644294078a1a12ac19f86ece98e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_OPM_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga2cae3644294078a1a12ac19f86ece98e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_OPM_Pos)</td></tr>
<tr class="separator:ga6fbbf98af8ecd146d7eae1874c0f115a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3d1488296350af6d36fbbf71905d29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6fbbf98af8ecd146d7eae1874c0f115a">TIM_CR1_OPM_Msk</a></td></tr>
<tr class="separator:ga6d3d1488296350af6d36fbbf71905d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161776b682c51f69581800125bf89a48"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_DIR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga161776b682c51f69581800125bf89a48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5f92c5c62905feea73880ccbf6836aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_DIR_Pos)</td></tr>
<tr class="separator:gad5f92c5c62905feea73880ccbf6836aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea10770904af189f3aaeb97b45722aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad5f92c5c62905feea73880ccbf6836aa">TIM_CR1_DIR_Msk</a></td></tr>
<tr class="separator:gacea10770904af189f3aaeb97b45722aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CMS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa8f425763d1d4c1483ca41a34cda2b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gaee4916455eb6d08d131dd9ae5b8013ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga352b3c389bde13dd6049de0afdd874f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee4916455eb6d08d131dd9ae5b8013ee">TIM_CR1_CMS_Msk</a></td></tr>
<tr class="separator:ga352b3c389bde13dd6049de0afdd874f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2">TIM_CR1_CMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:ga83ca6f7810aba73dc8c12f22092d97a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9">TIM_CR1_CMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CR1_CMS_Pos)</td></tr>
<tr class="separator:gab3ee4adcde3c001d3b97d2eae1730ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517317561e18e823ac75a35ae05b2c29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_ARPE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga517317561e18e823ac75a35ae05b2c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_ARPE_Pos)</td></tr>
<tr class="separator:ga4e508ecc8ac453c2999b2ca7885f24a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e508ecc8ac453c2999b2ca7885f24a8">TIM_CR1_ARPE_Msk</a></td></tr>
<tr class="separator:ga4a3ad409f6b147cdcbafbfe29102f3fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3940e6580a2f924894f6f2f80ca856"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR1_CKD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee3940e6580a2f924894f6f2f80ca856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga0894ca61f67f8ce59882c5a9645f68bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0894ca61f67f8ce59882c5a9645f68bd">TIM_CR1_CKD_Msk</a></td></tr>
<tr class="separator:gacacc4ff7e5b75fd2e4e6b672ccd33a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458d536d82aa3db7d227b0f00b36808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f">TIM_CR1_CKD_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga458d536d82aa3db7d227b0f00b36808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe">TIM_CR1_CKD_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CR1_CKD_Pos)</td></tr>
<tr class="separator:ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCPC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga86a631cdfa58f91c731b709e27ee6d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_CCPC_Pos)</td></tr>
<tr class="separator:ga2ccf78eb52ea83a81ed28e4815860df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae22c9c1197107d6fa629f419a29541e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccf78eb52ea83a81ed28e4815860df9">TIM_CR2_CCPC_Msk</a></td></tr>
<tr class="separator:gaae22c9c1197107d6fa629f419a29541e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944661589a5e77ab328c5df5569d967a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCUS_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga944661589a5e77ab328c5df5569d967a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_CCUS_Pos)</td></tr>
<tr class="separator:gaac9908b05b59b90ba3e42124e7ad4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9908b05b59b90ba3e42124e7ad4347">TIM_CR2_CCUS_Msk</a></td></tr>
<tr class="separator:gaf0328c1339b2b1633ef7a8db4c02d0d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga159a232ac14d50dc779712b5917e2ab5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_CCDS_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga159a232ac14d50dc779712b5917e2ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_CCDS_Pos)</td></tr>
<tr class="separator:ga57abe8dfa0dc138ec4c9f4b0dd72299b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade656832d3ec303a2a7a422638dd560e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e">TIM_CR2_CCDS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57abe8dfa0dc138ec4c9f4b0dd72299b">TIM_CR2_CCDS_Msk</a></td></tr>
<tr class="separator:gade656832d3ec303a2a7a422638dd560e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_MMS_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7e8f8be33b5a8e48b67524b93e521a91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga8f6c31bf38844218cb8c8ee98aef46c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6c31bf38844218cb8c8ee98aef46c4">TIM_CR2_MMS_Msk</a></td></tr>
<tr class="separator:gaaa6987d980e5c4c71c7d0faa1eb97a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3e55308e84106d6501201e66bd46ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6">TIM_CR2_MMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gaf3e55308e84106d6501201e66bd46ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3">TIM_CR2_MMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:ga4b1036929b0a4ba5bd5cced9b8e0f4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a">TIM_CR2_MMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CR2_MMS_Pos)</td></tr>
<tr class="separator:gacb74a815afdd856d51cfcf1ddf3fce6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_TI1S_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga493bce1bb3c1243de9e4a9069c261e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_TI1S_Pos)</td></tr>
<tr class="separator:ga5aef7ed878a1f55f901cfdb25d3842ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad07504497b70af628fa1aee8fe7ef63c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5aef7ed878a1f55f901cfdb25d3842ed">TIM_CR2_TI1S_Msk</a></td></tr>
<tr class="separator:gad07504497b70af628fa1aee8fe7ef63c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS1_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa5a3877d7270c1ddf25da016cc40ed21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS1_Pos)</td></tr>
<tr class="separator:ga2a08d73020c32fdaa4cc403f234792b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b26bf058f88d771c33aff85ec89358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a08d73020c32fdaa4cc403f234792b1">TIM_CR2_OIS1_Msk</a></td></tr>
<tr class="separator:ga31b26bf058f88d771c33aff85ec89358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS1N_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga820e5a3fe5cf4265bc144c8bd697d839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga146f505a2802837aa5799069416206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS1N_Pos)</td></tr>
<tr class="separator:ga146f505a2802837aa5799069416206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f8d54923999fffb6db381e81f2b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga146f505a2802837aa5799069416206bc">TIM_CR2_OIS1N_Msk</a></td></tr>
<tr class="separator:gae61f8d54923999fffb6db381e81f2b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS2_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae7e01ac6a03a0903067f24c11540e2f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS2_Pos)</td></tr>
<tr class="separator:gaeb2bd7f9b2666aa8205981e1c7ddb446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61467648a433bd887683b9a4760021fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeb2bd7f9b2666aa8205981e1c7ddb446">TIM_CR2_OIS2_Msk</a></td></tr>
<tr class="separator:ga61467648a433bd887683b9a4760021fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60d70395acf83574da7c53ca126bdd4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS2N_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga60d70395acf83574da7c53ca126bdd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831140b7e39cda6b158041797be1ed37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS2N_Pos)</td></tr>
<tr class="separator:ga831140b7e39cda6b158041797be1ed37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769146db660b832f3ef26f892b567bd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga831140b7e39cda6b158041797be1ed37">TIM_CR2_OIS2N_Msk</a></td></tr>
<tr class="separator:ga769146db660b832f3ef26f892b567bd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56da9ea6f82692b87573a45abab7447"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS3_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaf56da9ea6f82692b87573a45abab7447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS3_Pos)</td></tr>
<tr class="separator:ga4d5376e0d45eef0125cf133db5a7189a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d5376e0d45eef0125cf133db5a7189a">TIM_CR2_OIS3_Msk</a></td></tr>
<tr class="separator:gad974d7c91edf6f1bd47e892b3b6f7565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0849600336151b9eb3a0b405913bdd96"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS3N_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0849600336151b9eb3a0b405913bdd96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS3N_Pos)</td></tr>
<tr class="separator:gad1c25a6a16e1d0e6e3ae26eac52d8e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1c25a6a16e1d0e6e3ae26eac52d8e08">TIM_CR2_OIS3N_Msk</a></td></tr>
<tr class="separator:ga20fb9b62a7e8d114fbd180abd9f8ceae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab672f9b97f3346360d6d740328a780f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CR2_OIS4_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gab672f9b97f3346360d6d740328a780f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CR2_OIS4_Pos)</td></tr>
<tr class="separator:ga8644bc052bc6251ddf877b79a2ef6f48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad644f2f4b26e46587abedc8d3164e56e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8644bc052bc6251ddf877b79a2ef6f48">TIM_CR2_OIS4_Msk</a></td></tr>
<tr class="separator:gad644f2f4b26e46587abedc8d3164e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_SMS_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga40905e02ce0cff7e929a9e78e7f46bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34db507d082a38eb597b9a27bb659ace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga34db507d082a38eb597b9a27bb659ace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92349731a6107e0f3a251b44a67c7ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34db507d082a38eb597b9a27bb659ace">TIM_SMCR_SMS_Msk</a></td></tr>
<tr class="separator:gae92349731a6107e0f3a251b44a67c7ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2">TIM_SMCR_SMS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga7d1ebece401aeb12abd466d2eafa78b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e">TIM_SMCR_SMS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:gaa980a3121ab6cda5a4a42b959da8421e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63847fc3c71f582403e6301b1229c3ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed">TIM_SMCR_SMS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_SMCR_SMS_Pos)</td></tr>
<tr class="separator:ga63847fc3c71f582403e6301b1229c3ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaa765c40260187fc144e9e8138cc4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_TS_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafcaa765c40260187fc144e9e8138cc4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga2aa1e898f53a002c3bddaa336e8888b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680e719bca2b672d850504220ae51fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2aa1e898f53a002c3bddaa336e8888b1">TIM_SMCR_TS_Msk</a></td></tr>
<tr class="separator:ga8680e719bca2b672d850504220ae51fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96">TIM_SMCR_TS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:ga8d1f040f9259acb3c2fba7b0c7eb3d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb82212fcc89166a43ff97542da9182d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d">TIM_SMCR_TS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacb82212fcc89166a43ff97542da9182d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8">TIM_SMCR_TS_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_SMCR_TS_Pos)</td></tr>
<tr class="separator:gacf0dbaf4a2ec8759f283f82a958ef6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904f429175a5ab1cfb78af1487d8b187"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_MSM_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga904f429175a5ab1cfb78af1487d8b187"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_MSM_Pos)</td></tr>
<tr class="separator:gafba3fb13f79aeb124c0f496bef33e4b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafba3fb13f79aeb124c0f496bef33e4b2">TIM_SMCR_MSM_Msk</a></td></tr>
<tr class="separator:ga52101db4ca2c7b3003f1b16a49b2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafbb493ebc2ecb4f3759eb97f9496a1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga423e64cbb40275055b1b92a6d3ab0a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga423e64cbb40275055b1b92a6d3ab0a12">TIM_SMCR_ETF_Msk</a></td></tr>
<tr class="separator:gae2ed8b32d9eb8eea251bd1dac4f34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62">TIM_SMCR_ETF_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga43745c2894cfc1e5ee619ac85d8d5a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c">TIM_SMCR_ETF_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga661e6cce23553cf0ad3a60d8573b9a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5528381fb64ffbcc719de478391ae2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2">TIM_SMCR_ETF_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:gafb5528381fb64ffbcc719de478391ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6082700946fc61a6f9d6209e258fcc14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14">TIM_SMCR_ETF_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; TIM_SMCR_ETF_Pos)</td></tr>
<tr class="separator:ga6082700946fc61a6f9d6209e258fcc14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f059d7026ed8c8b644ec62d416323b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETPS_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gac0f059d7026ed8c8b644ec62d416323b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gab319df2e386dc55f421f20a7f4c8a5d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb9e631876435e276211d88e797386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab319df2e386dc55f421f20a7f4c8a5d4">TIM_SMCR_ETPS_Msk</a></td></tr>
<tr class="separator:ga0ebb9e631876435e276211d88e797386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00b43cd09557a69ed10471ed76b228d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8">TIM_SMCR_ETPS_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:ga00b43cd09557a69ed10471ed76b228d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf12f04862dbc92ca238d1518b27b16b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b">TIM_SMCR_ETPS_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_SMCR_ETPS_Pos)</td></tr>
<tr class="separator:gabf12f04862dbc92ca238d1518b27b16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ECE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaef2d4adcfd438a4d19ea54ef7031ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_ECE_Pos)</td></tr>
<tr class="separator:ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga331a1d5f39d5f47b5409054e693fc651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d">TIM_SMCR_ECE_Msk</a></td></tr>
<tr class="separator:ga331a1d5f39d5f47b5409054e693fc651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SMCR_ETP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gada5b5864ba9fe393be0bcd168e3cf439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SMCR_ETP_Pos)</td></tr>
<tr class="separator:ga77f8984e6ac3422454b0a586a2b973e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77f8984e6ac3422454b0a586a2b973e3">TIM_SMCR_ETP_Msk</a></td></tr>
<tr class="separator:ga2a5f335c3d7a4f82d1e91dc1511e3322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177019595c3a462255e7ea4a64cde2a6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_UIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga177019595c3a462255e7ea4a64cde2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab47c8f36981860ff345f922f6ba02662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_UIE_Pos)</td></tr>
<tr class="separator:gab47c8f36981860ff345f922f6ba02662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b">TIM_DIER_UIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab47c8f36981860ff345f922f6ba02662">TIM_DIER_UIE_Msk</a></td></tr>
<tr class="separator:ga5c6d3e0495e6c06da4bdd0ad8995a32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca1de767246ce92802bca84ae436364"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC1IE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0ca1de767246ce92802bca84ae436364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC1IE_Pos)</td></tr>
<tr class="separator:ga9cdfb1dc6e58a5f1ba2e4379b02f8be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678">TIM_DIER_CC1IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cdfb1dc6e58a5f1ba2e4379b02f8be7">TIM_DIER_CC1IE_Msk</a></td></tr>
<tr class="separator:ga1ba7f7ca97eeaf6cc23cd6765c6bf678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dcc06e124f3980a1d8a949787acc90"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC2IE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gab5dcc06e124f3980a1d8a949787acc90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC2IE_Pos)</td></tr>
<tr class="separator:ga5db58d01a8e92e3403fb44ecc09e5e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga757c59b690770adebf33e20d3d9dec15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15">TIM_DIER_CC2IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5db58d01a8e92e3403fb44ecc09e5e5e">TIM_DIER_CC2IE_Msk</a></td></tr>
<tr class="separator:ga757c59b690770adebf33e20d3d9dec15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC3IE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gae3a26f9fd83be5be909cdbbf59fb138d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC3IE_Pos)</td></tr>
<tr class="separator:ga78bd5f90a0f2d2d34132ef5568e18779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e">TIM_DIER_CC3IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78bd5f90a0f2d2d34132ef5568e18779">TIM_DIER_CC3IE_Msk</a></td></tr>
<tr class="separator:ga4edf003f04bcf250bddf5ed284201c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98032297756f6e341f92fa243278e98"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC4IE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac98032297756f6e341f92fa243278e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC4IE_Pos)</td></tr>
<tr class="separator:ga66b5230621c6d2f44c44ff672a07ffaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad0f562a014572793b49fe87184338b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b">TIM_DIER_CC4IE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66b5230621c6d2f44c44ff672a07ffaf">TIM_DIER_CC4IE_Msk</a></td></tr>
<tr class="separator:ga6ad0f562a014572793b49fe87184338b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87983f6cb8450b975286079c19ff29"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_COMIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2f87983f6cb8450b975286079c19ff29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe9af339214666b3251fff9598277b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_COMIE_Pos)</td></tr>
<tr class="separator:gabe9af339214666b3251fff9598277b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8a374e04740aac1ece248b868522fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe">TIM_DIER_COMIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe9af339214666b3251fff9598277b1f">TIM_DIER_COMIE_Msk</a></td></tr>
<tr class="separator:gade8a374e04740aac1ece248b868522fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa348f21e19ac18be00577cc2844941d6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_TIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaa348f21e19ac18be00577cc2844941d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3e781c907ca4774fae5c089e445f5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_TIE_Pos)</td></tr>
<tr class="separator:gadf3e781c907ca4774fae5c089e445f5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a">TIM_DIER_TIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf3e781c907ca4774fae5c089e445f5a">TIM_DIER_TIE_Msk</a></td></tr>
<tr class="separator:gaa755fef2c4e96c63f2ea1cd9a32f956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68f1acf20b177e729494b03d389fc879"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_BIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga68f1acf20b177e729494b03d389fc879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad054244795a6fcd3bc1ff35e4c651982"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_BIE_Pos)</td></tr>
<tr class="separator:gad054244795a6fcd3bc1ff35e4c651982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a">TIM_DIER_BIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad054244795a6fcd3bc1ff35e4c651982">TIM_DIER_BIE_Msk</a></td></tr>
<tr class="separator:ga1fcb0d6d9fb7486a5901032fd81aef6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_UDE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5078f4d6a9f542a502194cd1499f90a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66544291fb58960e9f4018509a4dee09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_UDE_Pos)</td></tr>
<tr class="separator:ga66544291fb58960e9f4018509a4dee09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f47792b1c2f123464a2955f445c811"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811">TIM_DIER_UDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66544291fb58960e9f4018509a4dee09">TIM_DIER_UDE_Msk</a></td></tr>
<tr class="separator:gab9f47792b1c2f123464a2955f445c811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC1DE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga15a2b408f82591fcffc36fb1b71e0ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40247fa7b772b644df2754b599e71e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC1DE_Pos)</td></tr>
<tr class="separator:ga40247fa7b772b644df2754b599e71e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd">TIM_DIER_CC1DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40247fa7b772b644df2754b599e71e22">TIM_DIER_CC1DE_Msk</a></td></tr>
<tr class="separator:gae181bb16ec916aba8ba86f58f745fdfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567e807487bdcf4d7db0c50c02154420"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC2DE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga567e807487bdcf4d7db0c50c02154420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC2DE_Pos)</td></tr>
<tr class="separator:ga74a3a6d017bcc45df793e9b1d19c013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58f97064991095b28c91028ca3cca28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e">TIM_DIER_CC2DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74a3a6d017bcc45df793e9b1d19c013d">TIM_DIER_CC2DE_Msk</a></td></tr>
<tr class="separator:ga58f97064991095b28c91028ca3cca28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e08651981fedc16b1ed9925c4f84373"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC3DE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga3e08651981fedc16b1ed9925c4f84373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC3DE_Pos)</td></tr>
<tr class="separator:gade4d3ce6b292c28e2fd7c9e9bd8f6ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4">TIM_DIER_CC3DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade4d3ce6b292c28e2fd7c9e9bd8f6ab6">TIM_DIER_CC3DE_Msk</a></td></tr>
<tr class="separator:ga1567bff5dc0564b26a8b3cff1f0fe0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_CC4DE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4c72cedbdd1f3c2390f25bb181b76b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_CC4DE_Pos)</td></tr>
<tr class="separator:gad81dbfb6c7c8907ec2debd892b48e9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaba034412c54fa07024e516492748614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614">TIM_DIER_CC4DE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad81dbfb6c7c8907ec2debd892b48e9ba">TIM_DIER_CC4DE_Msk</a></td></tr>
<tr class="separator:gaaba034412c54fa07024e516492748614"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_COMDE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0311dbc32a6e1b38dd0e6a5a7ae6c4ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_COMDE_Pos)</td></tr>
<tr class="separator:ga9ed00410aeabe33fef5feebbaec1a0a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc">TIM_DIER_COMDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ed00410aeabe33fef5feebbaec1a0a6">TIM_DIER_COMDE_Msk</a></td></tr>
<tr class="separator:ga79c3fab9d33de953a0a7f7d6516c73bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1014527f96f63edc7dfa3b79297557"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DIER_TDE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga8b1014527f96f63edc7dfa3b79297557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_DIER_TDE_Pos)</td></tr>
<tr class="separator:gadbd5aee3b64fd928be288ae86b4fa020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a752d4295f100708df9b8be5a7f439d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d">TIM_DIER_TDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadbd5aee3b64fd928be288ae86b4fa020">TIM_DIER_TDE_Msk</a></td></tr>
<tr class="separator:ga5a752d4295f100708df9b8be5a7f439d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_UIF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga558df2cd4bfe780f9381149b4e0eab19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a713154f9408c97cd7b193f23affab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_UIF_Pos)</td></tr>
<tr class="separator:ga7a713154f9408c97cd7b193f23affab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6">TIM_SR_UIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a713154f9408c97cd7b193f23affab2">TIM_SR_UIF_Msk</a></td></tr>
<tr class="separator:gac8c03fabc10654d2a3f76ea40fcdbde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61c518804171ea0813d7dd5702adde4c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC1IF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga61c518804171ea0813d7dd5702adde4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC1IF_Pos)</td></tr>
<tr class="separator:ga2ce1be8a563567338d87977ddc0aa2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449a61344a97608d85384c29f003c0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9">TIM_SR_CC1IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ce1be8a563567338d87977ddc0aa2c5">TIM_SR_CC1IF_Msk</a></td></tr>
<tr class="separator:ga449a61344a97608d85384c29f003c0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef088105198e8850e542fc8e0fd362ae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC2IF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef088105198e8850e542fc8e0fd362ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac970c8ac8779185ba8f313e280c40902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC2IF_Pos)</td></tr>
<tr class="separator:gac970c8ac8779185ba8f313e280c40902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a48bf099467169aa50464fbf462bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8">TIM_SR_CC2IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac970c8ac8779185ba8f313e280c40902">TIM_SR_CC2IF_Msk</a></td></tr>
<tr class="separator:ga25a48bf099467169aa50464fbf462bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC3IF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gad9d4e629577fc5a15dd907a0a2d6f43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC3IF_Pos)</td></tr>
<tr class="separator:ga77b2e69acc55c8d12f789fc5bf9a5f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2">TIM_SR_CC3IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b2e69acc55c8d12f789fc5bf9a5f54">TIM_SR_CC3IF_Msk</a></td></tr>
<tr class="separator:gad3cf234a1059c0a04799e88382cdc0f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f5a114b99523c3f6766951ab28026f9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC4IF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga1f5a114b99523c3f6766951ab28026f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC4IF_Pos)</td></tr>
<tr class="separator:ga62087fa2c5fa8166d6b4be7e32c60442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacade8a06303bf216bfb03140c7e16cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac">TIM_SR_CC4IF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga62087fa2c5fa8166d6b4be7e32c60442">TIM_SR_CC4IF_Msk</a></td></tr>
<tr class="separator:gacade8a06303bf216bfb03140c7e16cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_COMIF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaa44f0ec2b4134ef80ce28d7a878772af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_COMIF_Pos)</td></tr>
<tr class="separator:ga8af1c1f93eee747aaa7fdc3a5aeb5337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a">TIM_SR_COMIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8af1c1f93eee747aaa7fdc3a5aeb5337">TIM_SR_COMIF_Msk</a></td></tr>
<tr class="separator:ga91775c029171c4585e9cca6ebf1cd57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc65e5e222f7625dda796d36e0c0d563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_TIF_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gabc65e5e222f7625dda796d36e0c0d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ad9bed9cae745d41a987675821b202a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_TIF_Pos)</td></tr>
<tr class="separator:ga6ad9bed9cae745d41a987675821b202a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e">TIM_SR_TIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ad9bed9cae745d41a987675821b202a">TIM_SR_TIF_Msk</a></td></tr>
<tr class="separator:ga7c8b16f3ced6ec03e9001276b134846e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_BIF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga61bc5fc1383047eb82dd66cb44a52ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga778093c3983d94f88d6da49de96c9826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_BIF_Pos)</td></tr>
<tr class="separator:ga778093c3983d94f88d6da49de96c9826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097">TIM_SR_BIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga778093c3983d94f88d6da49de96c9826">TIM_SR_BIF_Msk</a></td></tr>
<tr class="separator:ga6d52cd5a57c9a26b0d993c93d9875097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC1OF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6d3dd0efe5e5b6c21a10091bbb61d2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38020b672e525cf31f3a21a01ee680f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC1OF_Pos)</td></tr>
<tr class="separator:gae38020b672e525cf31f3a21a01ee680f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819c4b27f8fa99b537c4407521f9780c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c">TIM_SR_CC1OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae38020b672e525cf31f3a21a01ee680f">TIM_SR_CC1OF_Msk</a></td></tr>
<tr class="separator:ga819c4b27f8fa99b537c4407521f9780c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC2OF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9a0188211bdf0406c2712d92e7d644c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga772886dce929789865cf7053728488d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC2OF_Pos)</td></tr>
<tr class="separator:ga772886dce929789865cf7053728488d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7798da5863d559ea9a642af6658050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050">TIM_SR_CC2OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga772886dce929789865cf7053728488d4">TIM_SR_CC2OF_Msk</a></td></tr>
<tr class="separator:ga3b7798da5863d559ea9a642af6658050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC3OF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga131fff23ae52a9ae98267f06f35b9abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d466016b806136b3e0251363e7e38d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC3OF_Pos)</td></tr>
<tr class="separator:ga36d466016b806136b3e0251363e7e38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a2d4c831eb641ba082156e41d03358"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358">TIM_SR_CC3OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d466016b806136b3e0251363e7e38d">TIM_SR_CC3OF_Msk</a></td></tr>
<tr class="separator:gaf7a2d4c831eb641ba082156e41d03358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa692368f903e95550c110a8cdbece996"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_SR_CC4OF_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa692368f903e95550c110a8cdbece996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36421d430d4fd0d34d02444b5da804b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_SR_CC4OF_Pos)</td></tr>
<tr class="separator:ga36421d430d4fd0d34d02444b5da804b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ba979e8309b66808e06e4de34bc740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740">TIM_SR_CC4OF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36421d430d4fd0d34d02444b5da804b5">TIM_SR_CC4OF_Msk</a></td></tr>
<tr class="separator:ga81ba979e8309b66808e06e4de34bc740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd5b80d699afa003cb407a74dc0593"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_UG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga71cd5b80d699afa003cb407a74dc0593"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff315da1492025d608eb2c71e1e4462"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_UG_Pos)</td></tr>
<tr class="separator:ga5ff315da1492025d608eb2c71e1e4462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16f52a8e9aad153223405b965566ae91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ff315da1492025d608eb2c71e1e4462">TIM_EGR_UG_Msk</a></td></tr>
<tr class="separator:ga16f52a8e9aad153223405b965566ae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee06d20dfa5d132d221a28193dedd211"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC1G_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaee06d20dfa5d132d221a28193dedd211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_CC1G_Pos)</td></tr>
<tr class="separator:gaba7a2fa9e7341df84a32cf5d54e61ad3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a">TIM_EGR_CC1G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaba7a2fa9e7341df84a32cf5d54e61ad3">TIM_EGR_CC1G_Msk</a></td></tr>
<tr class="separator:ga0a1318609761df5de5213e9e75b5aa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC2G_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga49003c85e8c92b159faee96d1c6a8cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfa4c983163836490441a78e7bf89b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_CC2G_Pos)</td></tr>
<tr class="separator:gacfa4c983163836490441a78e7bf89b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5423de00e86aeb8a4657a509af485055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055">TIM_EGR_CC2G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacfa4c983163836490441a78e7bf89b67">TIM_EGR_CC2G_Msk</a></td></tr>
<tr class="separator:ga5423de00e86aeb8a4657a509af485055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC3G_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga8006ffc22a9a37d21364e8023d7eb145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_CC3G_Pos)</td></tr>
<tr class="separator:gab73c2e5ea59b860e342d2ea5f99ff672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga064d2030abccc099ded418fd81d6aa07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07">TIM_EGR_CC3G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab73c2e5ea59b860e342d2ea5f99ff672">TIM_EGR_CC3G_Msk</a></td></tr>
<tr class="separator:ga064d2030abccc099ded418fd81d6aa07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b4e300af06da863900ba29d894eb26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_CC4G_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga49b4e300af06da863900ba29d894eb26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ae87478438e43366db04ac05db1db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_CC4G_Pos)</td></tr>
<tr class="separator:ga8ae87478438e43366db04ac05db1db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305">TIM_EGR_CC4G</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ae87478438e43366db04ac05db1db0e">TIM_EGR_CC4G_Msk</a></td></tr>
<tr class="separator:ga1c4e5555dd3be8ab1e631d1053f4a305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_COMG_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga235c6ad9b108e6640f0c3fb7b3b9e278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_COMG_Pos)</td></tr>
<tr class="separator:gab04646da2ee78ff6e2d4c483c8050d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb06f8bb364307695c7d6a028391de7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b">TIM_EGR_COMG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab04646da2ee78ff6e2d4c483c8050d20">TIM_EGR_COMG_Msk</a></td></tr>
<tr class="separator:gadb06f8bb364307695c7d6a028391de7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad68094deb44a74ef649c243ec840b9a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_TG_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gad68094deb44a74ef649c243ec840b9a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb01f674152f674c87c21b6147963d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_TG_Pos)</td></tr>
<tr class="separator:gaedb01f674152f674c87c21b6147963d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabface433d6adaa2dee3df49852585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585">TIM_EGR_TG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedb01f674152f674c87c21b6147963d5">TIM_EGR_TG_Msk</a></td></tr>
<tr class="separator:ga2eabface433d6adaa2dee3df49852585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga068531a673c44015bef074e6c926ce77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_EGR_BG_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga068531a673c44015bef074e6c926ce77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbac05839c59f31bd13664890685941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_EGR_BG_Pos)</td></tr>
<tr class="separator:ga3cbac05839c59f31bd13664890685941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18">TIM_EGR_BG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbac05839c59f31bd13664890685941">TIM_EGR_BG_Msk</a></td></tr>
<tr class="separator:ga08c5635a0ac0ce5618485319a4fa0f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_CC1S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8824b80350897e1b65c1b98f1b7e9469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45972a14def2a4e25e20a688e535b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:gae45972a14def2a4e25e20a688e535b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95291df1eaf532c5c996d176648938eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae45972a14def2a4e25e20a688e535b80">TIM_CCMR1_CC1S_Msk</a></td></tr>
<tr class="separator:ga95291df1eaf532c5c996d176648938eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga1e4968b5500d58d1aebce888da31eb5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe">TIM_CCMR1_CC1S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_CC1S_Pos)</td></tr>
<tr class="separator:ga299207b757f31c9c02471ab5f4f59dbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1FE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga99fec0329d7dfc1ebe7d3cb9ca9b5bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae9383afb4e7ea68c9254f69461ec626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC1FE_Pos)</td></tr>
<tr class="separator:gaae9383afb4e7ea68c9254f69461ec626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaae9383afb4e7ea68c9254f69461ec626">TIM_CCMR1_OC1FE_Msk</a></td></tr>
<tr class="separator:gab9c5878e85ce02c22d8a374deebd1b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1PE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf34f1ffb1956f71bb24fb8229d76a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6ad2b511f62760051b61edc1d666b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC1PE_Pos)</td></tr>
<tr class="separator:gad6ad2b511f62760051b61edc1d666b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad6ad2b511f62760051b61edc1d666b02">TIM_CCMR1_OC1PE_Msk</a></td></tr>
<tr class="separator:ga1aa54ddf87a4b339881a8d5368ec80eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1M_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gac4e6a8f6b0480f58e9632780bb393c4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e26a7685848c6cd8572038f06ceab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga45e26a7685848c6cd8572038f06ceab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e26a7685848c6cd8572038f06ceab1">TIM_CCMR1_OC1M_Msk</a></td></tr>
<tr class="separator:ga6ddb3dc889733e71d812baa3873cb13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f">TIM_CCMR1_OC1M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga410a4752a98081bad8ab3f72b28e7c5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5">TIM_CCMR1_OC1M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:ga8b5f6ec25063483641d6dc065d96d2b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac024f6b9972b940925ab5786ee38701b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b">TIM_CCMR1_OC1M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR1_OC1M_Pos)</td></tr>
<tr class="separator:gac024f6b9972b940925ab5786ee38701b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC1CE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga78c5f97f5378df55d6b5bdf60219ecd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574f991bc328a80c9b44224e9a74d045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC1CE_Pos)</td></tr>
<tr class="separator:ga574f991bc328a80c9b44224e9a74d045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga574f991bc328a80c9b44224e9a74d045">TIM_CCMR1_OC1CE_Msk</a></td></tr>
<tr class="separator:ga8f44c50cf9928d2afab014e2ca29baba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e06c5ff5024706a767be3454512401e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_CC2S_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e06c5ff5024706a767be3454512401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df8354fa71992fddecba93c6309c7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga1df8354fa71992fddecba93c6309c7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1df8354fa71992fddecba93c6309c7f3">TIM_CCMR1_CC2S_Msk</a></td></tr>
<tr class="separator:gacdb0986b78bea5b53ea61e4ddd667cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874">TIM_CCMR1_CC2S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga52bb0e50c11c35dcf42aeff7f1c22874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45">TIM_CCMR1_CC2S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_CC2S_Pos)</td></tr>
<tr class="separator:ga78303c37fdbe0be80f5fc7d21e9eba45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7240668687c24e88a8738b3a84be511"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2FE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab7240668687c24e88a8738b3a84be511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC2FE_Pos)</td></tr>
<tr class="separator:ga376f7fd88a0dc62039e03bbc2fdd9569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga376f7fd88a0dc62039e03bbc2fdd9569">TIM_CCMR1_OC2FE_Msk</a></td></tr>
<tr class="separator:ga3bf610cf77c3c6c936ce7c4f85992e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga819513a7183766b4427cddfb08413eb7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2PE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga819513a7183766b4427cddfb08413eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664936de978a62b290fe7da4c2b1c395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC2PE_Pos)</td></tr>
<tr class="separator:ga664936de978a62b290fe7da4c2b1c395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddbf508732039730125ab3e87e9d370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga664936de978a62b290fe7da4c2b1c395">TIM_CCMR1_OC2PE_Msk</a></td></tr>
<tr class="separator:gabddbf508732039730125ab3e87e9d370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31265c2d3adef5873acc64f2f0045a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae31265c2d3adef5873acc64f2f0045a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:ga7082e88c67576a8ce483e0534b0ae8cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7082e88c67576a8ce483e0534b0ae8cb">TIM_CCMR1_OC2M_Msk</a></td></tr>
<tr class="separator:ga2326bafe64ba2ebdde908d66219eaa6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c">TIM_CCMR1_OC2M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gadbb68b91da16ffd509a6c7a2a397083c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb673b7e2c016191579de704eb842e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4">TIM_CCMR1_OC2M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gaedb673b7e2c016191579de704eb842e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e">TIM_CCMR1_OC2M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR1_OC2M_Pos)</td></tr>
<tr class="separator:gad039a41e5fe97ddf904a0f9f95eb539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_OC2CE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga2e30d09989e2a51517b5962e63baf1dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_OC2CE_Pos)</td></tr>
<tr class="separator:ga3c788cd4e4e8549585b21e050bf91de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c788cd4e4e8549585b21e050bf91de5">TIM_CCMR1_OC2CE_Msk</a></td></tr>
<tr class="separator:ga19a8dd4ea04d262ec4e97b5c7a8677a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC1PSC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga84059edcc2ee8d02b8bc6757b667b47a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga0a7ca2ec3b7bc576b7883702a45823d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab46b7186665f5308cd2ca52acfb63e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7ca2ec3b7bc576b7883702a45823d2">TIM_CCMR1_IC1PSC_Msk</a></td></tr>
<tr class="separator:gab46b7186665f5308cd2ca52acfb63e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05673358a44aeaa56daefca67341b29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d">TIM_CCMR1_IC1PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:ga05673358a44aeaa56daefca67341b29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add">TIM_CCMR1_IC1PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_IC1PSC_Pos)</td></tr>
<tr class="separator:gaf42b75da9b2f127dca98b6ca616f7add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC1F_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4b270ce595ea92cabc0e62576b5cbdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8750e792254e281c4999de3fbf9e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gade8750e792254e281c4999de3fbf9e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade8750e792254e281c4999de3fbf9e13">TIM_CCMR1_IC1F_Msk</a></td></tr>
<tr class="separator:gab0ee123675d8b8f98b5a6eeeccf37912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dde4afee556d2d8d22885f191da65a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6">TIM_CCMR1_IC1F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga7dde4afee556d2d8d22885f191da65a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga201491465e6864088210bccb8491be84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84">TIM_CCMR1_IC1F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga201491465e6864088210bccb8491be84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa55ab1e0109b055cabef579c32d67b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b">TIM_CCMR1_IC1F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:gabaa55ab1e0109b055cabef579c32d67b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23da95530eb6d6451c7c9e451a580f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42">TIM_CCMR1_IC1F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; TIM_CCMR1_IC1F_Pos)</td></tr>
<tr class="separator:ga23da95530eb6d6451c7c9e451a580f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC2PSC_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga5eb62126e13b62bf9ed83bcb358532b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gafa7570c3a71156c52b0d95b4199f5d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa7570c3a71156c52b0d95b4199f5d3e">TIM_CCMR1_IC2PSC_Msk</a></td></tr>
<tr class="separator:ga5e8e704f9ce5742f45e15e3b3126aa9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223">TIM_CCMR1_IC2PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:ga39206b27b5b1c5941b2a14ee8e2f1223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae861d74943f3c045421f9fdc8b966841"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841">TIM_CCMR1_IC2PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_IC2PSC_Pos)</td></tr>
<tr class="separator:gae861d74943f3c045421f9fdc8b966841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5a16f773b95122caa60dbdd5b22964"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR1_IC2F_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaed5a16f773b95122caa60dbdd5b22964"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1456053707716ae50feded2a118887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga4b1456053707716ae50feded2a118887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b942752d686c23323880ff576e7dffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1456053707716ae50feded2a118887">TIM_CCMR1_IC2F_Msk</a></td></tr>
<tr class="separator:ga2b942752d686c23323880ff576e7dffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d75acd7072f28844074702683d8493f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f">TIM_CCMR1_IC2F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga5d75acd7072f28844074702683d8493f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd">TIM_CCMR1_IC2F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga40e49318b54b16bda6fd7feea7c9a7dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107">TIM_CCMR1_IC2F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:ga932148c784f5cbee4dfcafcbadaf0107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafece48b6f595ef9717d523fa23cea1e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8">TIM_CCMR1_IC2F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; TIM_CCMR1_IC2F_Pos)</td></tr>
<tr class="separator:gafece48b6f595ef9717d523fa23cea1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab00cf673f46bb5a112370ff94d5495b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_CC3S_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaab00cf673f46bb5a112370ff94d5495b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac236d456c1635745129611f040e50392"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:gac236d456c1635745129611f040e50392"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac236d456c1635745129611f040e50392">TIM_CCMR2_CC3S_Msk</a></td></tr>
<tr class="separator:ga2eabcc7e322b02c9c406b3ff70308260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0">TIM_CCMR2_CC3S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga68c04aea2e89f1e89bd323d6d6e5e6c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bed6648aad6e8d16196246b355452dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc">TIM_CCMR2_CC3S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_CC3S_Pos)</td></tr>
<tr class="separator:ga4bed6648aad6e8d16196246b355452dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3FE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3fada082e0cea460d9722f5dca1fe1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC3FE_Pos)</td></tr>
<tr class="separator:gaef7fdd716098d6370d1fbef9ec6de226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6d8d2847058747ce23a648668ce4dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaef7fdd716098d6370d1fbef9ec6de226">TIM_CCMR2_OC3FE_Msk</a></td></tr>
<tr class="separator:gae6d8d2847058747ce23a648668ce4dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3PE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga5ebdd2a0a808080fac30e5ee1514f4cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC3PE_Pos)</td></tr>
<tr class="separator:ga340c7064a44bc7478982f5ef7a7655f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340c7064a44bc7478982f5ef7a7655f9">TIM_CCMR2_OC3PE_Msk</a></td></tr>
<tr class="separator:ga276fd2250d2b085b73ef51cb4c099d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc968db76163687538732d31cf4d4d91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3M_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gafc968db76163687538732d31cf4d4d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga8e306d8b3f5f98f8bfb6002dc2a7ff06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52095cae524adb237339bfee92e8168a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e306d8b3f5f98f8bfb6002dc2a7ff06">TIM_CCMR2_OC3M_Msk</a></td></tr>
<tr class="separator:ga52095cae524adb237339bfee92e8168a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga899b26ffa9c5f30f143306b8598a537f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f">TIM_CCMR2_OC3M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga899b26ffa9c5f30f143306b8598a537f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91476ae2cc3449facafcad82569e14f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8">TIM_CCMR2_OC3M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga91476ae2cc3449facafcad82569e14f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20394da7afcada6c3fc455b05004cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5">TIM_CCMR2_OC3M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR2_OC3M_Pos)</td></tr>
<tr class="separator:ga20394da7afcada6c3fc455b05004cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03695b16c15f57bd329b050603e11ff6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC3CE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga03695b16c15f57bd329b050603e11ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040e81b609666fec1f0476346bb8b942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC3CE_Pos)</td></tr>
<tr class="separator:ga040e81b609666fec1f0476346bb8b942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4209d414df704ce96c54abb2ea2df66a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga040e81b609666fec1f0476346bb8b942">TIM_CCMR2_OC3CE_Msk</a></td></tr>
<tr class="separator:ga4209d414df704ce96c54abb2ea2df66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_CC4S_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga5774c57db57a50e9a1b7e6fa6c2833f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga66957133f2ac46cacb14834a6ad46b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga294e216b50edd1c2f891143e1f971048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga66957133f2ac46cacb14834a6ad46b9b">TIM_CCMR2_CC4S_Msk</a></td></tr>
<tr class="separator:ga294e216b50edd1c2f891143e1f971048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499">TIM_CCMR2_CC4S_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:gabebaa6bffd90b32563bd0fc1ff4a9499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6386ec77a3a451954325a1512d44f893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893">TIM_CCMR2_CC4S_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_CC4S_Pos)</td></tr>
<tr class="separator:ga6386ec77a3a451954325a1512d44f893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69ec4d183286e02653876ead0a835a09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4FE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga69ec4d183286e02653876ead0a835a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC4FE_Pos)</td></tr>
<tr class="separator:ga01f0c4e1d96b5dde5af64ea95b2c3880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70dc197250c2699d470aea1a7a42ad57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga01f0c4e1d96b5dde5af64ea95b2c3880">TIM_CCMR2_OC4FE_Msk</a></td></tr>
<tr class="separator:ga70dc197250c2699d470aea1a7a42ad57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1271844d8091a2494487cd082a585ca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4PE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf1271844d8091a2494487cd082a585ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC4PE_Pos)</td></tr>
<tr class="separator:ga28c07cee007c349ef4ba4a954b341ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28c07cee007c349ef4ba4a954b341ff4">TIM_CCMR2_OC4PE_Msk</a></td></tr>
<tr class="separator:ga3e951cd3f6593e321cf79b662a1deaaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga67d4d6f1f9b93ff94a941d8c574ca400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga0ffb46fed2d65aab83a895d8f791f84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ffb46fed2d65aab83a895d8f791f84f">TIM_CCMR2_OC4M_Msk</a></td></tr>
<tr class="separator:gacbed61ff3ba57c7fe6d3386ce3b7af2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad866f52cce9ce32e3c0d181007b82de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5">TIM_CCMR2_OC4M_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gad866f52cce9ce32e3c0d181007b82de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd97b1c86dd4953f3382fea317d165af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af">TIM_CCMR2_OC4M_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:gafd97b1c86dd4953f3382fea317d165af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab">TIM_CCMR2_OC4M_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR2_OC4M_Pos)</td></tr>
<tr class="separator:ga431e5cdc0f3dc02fa5a54aa5193ddbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_OC4CE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8b06f4781d9ec977f5be9f010ee44b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a3897ea2b9197cbc75507df645faefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_OC4CE_Pos)</td></tr>
<tr class="separator:ga3a3897ea2b9197cbc75507df645faefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a3897ea2b9197cbc75507df645faefc">TIM_CCMR2_OC4CE_Msk</a></td></tr>
<tr class="separator:ga1447dfe94bdd234382bb1f43307ea5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC3PSC_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae531e77cc77a9a76a0f32074ad371cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gabec127dfbd39286e7467a88e42b0e2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabec127dfbd39286e7467a88e42b0e2a2">TIM_CCMR2_IC3PSC_Msk</a></td></tr>
<tr class="separator:gafc3d11f2e968752bc9ec7131c986c3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga588513395cbf8be6f4749c140fbf811c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c">TIM_CCMR2_IC3PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:ga588513395cbf8be6f4749c140fbf811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d">TIM_CCMR2_IC3PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_IC3PSC_Pos)</td></tr>
<tr class="separator:gacd27b9bdcc161c90dc1712074a66f29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC3F_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf23e70bb3dfe3c685a26e6ae00786b62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:gaac13900fc61a22d5b43f579e5854fa2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad218af6bd1de72891e1b85d582b766cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac13900fc61a22d5b43f579e5854fa2c">TIM_CCMR2_IC3F_Msk</a></td></tr>
<tr class="separator:gad218af6bd1de72891e1b85d582b766cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061">TIM_CCMR2_IC3F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga31d5450ebc9ac6ea833a2b341ceea061"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f92a3f831685d6df7ab69e68181849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849">TIM_CCMR2_IC3F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga26f92a3f831685d6df7ab69e68181849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9">TIM_CCMR2_IC3F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga5e7d7a3c2686a6e31adc1adf2ce65df9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b">TIM_CCMR2_IC3F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; TIM_CCMR2_IC3F_Pos)</td></tr>
<tr class="separator:ga9696c3da027f2b292d077f1ab4cdd14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df596e58e5b71467be3d85988fb302f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC4PSC_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1df596e58e5b71467be3d85988fb302f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga289328a0304739b4459fa74978be5aa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga289328a0304739b4459fa74978be5aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga289328a0304739b4459fa74978be5aa4">TIM_CCMR2_IC4PSC_Msk</a></td></tr>
<tr class="separator:ga6fd7591e2de10272f7fafb08cdd1b7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7d206409bc551eab06819e17451e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4">TIM_CCMR2_IC4PSC_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:ga80f7d206409bc551eab06819e17451e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6690f5e98e02addd5e75643767c6d66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66">TIM_CCMR2_IC4PSC_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_IC4PSC_Pos)</td></tr>
<tr class="separator:gaf6690f5e98e02addd5e75643767c6d66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce62241567cc540d3b7ce61084c1e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCMR2_IC4F_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gafdce62241567cc540d3b7ce61084c1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gaa9f59cf5cc82d482d733a365cc7d887c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51653fd06a591294d432385e794a19e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f59cf5cc82d482d733a365cc7d887c">TIM_CCMR2_IC4F_Msk</a></td></tr>
<tr class="separator:gad51653fd06a591294d432385e794a19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c">TIM_CCMR2_IC4F_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga7d5fc8b9a6ea27582cb6c25f9654888c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85">TIM_CCMR2_IC4F_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:gac4dcc1562c0c017493e4ee6b32354e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c">TIM_CCMR2_IC4F_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga2b96de7db8b71ac7e414f247b871a53c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09">TIM_CCMR2_IC4F_3</a>&#160;&#160;&#160;(0x8UL &lt;&lt; TIM_CCMR2_IC4F_Pos)</td></tr>
<tr class="separator:ga25d0f55e5b751f2caed6a943f5682a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1E_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6da61acdf3f1662c2a522820260f0ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC1E_Pos)</td></tr>
<tr class="separator:ga871be5249ffb7666a32f4e2e60e50a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga871be5249ffb7666a32f4e2e60e50a8c">TIM_CCER_CC1E_Msk</a></td></tr>
<tr class="separator:ga3f494b9881e7b97bb2d79f7ad4e79937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1P_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga15c77329fadbcb3c84bde50fca4531fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3006ecce72e486321261536ae385732f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC1P_Pos)</td></tr>
<tr class="separator:ga3006ecce72e486321261536ae385732f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca0aedba14241caff739afb3c3ee291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3006ecce72e486321261536ae385732f">TIM_CCER_CC1P_Msk</a></td></tr>
<tr class="separator:ga0ca0aedba14241caff739afb3c3ee291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac27744605da2a44ce88bcd692a6dd639"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1NE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac27744605da2a44ce88bcd692a6dd639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC1NE_Pos)</td></tr>
<tr class="separator:ga6f84300589fc23c7ad7c688b77adffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813056b3f90a13c4432aeba55f28957e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f84300589fc23c7ad7c688b77adffd6">TIM_CCER_CC1NE_Msk</a></td></tr>
<tr class="separator:ga813056b3f90a13c4432aeba55f28957e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC1NP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga17cab7ddc6363d68c881d424dc2f95b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC1NP_Pos)</td></tr>
<tr class="separator:ga22ca6b2d577776a67d48e9a7e1863700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22ca6b2d577776a67d48e9a7e1863700">TIM_CCER_CC1NP_Msk</a></td></tr>
<tr class="separator:ga403fc501d4d8de6cabee6b07acb81a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2E_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga4a7e6fef34c0f02a97140620a2429b84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91010bed31fbd01d7013fe9be759b215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC2E_Pos)</td></tr>
<tr class="separator:ga91010bed31fbd01d7013fe9be759b215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76392a4d63674cd0db0a55762458f16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91010bed31fbd01d7013fe9be759b215">TIM_CCER_CC2E_Msk</a></td></tr>
<tr class="separator:ga76392a4d63674cd0db0a55762458f16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2P_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gab6eed48ffae9d0a886c124b2993b8a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f10f70479dce9444a304a58dfa52e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC2P_Pos)</td></tr>
<tr class="separator:ga95f10f70479dce9444a304a58dfa52e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3136c6e776c6066509d298b6a9b34912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95f10f70479dce9444a304a58dfa52e1">TIM_CCER_CC2P_Msk</a></td></tr>
<tr class="separator:ga3136c6e776c6066509d298b6a9b34912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2NE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga5a035ed74e6d62a0fcf54bd0b31f785a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395e49f88082d5e2144801c98047e03b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC2NE_Pos)</td></tr>
<tr class="separator:ga395e49f88082d5e2144801c98047e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a784649120eddec31998f34323d4156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga395e49f88082d5e2144801c98047e03b">TIM_CCER_CC2NE_Msk</a></td></tr>
<tr class="separator:ga6a784649120eddec31998f34323d4156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC2NP_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8de88ef55a7e82a4fe7379a0568da7ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b294ed91060a15ee77651cd8e688e70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC2NP_Pos)</td></tr>
<tr class="separator:ga1b294ed91060a15ee77651cd8e688e70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387de559d8b16b16f3934fddd2aa969f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b294ed91060a15ee77651cd8e688e70">TIM_CCER_CC2NP_Msk</a></td></tr>
<tr class="separator:ga387de559d8b16b16f3934fddd2aa969f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee67670829d7a6333cae4b5eada7899"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3E_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaaee67670829d7a6333cae4b5eada7899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC3E_Pos)</td></tr>
<tr class="separator:ga800a18a966d63d71dfc6cf7e3c18ca08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga800a18a966d63d71dfc6cf7e3c18ca08">TIM_CCER_CC3E_Msk</a></td></tr>
<tr class="separator:ga1da114e666b61f09cf25f50cdaa7f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3P_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab92731a4de3cb45962bfc34f3986a3bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC3P_Pos)</td></tr>
<tr class="separator:ga647aadf30c1f4c7850a025bce9e264a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga647aadf30c1f4c7850a025bce9e264a6">TIM_CCER_CC3P_Msk</a></td></tr>
<tr class="separator:ga6220a5cd34c7a7a39e10c854aa00d2e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3NE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga0e4ec9ec3d3f6b778c7750f4861de8dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC3NE_Pos)</td></tr>
<tr class="separator:ga34cbf30b58b4fa02ddc7c1bab93420b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga34cbf30b58b4fa02ddc7c1bab93420b3">TIM_CCER_CC3NE_Msk</a></td></tr>
<tr class="separator:gad46cce61d3bd83b64257ba75e54ee1aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc4768173a56472e6f19ca49bb229e6a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC3NP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc4768173a56472e6f19ca49bb229e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC3NP_Pos)</td></tr>
<tr class="separator:ga013c6bc2ba905dea2713cdef67f39c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4029686d3307111d3f9f4400e29e4521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga013c6bc2ba905dea2713cdef67f39c6f">TIM_CCER_CC3NP_Msk</a></td></tr>
<tr class="separator:ga4029686d3307111d3f9f4400e29e4521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f1890df26547229ce711eed7a30c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC4E_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8e4f1890df26547229ce711eed7a30c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC4E_Pos)</td></tr>
<tr class="separator:gae8f00da3ce9a145e9c7c0ece18706d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga940b041ab5975311f42f26d314a4b621"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae8f00da3ce9a145e9c7c0ece18706d05">TIM_CCER_CC4E_Msk</a></td></tr>
<tr class="separator:ga940b041ab5975311f42f26d314a4b621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCER_CC4P_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga0b16bb9029a386a09ca24796a74f7fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_CCER_CC4P_Pos)</td></tr>
<tr class="separator:ga22962f81c9abfc88ae30f50b5592d3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22962f81c9abfc88ae30f50b5592d3a7">TIM_CCER_CC4P_Msk</a></td></tr>
<tr class="separator:ga3faf23dc47e1b0877352d7f5a00f72e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CNT_CNT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf110ca46cc8cf7b55f63cafa563073b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54bb0107f222981fe8c8416af521fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; TIM_CNT_CNT_Pos)</td></tr>
<tr class="separator:gac54bb0107f222981fe8c8416af521fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc">TIM_CNT_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac54bb0107f222981fe8c8416af521fd0">TIM_CNT_CNT_Msk</a></td></tr>
<tr class="separator:ga8bc45c0315de82c1c3a38a243bcd00fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_PSC_PSC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac11163ae1ef14d3e7a1f047c40a501f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff3a421342fafac2e25421084bd85df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_PSC_PSC_Pos)</td></tr>
<tr class="separator:gacff3a421342fafac2e25421084bd85df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb85e4000ddab0ada67c5964810da35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35">TIM_PSC_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff3a421342fafac2e25421084bd85df">TIM_PSC_PSC_Msk</a></td></tr>
<tr class="separator:gaefb85e4000ddab0ada67c5964810da35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_ARR_ARR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8430ae919aa2e98c8a4cb32049ae5c3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166174bde137aa84aec495eef6907ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; TIM_ARR_ARR_Pos)</td></tr>
<tr class="separator:ga166174bde137aa84aec495eef6907ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace50256fdecc38f641050a4a3266e4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9">TIM_ARR_ARR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga166174bde137aa84aec495eef6907ed3">TIM_ARR_ARR_Msk</a></td></tr>
<tr class="separator:gace50256fdecc38f641050a4a3266e4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_RCR_REP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab062a3ee5ed93cef0fd1de937719fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e8380ec8ac6138f401fa53833978fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; TIM_RCR_REP_Pos)</td></tr>
<tr class="separator:ga06e8380ec8ac6138f401fa53833978fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7">TIM_RCR_REP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06e8380ec8ac6138f401fa53833978fc">TIM_RCR_REP_Msk</a></td></tr>
<tr class="separator:gadcef8f28580e36cdfda3be1f7561afc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR1_CCR1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga815f704b96c35f8f2b4a9160913e36f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_CCR1_CCR1_Pos)</td></tr>
<tr class="separator:ga1052d30a540b5332d39cc9e1e23587bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac927cc11eff415210dcf94657d8dfbe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0">TIM_CCR1_CCR1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1052d30a540b5332d39cc9e1e23587bb">TIM_CCR1_CCR1_Msk</a></td></tr>
<tr class="separator:gac927cc11eff415210dcf94657d8dfbe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR2_CCR2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga22f43b4f1a39a8ff5124a31e2e37efbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_CCR2_CCR2_Pos)</td></tr>
<tr class="separator:gab4ef3300e4399d1b036c2e28061d9dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba">TIM_CCR2_CCR2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab4ef3300e4399d1b036c2e28061d9dd1">TIM_CCR2_CCR2_Msk</a></td></tr>
<tr class="separator:ga751e5efd90bdd1fd5f38609f3f5762ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a2438c905cf2e7f0c15b06090be697"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR3_CCR3_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga69a2438c905cf2e7f0c15b06090be697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3983e861f1f4418bf3df69d263550024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_CCR3_CCR3_Pos)</td></tr>
<tr class="separator:ga3983e861f1f4418bf3df69d263550024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e85064d37d387851e95c5c1f35315a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1">TIM_CCR3_CCR3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3983e861f1f4418bf3df69d263550024">TIM_CCR3_CCR3_Msk</a></td></tr>
<tr class="separator:ga4e85064d37d387851e95c5c1f35315a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_CCR4_CCR4_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga812691bb8cabc5eef6093926c6afb0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2e10599fa35e837f604584c742551f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_CCR4_CCR4_Pos)</td></tr>
<tr class="separator:ga2e2e10599fa35e837f604584c742551f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15c9dd67a6701b5498926ae536773eca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca">TIM_CCR4_CCR4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2e2e10599fa35e837f604584c742551f">TIM_CCR4_CCR4_Msk</a></td></tr>
<tr class="separator:ga15c9dd67a6701b5498926ae536773eca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_DTG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga20f8f8f7a4e2e060b4b51e0a8adc6201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga2c52bd0a743ce97111f4f7210f4f0875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c52bd0a743ce97111f4f7210f4f0875">TIM_BDTR_DTG_Msk</a></td></tr>
<tr class="separator:gabcf985e9c78f15e1e44b2bc4d2bafc67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc">TIM_BDTR_DTG_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga4b575cca31b0e22ef1d5b842aa162bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d">TIM_BDTR_DTG_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga0f33ae1e9b7847a60032a60d0cc7f81d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f06a132eba960bd6cc972e3580d537c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c">TIM_BDTR_DTG_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga2f06a132eba960bd6cc972e3580d537c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7868643a65285fc7132f040c8950f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43">TIM_BDTR_DTG_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gae7868643a65285fc7132f040c8950f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503b44e30a5fb77c34630d1faca70213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213">TIM_BDTR_DTG_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga503b44e30a5fb77c34630d1faca70213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f">TIM_BDTR_DTG_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:ga83a12ecb0a8dd21bc164d9a345ea564f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7d418cbd0db89991522cb6be34a017e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e">TIM_BDTR_DTG_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gaf7d418cbd0db89991522cb6be34a017e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac945c8bcf5567912a88eb2acee53c45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b">TIM_BDTR_DTG_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; TIM_BDTR_DTG_Pos)</td></tr>
<tr class="separator:gac945c8bcf5567912a88eb2acee53c45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_LOCK_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga71810028fd9aba73ee3b92d59017cb8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:ga31c7b82190b30d879c3c7b3a46b9ab82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga31c7b82190b30d879c3c7b3a46b9ab82">TIM_BDTR_LOCK_Msk</a></td></tr>
<tr class="separator:ga7e4215d17f0548dfcf0b15fe4d0f4651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd1736c8172e7cd098bb591264b07bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf">TIM_BDTR_LOCK_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:gabbd1736c8172e7cd098bb591264b07bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga756df80ff8c34399435f52dca18e6eee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee">TIM_BDTR_LOCK_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; TIM_BDTR_LOCK_Pos)</td></tr>
<tr class="separator:ga756df80ff8c34399435f52dca18e6eee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_OSSI_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga508a8d8aea6def7bd3dd689ff5f47312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ff8c5f843f6587554de55163a0f420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_OSSI_Pos)</td></tr>
<tr class="separator:ga05ff8c5f843f6587554de55163a0f420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05ff8c5f843f6587554de55163a0f420">TIM_BDTR_OSSI_Msk</a></td></tr>
<tr class="separator:gab1cf04e70ccf3d4aba5afcf2496a411a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_OSSR_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5738bf6a27c598bc93b37db41f1a21c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga396c60115df4f4f217ae3b2df15d130c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_OSSR_Pos)</td></tr>
<tr class="separator:ga396c60115df4f4f217ae3b2df15d130c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga396c60115df4f4f217ae3b2df15d130c">TIM_BDTR_OSSR_Msk</a></td></tr>
<tr class="separator:gaf9435f36d53c6be1107e57ab6a82c16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bff46bd1b077d0a152e4600397f98d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_BKE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga27bff46bd1b077d0a152e4600397f98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2272c6e4c575623c1f46f482cd957415"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_BKE_Pos)</td></tr>
<tr class="separator:ga2272c6e4c575623c1f46f482cd957415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2272c6e4c575623c1f46f482cd957415">TIM_BDTR_BKE_Msk</a></td></tr>
<tr class="separator:ga74250b040dd9fd9c09dcc54cdd6d86d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf42525a0a24fac15595720c1ef01d57a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_BKP_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gaf42525a0a24fac15595720c1ef01d57a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b7d11ccc8db986ee394ec26167130"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_BKP_Pos)</td></tr>
<tr class="separator:ga101b7d11ccc8db986ee394ec26167130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3247abbbf0d00260be051d176d88020e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga101b7d11ccc8db986ee394ec26167130">TIM_BDTR_BKP_Msk</a></td></tr>
<tr class="separator:ga3247abbbf0d00260be051d176d88020e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_AOE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga7c59af6d6570d3f4c7bff1efcde8fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_AOE_Pos)</td></tr>
<tr class="separator:gaa9f2a293cb57e4e53908ff3968b44eda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa9f2a293cb57e4e53908ff3968b44eda">TIM_BDTR_AOE_Msk</a></td></tr>
<tr class="separator:ga59f15008050f91fa3ecc9eaaa971a509"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1874eb52559400db69885a6dee768c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_BDTR_MOE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae1874eb52559400db69885a6dee768c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; TIM_BDTR_MOE_Pos)</td></tr>
<tr class="separator:gaead4c63fdacf9c85e3c997275649aa8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc">TIM_BDTR_MOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaead4c63fdacf9c85e3c997275649aa8e">TIM_BDTR_MOE_Msk</a></td></tr>
<tr class="separator:ga277a096614829feba2d0a4fbb7d3dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DCR_DBA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3a306a1cb19e8538984d63e2728f18c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga603bd90bfdd7e08fb4c749c926ae8d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e">TIM_DCR_DBA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga603bd90bfdd7e08fb4c749c926ae8d0d">TIM_DCR_DBA_Msk</a></td></tr>
<tr class="separator:gabf9051ecac123cd89f9d2a835e4cde2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba">TIM_DCR_DBA_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaaf610e5fe4bb4b10736242df3b62bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e">TIM_DCR_DBA_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga9a0185643c163930e30f0a1cf5fe364e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1">TIM_DCR_DBA_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gaaa5a89b93b97b0968a7d5563a18ab9d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430">TIM_DCR_DBA_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:ga105f44ff18cbbd4ff4d60368c9184430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc">TIM_DCR_DBA_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; TIM_DCR_DBA_Pos)</td></tr>
<tr class="separator:gabe1bc4b6dd7265dee2857f23d835b2dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e78721748388667766590962b29f610"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DCR_DBL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga2e78721748388667766590962b29f610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga19d5bc5ed6177c1603a35d52918e5068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e197a78484567d4c6093c28265f3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb">TIM_DCR_DBL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga19d5bc5ed6177c1603a35d52918e5068">TIM_DCR_DBL_Msk</a></td></tr>
<tr class="separator:gab9e197a78484567d4c6093c28265f3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga677195c0b4892bb6717564c0528126a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9">TIM_DCR_DBL_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga677195c0b4892bb6717564c0528126a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad427ba987877e491f7a2be60e320dbea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea">TIM_DCR_DBL_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:gad427ba987877e491f7a2be60e320dbea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c">TIM_DCR_DBL_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga369926f2a8ca5cf635ded9bb4619189c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03">TIM_DCR_DBL_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga7f1ec849c41d1abd46c528a4ac378c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9">TIM_DCR_DBL_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; TIM_DCR_DBL_Pos)</td></tr>
<tr class="separator:ga607d7b87b1b4bf167aabad36f922a8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404a796ef83390218d4aed467f779ca0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIM_DMAR_DMAB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga404a796ef83390218d4aed467f779ca0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; TIM_DMAR_DMAB_Pos)</td></tr>
<tr class="separator:gaa5d6d71391fa416ce5c1aa65e459d92a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83">TIM_DMAR_DMAB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5d6d71391fa416ce5c1aa65e459d92a">TIM_DMAR_DMAB_Msk</a></td></tr>
<tr class="separator:ga1afa2fc02bcd75c15122c4eb87d6cf83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb9e330faf62bedfacec23a8770c124a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRH_SECIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb9e330faf62bedfacec23a8770c124a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28751e702925b8e8ccd4f6bf3d2e166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28751e702925b8e8ccd4f6bf3d2e166">RTC_CRH_SECIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRH_SECIE_Pos)</td></tr>
<tr class="separator:gaf28751e702925b8e8ccd4f6bf3d2e166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dd52d261f99a969d9841a4426152b85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85">RTC_CRH_SECIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28751e702925b8e8ccd4f6bf3d2e166">RTC_CRH_SECIE_Msk</a></td></tr>
<tr class="separator:ga8dd52d261f99a969d9841a4426152b85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca0af58c22b9e161645976005a196970"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRH_ALRIE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaca0af58c22b9e161645976005a196970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bcc003b59ad4107da988259843b6857"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bcc003b59ad4107da988259843b6857">RTC_CRH_ALRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRH_ALRIE_Pos)</td></tr>
<tr class="separator:ga6bcc003b59ad4107da988259843b6857"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990a6b449f70249a1a4baf19f64617d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9">RTC_CRH_ALRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bcc003b59ad4107da988259843b6857">RTC_CRH_ALRIE_Msk</a></td></tr>
<tr class="separator:ga990a6b449f70249a1a4baf19f64617d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga945cba4d1ff6f732bfea6fbc05a8b726"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRH_OWIE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga945cba4d1ff6f732bfea6fbc05a8b726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb8fd3b77de4e1639b8399e6720f4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb8fd3b77de4e1639b8399e6720f4372">RTC_CRH_OWIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRH_OWIE_Pos)</td></tr>
<tr class="separator:gacb8fd3b77de4e1639b8399e6720f4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e23d339e15dbf883dbedb054cd1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706">RTC_CRH_OWIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacb8fd3b77de4e1639b8399e6720f4372">RTC_CRH_OWIE_Msk</a></td></tr>
<tr class="separator:ga04e23d339e15dbf883dbedb054cd1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee443ffdee918be92ca3db5a358ad908"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_SECF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaee443ffdee918be92ca3db5a358ad908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00e2ee5e53415603fd3655467f8d55f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00e2ee5e53415603fd3655467f8d55f4">RTC_CRL_SECF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_SECF_Pos)</td></tr>
<tr class="separator:ga00e2ee5e53415603fd3655467f8d55f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c039206fc5c1506aba666387c5d34c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8">RTC_CRL_SECF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00e2ee5e53415603fd3655467f8d55f4">RTC_CRL_SECF_Msk</a></td></tr>
<tr class="separator:ga2c039206fc5c1506aba666387c5d34c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377412466d19b380ecd6419731b335a5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_ALRF_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga377412466d19b380ecd6419731b335a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeadcf5503119d74291c6b3846116b0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeadcf5503119d74291c6b3846116b0be">RTC_CRL_ALRF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_ALRF_Pos)</td></tr>
<tr class="separator:gaeadcf5503119d74291c6b3846116b0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca9bce7cb58e637876d1154710305563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563">RTC_CRL_ALRF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeadcf5503119d74291c6b3846116b0be">RTC_CRL_ALRF_Msk</a></td></tr>
<tr class="separator:gaca9bce7cb58e637876d1154710305563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga080b6ce87cf3c81ab460876218fd9c1b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_OWF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga080b6ce87cf3c81ab460876218fd9c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73056d0f8d14bc026015d8558f78d9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73056d0f8d14bc026015d8558f78d9b8">RTC_CRL_OWF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_OWF_Pos)</td></tr>
<tr class="separator:ga73056d0f8d14bc026015d8558f78d9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad801db5fbfc407b1959647765076b299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299">RTC_CRL_OWF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73056d0f8d14bc026015d8558f78d9b8">RTC_CRL_OWF_Msk</a></td></tr>
<tr class="separator:gad801db5fbfc407b1959647765076b299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461866d90bf8bb1023e3745e18eec05f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_RSF_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga461866d90bf8bb1023e3745e18eec05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1eac8ac9e667edc15f7ac88332fecadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1eac8ac9e667edc15f7ac88332fecadc">RTC_CRL_RSF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_RSF_Pos)</td></tr>
<tr class="separator:ga1eac8ac9e667edc15f7ac88332fecadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fefe3020ad4d61b54a516e8a65f30d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d">RTC_CRL_RSF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1eac8ac9e667edc15f7ac88332fecadc">RTC_CRL_RSF_Msk</a></td></tr>
<tr class="separator:gae6fefe3020ad4d61b54a516e8a65f30d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c69842f3404dbb967453db604a9d38"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_CNF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga07c69842f3404dbb967453db604a9d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5aafc46b95045c2b8029c61377a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5aafc46b95045c2b8029c61377a35">RTC_CRL_CNF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_CNF_Pos)</td></tr>
<tr class="separator:ga2ea5aafc46b95045c2b8029c61377a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3829687c89579c020665c19b8937a820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820">RTC_CRL_CNF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5aafc46b95045c2b8029c61377a35">RTC_CRL_CNF_Msk</a></td></tr>
<tr class="separator:ga3829687c89579c020665c19b8937a820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5572a091348ed770aa04e23a7c3e5f5e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CRL_RTOFF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga5572a091348ed770aa04e23a7c3e5f5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ceea4e8f90a361b541f820795cdd1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceea4e8f90a361b541f820795cdd1a4">RTC_CRL_RTOFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; RTC_CRL_RTOFF_Pos)</td></tr>
<tr class="separator:ga6ceea4e8f90a361b541f820795cdd1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc57b1110a53b82e4445c4770203fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8">RTC_CRL_RTOFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ceea4e8f90a361b541f820795cdd1a4">RTC_CRL_RTOFF_Msk</a></td></tr>
<tr class="separator:ga6bc57b1110a53b82e4445c4770203fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7897d7cf022e940f146b6427eb4cd1e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRLH_PRL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7897d7cf022e940f146b6427eb4cd1e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217278056613ef09609b3068cbe8c75c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217278056613ef09609b3068cbe8c75c">RTC_PRLH_PRL_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RTC_PRLH_PRL_Pos)</td></tr>
<tr class="separator:ga217278056613ef09609b3068cbe8c75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5209d66a77da940d9a187bbaf73dc8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0">RTC_PRLH_PRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga217278056613ef09609b3068cbe8c75c">RTC_PRLH_PRL_Msk</a></td></tr>
<tr class="separator:ga5209d66a77da940d9a187bbaf73dc8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a2c15c1b12beb340a12b8403298d03"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_PRLL_PRL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga09a2c15c1b12beb340a12b8403298d03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84c1e694ac730f48584e62b12fcf8b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84c1e694ac730f48584e62b12fcf8b83">RTC_PRLL_PRL_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_PRLL_PRL_Pos)</td></tr>
<tr class="separator:ga84c1e694ac730f48584e62b12fcf8b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1cd2db7134d6b3e21477ed466dd4d7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c">RTC_PRLL_PRL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga84c1e694ac730f48584e62b12fcf8b83">RTC_PRLL_PRL_Msk</a></td></tr>
<tr class="separator:gac1cd2db7134d6b3e21477ed466dd4d7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b62feb1731a74dac62009e9039fac2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DIVH_RTC_DIV_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga81b62feb1731a74dac62009e9039fac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf261fd554a09c56da99a268974fc4699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf261fd554a09c56da99a268974fc4699">RTC_DIVH_RTC_DIV_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; RTC_DIVH_RTC_DIV_Pos)</td></tr>
<tr class="separator:gaf261fd554a09c56da99a268974fc4699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88e723f16ec20925d0bc545428a6670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670">RTC_DIVH_RTC_DIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf261fd554a09c56da99a268974fc4699">RTC_DIVH_RTC_DIV_Msk</a></td></tr>
<tr class="separator:gae88e723f16ec20925d0bc545428a6670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58911bc743697b52fbf074c1bfef459"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_DIVL_RTC_DIV_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf58911bc743697b52fbf074c1bfef459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8256780dab5675e402dcddd9f9964e47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8256780dab5675e402dcddd9f9964e47">RTC_DIVL_RTC_DIV_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_DIVL_RTC_DIV_Pos)</td></tr>
<tr class="separator:ga8256780dab5675e402dcddd9f9964e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe06c3de2b371556e207e5079feb9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd">RTC_DIVL_RTC_DIV</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8256780dab5675e402dcddd9f9964e47">RTC_DIVL_RTC_DIV_Msk</a></td></tr>
<tr class="separator:gabe06c3de2b371556e207e5079feb9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9ee6df9fae9371e8bc2a8321467516c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CNTH_RTC_CNT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac9ee6df9fae9371e8bc2a8321467516c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf82f559aef7f95bffdfc109e2a24b7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf82f559aef7f95bffdfc109e2a24b7f3">RTC_CNTH_RTC_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_CNTH_RTC_CNT_Pos)</td></tr>
<tr class="separator:gaf82f559aef7f95bffdfc109e2a24b7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256cb0c8e461f345df89d77dae7c31a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9">RTC_CNTH_RTC_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf82f559aef7f95bffdfc109e2a24b7f3">RTC_CNTH_RTC_CNT_Msk</a></td></tr>
<tr class="separator:ga256cb0c8e461f345df89d77dae7c31a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4fdb56fda68eafbfced81eb2b78ab4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_CNTL_RTC_CNT_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b4fdb56fda68eafbfced81eb2b78ab4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7411f46055acffb5d1be7657e659b2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7411f46055acffb5d1be7657e659b2d3">RTC_CNTL_RTC_CNT_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_CNTL_RTC_CNT_Pos)</td></tr>
<tr class="separator:ga7411f46055acffb5d1be7657e659b2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa079440c3cb1b864f226231f11664e5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e">RTC_CNTL_RTC_CNT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7411f46055acffb5d1be7657e659b2d3">RTC_CNTL_RTC_CNT_Msk</a></td></tr>
<tr class="separator:gaa079440c3cb1b864f226231f11664e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeef0118d778d1fd0235a1174db7c1e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRH_RTC_ALR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeef0118d778d1fd0235a1174db7c1e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga098eff3647ed181c7e791d634b361e5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga098eff3647ed181c7e791d634b361e5d">RTC_ALRH_RTC_ALR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_ALRH_RTC_ALR_Pos)</td></tr>
<tr class="separator:ga098eff3647ed181c7e791d634b361e5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6fab9b1d06bb3f26eb038a1d7e55f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5">RTC_ALRH_RTC_ALR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga098eff3647ed181c7e791d634b361e5d">RTC_ALRH_RTC_ALR_Msk</a></td></tr>
<tr class="separator:ga2c6fab9b1d06bb3f26eb038a1d7e55f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56ae1f4ddca5a074ae95c9b61c5593c5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTC_ALRL_RTC_ALR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga56ae1f4ddca5a074ae95c9b61c5593c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a6592e40389e9d81a122b153751e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a6592e40389e9d81a122b153751e4c">RTC_ALRL_RTC_ALR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; RTC_ALRL_RTC_ALR_Pos)</td></tr>
<tr class="separator:gaa3a6592e40389e9d81a122b153751e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27e762953f42cf0a323a4372cd780c22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22">RTC_ALRL_RTC_ALR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3a6592e40389e9d81a122b153751e4c">RTC_ALRL_RTC_ALR_Msk</a></td></tr>
<tr class="separator:ga27e762953f42cf0a323a4372cd780c22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a5d1982414442435695ce911fc91b3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_KR_KEY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6a5d1982414442435695ce911fc91b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; IWDG_KR_KEY_Pos)</td></tr>
<tr class="separator:ga4ccb19a688f8e5b1c41626d3718db07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2">IWDG_KR_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4ccb19a688f8e5b1c41626d3718db07e">IWDG_KR_KEY_Msk</a></td></tr>
<tr class="separator:ga957f7d5f8a0ec1a6956a7f05cfbd97c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_PR_PR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga25d9c482d27bbc46b08d321c79d058e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga75390b0bbc7eb3073a88536fe7f1c5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de39c5672f17d326fceb5adc9adc090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090">IWDG_PR_PR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga75390b0bbc7eb3073a88536fe7f1c5ff">IWDG_PR_PR_Msk</a></td></tr>
<tr class="separator:ga4de39c5672f17d326fceb5adc9adc090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b727e7882603df1684cbf230520ca76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76">IWDG_PR_PR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga9b727e7882603df1684cbf230520ca76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba2551b90c68d95c736a116224b473e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e">IWDG_PR_PR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:gafba2551b90c68d95c736a116224b473e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9">IWDG_PR_PR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; IWDG_PR_PR_Pos)</td></tr>
<tr class="separator:ga55a1d7fde4e3e724a8644652ba9bb2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57519650f213ae6a72cf9983d64b8618"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_RLR_RL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga57519650f213ae6a72cf9983d64b8618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; IWDG_RLR_RL_Pos)</td></tr>
<tr class="separator:ga797562ce090da2d4b6576ba3ec62ad12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87024bbb19f26def4c4c1510b22d3033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033">IWDG_RLR_RL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga797562ce090da2d4b6576ba3ec62ad12">IWDG_RLR_RL_Msk</a></td></tr>
<tr class="separator:ga87024bbb19f26def4c4c1510b22d3033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8174d249dcd092b42f36a09e5e04def1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_SR_PVU_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8174d249dcd092b42f36a09e5e04def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e966837f97df9cde2383682f0234a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; IWDG_SR_PVU_Pos)</td></tr>
<tr class="separator:ga7e966837f97df9cde2383682f0234a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e966837f97df9cde2383682f0234a96">IWDG_SR_PVU_Msk</a></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IWDG_SR_RVU_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4aeb9bcef7e84f6760608f5fcd052fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab984dca55296c6bc7aef24d356909c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; IWDG_SR_RVU_Pos)</td></tr>
<tr class="separator:gab984dca55296c6bc7aef24d356909c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab984dca55296c6bc7aef24d356909c28">IWDG_SR_RVU_Msk</a></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1a1da6274cc0fb20e75dfbe1a20ab62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gaa8676c7d294b92a9ea0d0f1b088308ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8676c7d294b92a9ea0d0f1b088308ed">WWDG_CR_T_Msk</a></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305c0da4633020b9696d64a1785fa29c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga305c0da4633020b9696d64a1785fa29c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga44e5ea3baea1e37b0446e56e910c3409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga67e7b9fa1867ecd6a9dd4b28381e4229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64ede5bff80b5b979a44d073205f5930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga64ede5bff80b5b979a44d073205f5930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:gabbc9c4a71473ceb1fde58a1d6054a7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga9f41b8c9b91c0632521373203bcb5b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; WWDG_CR_T_Pos)</td></tr>
<tr class="separator:ga8abc0d44e390aabc2c7f787f2ed0b632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d510237467b8e10ca1001574671ad8e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga305c0da4633020b9696d64a1785fa29c">WWDG_CR_T_0</a></td></tr>
<tr class="separator:ga4d510237467b8e10ca1001574671ad8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44e5ea3baea1e37b0446e56e910c3409">WWDG_CR_T_1</a></td></tr>
<tr class="separator:gaed4b5d3f4d2e0540058fd2253a8feb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67e7b9fa1867ecd6a9dd4b28381e4229">WWDG_CR_T_2</a></td></tr>
<tr class="separator:gaa4e9559da387f10bac2dc8ab0d4f6e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e344f4a12c60e57cb643511379b261"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64ede5bff80b5b979a44d073205f5930">WWDG_CR_T_3</a></td></tr>
<tr class="separator:gab1e344f4a12c60e57cb643511379b261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabbc9c4a71473ceb1fde58a1d6054a7fe">WWDG_CR_T_4</a></td></tr>
<tr class="separator:gaf1f89d17eb4b3bb1b67c2b0185061e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9f41b8c9b91c0632521373203bcb5b64">WWDG_CR_T_5</a></td></tr>
<tr class="separator:gadc9870e0e3a5c171b9c1db817afcf0ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3a493575c9a7c6006a3af9d13399268"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_T6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8abc0d44e390aabc2c7f787f2ed0b632">WWDG_CR_T_6</a></td></tr>
<tr class="separator:gab3a493575c9a7c6006a3af9d13399268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CR_WDGA_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga51b9fed94bc5fdbc67446173e1b3676c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06bd586be3859790f803c1275ea52390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; WWDG_CR_WDGA_Pos)</td></tr>
<tr class="separator:ga06bd586be3859790f803c1275ea52390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06bd586be3859790f803c1275ea52390">WWDG_CR_WDGA_Msk</a></td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9c98c783bea6069765360fcd6df341b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae9c98c783bea6069765360fcd6df341b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aed21af49014ce535798f9beead136d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga3aed21af49014ce535798f9beead136d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aed21af49014ce535798f9beead136d">WWDG_CFR_W_Msk</a></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f4016f9990c2657acdf7521233d16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga26f4016f9990c2657acdf7521233d16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga546410b3ec62e976c0f590cf9f216bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de841283deaea061d977392805211d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:gac3de841283deaea061d977392805211d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga0394248f2a4e4b6ba6c28024fa961a99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25594b7ced3e1277b636caf02416a4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga25594b7ced3e1277b636caf02416a4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga7e730800b000f6fe3be5ea43a6e29cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; WWDG_CFR_W_Pos)</td></tr>
<tr class="separator:ga9fc25f8d5c23a76d364c1cb5d7518a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga26f4016f9990c2657acdf7521233d16d">WWDG_CFR_W_0</a></td></tr>
<tr class="separator:gae37e08098d003f44eb8770a9d9bd40d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698b68239773862647ef5f9d963b80c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga546410b3ec62e976c0f590cf9f216bb3">WWDG_CFR_W_1</a></td></tr>
<tr class="separator:ga698b68239773862647ef5f9d963b80c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166845425e89d01552bac0baeec686d9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W2</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac3de841283deaea061d977392805211d">WWDG_CFR_W_2</a></td></tr>
<tr class="separator:ga166845425e89d01552bac0baeec686d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga344253edc9710aa6db6047b76cce723b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W3</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394248f2a4e4b6ba6c28024fa961a99">WWDG_CFR_W_3</a></td></tr>
<tr class="separator:ga344253edc9710aa6db6047b76cce723b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W4</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25594b7ced3e1277b636caf02416a4e7">WWDG_CFR_W_4</a></td></tr>
<tr class="separator:gaec3a0817a2dcde78414d02c0cb5d201d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W5</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e730800b000f6fe3be5ea43a6e29cf9">WWDG_CFR_W_5</a></td></tr>
<tr class="separator:ga8032c21626b10fcf5cd8ad36bc051663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga106cdb96da03ce192628f54cefcbec2f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_W6</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fc25f8d5c23a76d364c1cb5d7518a17">WWDG_CFR_W_6</a></td></tr>
<tr class="separator:ga106cdb96da03ce192628f54cefcbec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga496363a4b305b4aa94d9ec6c80d232f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627018d443463abccf249b1b848e2b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga627018d443463abccf249b1b848e2b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga627018d443463abccf249b1b848e2b64">WWDG_CFR_WDGTB_Msk</a></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab94b761166186987f91d342a5f79695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:gaab94b761166186987f91d342a5f79695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9120ceb094ab327ec766a06fc66ef401"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; WWDG_CFR_WDGTB_Pos)</td></tr>
<tr class="separator:ga9120ceb094ab327ec766a06fc66ef401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4858525604534e493b8a09e0b04ace61"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB0</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaab94b761166186987f91d342a5f79695">WWDG_CFR_WDGTB_0</a></td></tr>
<tr class="separator:ga4858525604534e493b8a09e0b04ace61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_WDGTB1</b>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9120ceb094ab327ec766a06fc66ef401">WWDG_CFR_WDGTB_1</a></td></tr>
<tr class="separator:ga9d53e6fa74c43522ebacd6dd6f450d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_CFR_EWI_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga6b4e702f6496841d60bc7ada8d68d648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; WWDG_CFR_EWI_Pos)</td></tr>
<tr class="separator:gaca4ed7e970421b1b4b4b0f94e3296117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca4ed7e970421b1b4b4b0f94e3296117">WWDG_CFR_EWI_Msk</a></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WWDG_SR_EWIF_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac4c37d2819f82d4cec6c8c9a9250ee43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; WWDG_SR_EWIF_Pos)</td></tr>
<tr class="separator:ga284cdb5e7c17598a03a9a0790dd7508c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga284cdb5e7c17598a03a9a0790dd7508c">WWDG_SR_EWIF_Msk</a></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434eeb02a8823100fa7ba8580cfd952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad434eeb02a8823100fa7ba8580cfd952">USB_EP0R</a>&#160;&#160;&#160;<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a></td></tr>
<tr class="separator:gad434eeb02a8823100fa7ba8580cfd952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a96c0e9412e89039136a0b10fa59307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a96c0e9412e89039136a0b10fa59307">USB_EP1R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000004)</td></tr>
<tr class="separator:ga1a96c0e9412e89039136a0b10fa59307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbcc8339607f939322e1300c1e0c0ae4">USB_EP2R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000008)</td></tr>
<tr class="separator:gacbcc8339607f939322e1300c1e0c0ae4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b32a4853877d93b18882db7af3820e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b32a4853877d93b18882db7af3820e2">USB_EP3R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0000000C)</td></tr>
<tr class="separator:ga4b32a4853877d93b18882db7af3820e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68d67b84647007953ea2a74c988198e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga68d67b84647007953ea2a74c988198e2">USB_EP4R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000010)</td></tr>
<tr class="separator:ga68d67b84647007953ea2a74c988198e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fcf8722242954ad6a66bb2c7f80c21b">USB_EP5R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000014)</td></tr>
<tr class="separator:ga9fcf8722242954ad6a66bb2c7f80c21b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12f1eb20865b02ec7ff86e63cdcd9592">USB_EP6R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x00000018)</td></tr>
<tr class="separator:ga12f1eb20865b02ec7ff86e63cdcd9592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga430f6d23a755b5db38f5d8634b7deada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga430f6d23a755b5db38f5d8634b7deada">USB_EP7R</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral__memory__map.html#gaa6c4cbed4ddbb3ecd77de93fab2a2e04">USB_BASE</a> + 0x0000001C)</td></tr>
<tr class="separator:ga430f6d23a755b5db38f5d8634b7deada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03a453111fcaa26076d687d676a4c9ec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga03a453111fcaa26076d687d676a4c9ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aa2d62dae603b7f7da3416fc3e5c270"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_CTR_RX_Pos)</td></tr>
<tr class="separator:ga4aa2d62dae603b7f7da3416fc3e5c270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4aa2d62dae603b7f7da3416fc3e5c270">USB_EP_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaab6cc205ecfc51c2fbc530ee90fe2f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d7c003ad27a2be9b5dc2e5d7e543650"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga6d7c003ad27a2be9b5dc2e5d7e543650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf126145b3834eb5101c2f3898cb7e7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_DTOG_RX_Pos)</td></tr>
<tr class="separator:gaaf126145b3834eb5101c2f3898cb7e7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d536830ca5bf3f9c1cdf462cce190a8">USB_EP_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf126145b3834eb5101c2f3898cb7e7f">USB_EP_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga9d536830ca5bf3f9c1cdf462cce190a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b1a366cac4e01bbec79a5c5ad26b3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EPRX_STAT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga99b1a366cac4e01bbec79a5c5ad26b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c148871595b6c11eab4d459e9eb6615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EPRX_STAT_Pos)</td></tr>
<tr class="separator:ga8c148871595b6c11eab4d459e9eb6615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8c148871595b6c11eab4d459e9eb6615">USB_EPRX_STAT_Msk</a></td></tr>
<tr class="separator:ga8adf3cd0b3eaca5eb9939769451707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3d087cadc6e4cfd4cb47a908de9a93e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac3d087cadc6e4cfd4cb47a908de9a93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92c9508b6a342f25e52fe2745dc588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_SETUP_Pos)</td></tr>
<tr class="separator:ga5b92c9508b6a342f25e52fe2745dc588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b92c9508b6a342f25e52fe2745dc588">USB_EP_SETUP_Msk</a></td></tr>
<tr class="separator:ga3aa529fb3ed5f1db7e47d2b38a592873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71411ac2717bc057efbba88a8d8e358"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_T_FIELD_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf71411ac2717bc057efbba88a8d8e358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed89db6de1cc7b9906313d536a8e5a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP_T_FIELD_Pos)</td></tr>
<tr class="separator:gaed89db6de1cc7b9906313d536a8e5a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73dec65ff359fac0e385539a8d7beb66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed89db6de1cc7b9906313d536a8e5a8a">USB_EP_T_FIELD_Msk</a></td></tr>
<tr class="separator:ga73dec65ff359fac0e385539a8d7beb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99dd586c540bb17ce61477da873e31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0f99dd586c540bb17ce61477da873e31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9655534f6b8cd22e37992b459d35cba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_KIND_Pos)</td></tr>
<tr class="separator:ga9655534f6b8cd22e37992b459d35cba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9655534f6b8cd22e37992b459d35cba0">USB_EP_KIND_Msk</a></td></tr>
<tr class="separator:gaf841b5618e3e5f1fd02093e58dc91a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aad0a47aaea8c2d0fb9f56103840ff"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga98aad0a47aaea8c2d0fb9f56103840ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b445a1245a07106268b67bc814f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_CTR_TX_Pos)</td></tr>
<tr class="separator:ga83b445a1245a07106268b67bc814f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b445a1245a07106268b67bc814f43b">USB_EP_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga6975fe92ee5c652bc0665b04e2eff07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf415dc2c1fd0ad731861f120f88f4b50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf415dc2c1fd0ad731861f120f88f4b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045703eba198c8b8d828efdb6253a8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga045703eba198c8b8d828efdb6253a8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08898338fa030d2b0ba781ba718b9e6f">USB_EP_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga045703eba198c8b8d828efdb6253a8bb">USB_EP_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga08898338fa030d2b0ba781ba718b9e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2a4226ef92fd14f2bf35cf2d706d75a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EPTX_STAT_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf2a4226ef92fd14f2bf35cf2d706d75a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf56f39e3b0bfc82d815f8b94b8d7df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EPTX_STAT_Pos)</td></tr>
<tr class="separator:gaaf56f39e3b0bfc82d815f8b94b8d7df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga846f5dd6f595075c0fd9189331fc090e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf56f39e3b0bfc82d815f8b94b8d7df8">USB_EPTX_STAT_Msk</a></td></tr>
<tr class="separator:ga846f5dd6f595075c0fd9189331fc090e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb147cd18923d2aabf3980bd33042f22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EPADDR_FIELD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaeb147cd18923d2aabf3980bd33042f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57a3209ba840408a38f4d79e4ab16b27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EPADDR_FIELD_Pos)</td></tr>
<tr class="separator:ga57a3209ba840408a38f4d79e4ab16b27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga57a3209ba840408a38f4d79e4ab16b27">USB_EPADDR_FIELD_Msk</a></td></tr>
<tr class="separator:ga881e0a0a9cb32eb3f9975fe0b5b577e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaab6cc205ecfc51c2fbc530ee90fe2f0d">USB_EP_CTR_RX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga3aa529fb3ed5f1db7e47d2b38a592873">USB_EP_SETUP</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga6975fe92ee5c652bc0665b04e2eff07e">USB_EP_CTR_TX</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#ga881e0a0a9cb32eb3f9975fe0b5b577e1">USB_EPADDR_FIELD</a>)</td></tr>
<tr class="separator:gadb58a6f5ba8710ef9f1b1970f9e81156"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45251f9c2392a17d590e1b6758dc0efd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_TYPE_MASK_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga45251f9c2392a17d590e1b6758dc0efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefc17be54496316530ab4523ebcac929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP_TYPE_MASK_Pos)</td></tr>
<tr class="separator:gaefc17be54496316530ab4523ebcac929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0990fd5e1046bb06f9d84bfe81ffa49f">USB_EP_TYPE_MASK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefc17be54496316530ab4523ebcac929">USB_EP_TYPE_MASK_Msk</a></td></tr>
<tr class="separator:ga0990fd5e1046bb06f9d84bfe81ffa49f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4bb6534247e1a0ac44e2eeb5b3a6934f">USB_EP_BULK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga4bb6534247e1a0ac44e2eeb5b3a6934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0c33c0c20c57a68596e55b00a6302b7">USB_EP_CONTROL</a>&#160;&#160;&#160;0x00000200U</td></tr>
<tr class="separator:gac0c33c0c20c57a68596e55b00a6302b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2defbb9d8ba5374954dfcd55afdc45b">USB_EP_ISOCHRONOUS</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gaa2defbb9d8ba5374954dfcd55afdc45b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf51a3af3807dd55e340c1ddbc3f2d352">USB_EP_INTERRUPT</a>&#160;&#160;&#160;0x00000600U</td></tr>
<tr class="separator:gaf51a3af3807dd55e340c1ddbc3f2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP_T_MASK</b>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#ga73dec65ff359fac0e385539a8d7beb66">USB_EP_T_FIELD</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gad9ff2c3f4fa5acd6a659160054dd5cde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30320016064387ec4bbfb359009d528a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30320016064387ec4bbfb359009d528a">USB_EPKIND_MASK</a>&#160;&#160;&#160;(~<a class="el" href="group___peripheral___registers___bits___definition.html#gaf841b5618e3e5f1fd02093e58dc91a7c">USB_EP_KIND</a> &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga30320016064387ec4bbfb359009d528a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d0f23898f2be6e6b63e855adbbbfcb2">USB_EP_TX_DIS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8d0f23898f2be6e6b63e855adbbbfcb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab289fb344cf4105d80d942e2816206bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab289fb344cf4105d80d942e2816206bc">USB_EP_TX_STALL</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:gab289fb344cf4105d80d942e2816206bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad2329b1b850bdfb41318ddd4bebd4950">USB_EP_TX_NAK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:gad2329b1b850bdfb41318ddd4bebd4950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga11a9ddeb7f81251b6f2d0925276c6a70">USB_EP_TX_VALID</a>&#160;&#160;&#160;0x00000030U</td></tr>
<tr class="separator:ga11a9ddeb7f81251b6f2d0925276c6a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad667dfa506d6f6378cbcd533ed021464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad667dfa506d6f6378cbcd533ed021464">USB_EPTX_DTOG1</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="separator:gad667dfa506d6f6378cbcd533ed021464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38f1aed9f3f2828fae6ac5ce05ea4037">USB_EPTX_DTOG2</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="separator:ga38f1aed9f3f2828fae6ac5ce05ea4037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bf9f25a70dca84ec8fd665fc9477d76">USB_EPTX_DTOGMASK</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga846f5dd6f595075c0fd9189331fc090e">USB_EPTX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:ga8bf9f25a70dca84ec8fd665fc9477d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe3c8c80d9b7e43cdc4cf73a689e469c">USB_EP_RX_DIS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gafe3c8c80d9b7e43cdc4cf73a689e469c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cc6c48637bea26ef78fc17d30be5ba6">USB_EP_RX_STALL</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga4cc6c48637bea26ef78fc17d30be5ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2c3fbf5e0967184721faa13308967d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2c3fbf5e0967184721faa13308967d9">USB_EP_RX_NAK</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gab2c3fbf5e0967184721faa13308967d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad864bbce320889427dd9d96c0efcabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaad864bbce320889427dd9d96c0efcabf">USB_EP_RX_VALID</a>&#160;&#160;&#160;0x00003000U</td></tr>
<tr class="separator:gaad864bbce320889427dd9d96c0efcabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ae4d9c869227d23681be7248d6b30ce">USB_EPRX_DTOG1</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga2ae4d9c869227d23681be7248d6b30ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8d21ead5b2a61b36b0346eee04c4cf86">USB_EPRX_DTOG2</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga8d21ead5b2a61b36b0346eee04c4cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EPRX_DTOGMASK</b>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8adf3cd0b3eaca5eb9939769451707e2">USB_EPRX_STAT</a>|<a class="el" href="group___peripheral___registers___bits___definition.html#gadb58a6f5ba8710ef9f1b1970f9e81156">USB_EPREG_MASK</a>)</td></tr>
<tr class="separator:gaa939afb1c3ed0eda4001142cc60548f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5a3505b8f7ce488cd4436eb14ce4514"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad5a3505b8f7ce488cd4436eb14ce4514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed668bd499093f90ed10b9f6a1e98b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP0R_EA_Pos)</td></tr>
<tr class="separator:ga0ed668bd499093f90ed10b9f6a1e98b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b67942accae8b35e4f00d92945b223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223">USB_EP0R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed668bd499093f90ed10b9f6a1e98b8">USB_EP0R_EA_Msk</a></td></tr>
<tr class="separator:gae3b67942accae8b35e4f00d92945b223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad40e2a906d957823156a7e8e7c1768a1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gad40e2a906d957823156a7e8e7c1768a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f7ecf9daafeafffc1edb19abd14419"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga91f7ecf9daafeafffc1edb19abd14419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga862576f20495c01e326a65cc0c112a57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57">USB_EP0R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f7ecf9daafeafffc1edb19abd14419">USB_EP0R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga862576f20495c01e326a65cc0c112a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919b04e2492db0466720a7168694d3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4">USB_EP0R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga919b04e2492db0466720a7168694d3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12">USB_EP0R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP0R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga36a0a17f3ca6007ab54c75287c3c1d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3217be766b1f5db313a7f65806f65311"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3217be766b1f5db313a7f65806f65311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf797451ed1f6ee2472e8a67e15bb236"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gacf797451ed1f6ee2472e8a67e15bb236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac929aa81564d7eafc42a47a521c21092"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092">USB_EP0R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf797451ed1f6ee2472e8a67e15bb236">USB_EP0R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gac929aa81564d7eafc42a47a521c21092"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c427ba0989e8cb92d5e7da91248f9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga81c427ba0989e8cb92d5e7da91248f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac82d009445c5ebb10e5976d6a1c74ef1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_CTR_TX_Pos)</td></tr>
<tr class="separator:gac82d009445c5ebb10e5976d6a1c74ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460">USB_EP0R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac82d009445c5ebb10e5976d6a1c74ef1">USB_EP0R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga4a4e367bf70fe158bc233b2360cc6460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee627bed8f9fd10a748f539eb00f1f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0ee627bed8f9fd10a748f539eb00f1f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed5bc0f0d08519c6ca97b958f529a7c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_EP_KIND_Pos)</td></tr>
<tr class="separator:gaed5bc0f0d08519c6ca97b958f529a7c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2589d948496337123baa2e93a63f440"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440">USB_EP0R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed5bc0f0d08519c6ca97b958f529a7c4">USB_EP0R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gaf2589d948496337123baa2e93a63f440"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aea554ff4ca9742a08934d3d7746e15"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga9aea554ff4ca9742a08934d3d7746e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b6047174a34df1e0cff5986b62faad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga77b6047174a34df1e0cff5986b62faad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6">USB_EP0R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77b6047174a34df1e0cff5986b62faad">USB_EP0R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga25d066c87ce1f2dbf47eb69a858a1ca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4">USB_EP0R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga186c25e6f0ae006d8de549a8b1b064b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5">USB_EP0R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP0R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaba9cc9e33a37333cc8e66fe898c891a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab1319ec393c2b6ff96d53a0f7d6398"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga6ab1319ec393c2b6ff96d53a0f7d6398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad87384d55c29dd3e408a4520c072570c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_SETUP_Pos)</td></tr>
<tr class="separator:gad87384d55c29dd3e408a4520c072570c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac48254a5caf1609d76013d3b1936293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e">USB_EP0R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad87384d55c29dd3e408a4520c072570c">USB_EP0R_SETUP_Msk</a></td></tr>
<tr class="separator:gac48254a5caf1609d76013d3b1936293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa473e30f0d557c34d6a8c7f5bdaecf19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa473e30f0d557c34d6a8c7f5bdaecf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6555f6ab6cdfd095add78a042c88f6a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga6555f6ab6cdfd095add78a042c88f6a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6734066538fd757f47f0efb9ad7ca14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14">USB_EP0R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6555f6ab6cdfd095add78a042c88f6a8">USB_EP0R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gac6734066538fd757f47f0efb9ad7ca14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08">USB_EP0R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:gaf02d4ffe4917e7e0d2700799427c4f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3639d1306965e7bae933109d0b2a2690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690">USB_EP0R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP0R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga3639d1306965e7bae933109d0b2a2690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b57b7466a74f806e29d52ec929350d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga55b57b7466a74f806e29d52ec929350d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194581f2b020adf86d48de4e5d242db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga194581f2b020adf86d48de4e5d242db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6435c568d9d0360237121ac23815be7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c">USB_EP0R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga194581f2b020adf86d48de4e5d242db1">USB_EP0R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga6435c568d9d0360237121ac23815be7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83ecd3b66414e42833a5ad7a67d0811c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP0R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga83ecd3b66414e42833a5ad7a67d0811c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5e2ed52e2d3920f99a86c8a31a61586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP0R_CTR_RX_Pos)</td></tr>
<tr class="separator:gae5e2ed52e2d3920f99a86c8a31a61586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae90a903ea5f0b585499692fddd0696f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f">USB_EP0R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae5e2ed52e2d3920f99a86c8a31a61586">USB_EP0R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaae90a903ea5f0b585499692fddd0696f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d087cc12cce1db727b2935966093672"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3d087cc12cce1db727b2935966093672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4637409fe319cc8c0807eda0cdd102d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP1R_EA_Pos)</td></tr>
<tr class="separator:gae4637409fe319cc8c0807eda0cdd102d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61bfd17ec724c408a2fb89499949892b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b">USB_EP1R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae4637409fe319cc8c0807eda0cdd102d">USB_EP1R_EA_Msk</a></td></tr>
<tr class="separator:ga61bfd17ec724c408a2fb89499949892b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503617820568141a3707c4632343c38d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga503617820568141a3707c4632343c38d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ace5779f8fd92f95c447f9b8e25d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga14ace5779f8fd92f95c447f9b8e25d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72">USB_EP1R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga14ace5779f8fd92f95c447f9b8e25d7f">USB_EP1R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga4365d763bcc7ec722cea3daad40c5e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524">USB_EP1R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga07ebc48561a0c72e0912aead4bfbb524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c">USB_EP1R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP1R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga7b8c1dc47238a31ff9141be84af85b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6e7451f5f6ff9174c9ee7dd852a6883"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac6e7451f5f6ff9174c9ee7dd852a6883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840c4e4908c198718be7826ff34c4a9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga840c4e4908c198718be7826ff34c4a9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977">USB_EP1R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga840c4e4908c198718be7826ff34c4a9a">USB_EP1R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaef4e3d8503c38d4b4b13a4505dd19977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fe75bce9c9cff159dae4ce5bc88a42"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga41fe75bce9c9cff159dae4ce5bc88a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4742ba8ae66e75f36cdbb59a1529789c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga4742ba8ae66e75f36cdbb59a1529789c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c">USB_EP1R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4742ba8ae66e75f36cdbb59a1529789c">USB_EP1R_CTR_TX_Msk</a></td></tr>
<tr class="separator:gaaf2ede79abfcf2fb75f22124fbab4f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb9527fbe565297c33b9d2ea6d2737bb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gacb9527fbe565297c33b9d2ea6d2737bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcd0ae5ab72937b0d1a1682d1931f73d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_EP_KIND_Pos)</td></tr>
<tr class="separator:gafcd0ae5ab72937b0d1a1682d1931f73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3">USB_EP1R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcd0ae5ab72937b0d1a1682d1931f73d">USB_EP1R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga936b9ec917ee6fb7bd187e319d2abdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3efb973279a4513e6207497701326ff1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga3efb973279a4513e6207497701326ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28380738a3e37031f07950cf8d5d7ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaf28380738a3e37031f07950cf8d5d7ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b">USB_EP1R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf28380738a3e37031f07950cf8d5d7ba">USB_EP1R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga2a77c1bb653218eb77c8bc7b730a559b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f830c11fd819376d53c3d566809816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816">USB_EP1R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga17f830c11fd819376d53c3d566809816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac907cd092feda721460e04fbeb04a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234">USB_EP1R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP1R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gac907cd092feda721460e04fbeb04a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2089fc5961ed7a62022f33b2357b91e2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga2089fc5961ed7a62022f33b2357b91e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga042a98c109283e701dafc46268fc4d6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_SETUP_Pos)</td></tr>
<tr class="separator:ga042a98c109283e701dafc46268fc4d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716">USB_EP1R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga042a98c109283e701dafc46268fc4d6c">USB_EP1R_SETUP_Msk</a></td></tr>
<tr class="separator:ga53eff2fff5357ba65cb4b0d412ee8716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70e360cfb3ca7b389b230aa790859008"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga70e360cfb3ca7b389b230aa790859008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b8f18871efe527c503504398dedf5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga6b8f18871efe527c503504398dedf5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8">USB_EP1R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6b8f18871efe527c503504398dedf5b5">USB_EP1R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga0cef1455ce114d301ac3abe67e286cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b">USB_EP1R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga79e7aa9bc85d3bc00776a607ddae3b4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e2b70ba0e02883b5625d716551707e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2">USB_EP1R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP1R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga4e2b70ba0e02883b5625d716551707e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c50ccf45c9dc5bfc35e4ac4638d965"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga12c50ccf45c9dc5bfc35e4ac4638d965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f512a13e194c85e66a86763918103e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga3f512a13e194c85e66a86763918103e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afe4e239397c4d8b8907684918bdddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf">USB_EP1R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f512a13e194c85e66a86763918103e2">USB_EP1R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga4afe4e239397c4d8b8907684918bdddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c444121893ac866726dd2502996b361"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP1R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0c444121893ac866726dd2502996b361"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3a4fb07536f670aabaceecc9972872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP1R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga7d3a4fb07536f670aabaceecc9972872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95bae64df91e841f74220a851bfb30f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f">USB_EP1R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3a4fb07536f670aabaceecc9972872">USB_EP1R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gac95bae64df91e841f74220a851bfb30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57179f2d19d3fdd037e3331362ad343"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae57179f2d19d3fdd037e3331362ad343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga323f59f0b555173f15586f12fcd06e1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP2R_EA_Pos)</td></tr>
<tr class="separator:ga323f59f0b555173f15586f12fcd06e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffc4382ff093763783047c432fe09a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12">USB_EP2R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga323f59f0b555173f15586f12fcd06e1e">USB_EP2R_EA_Msk</a></td></tr>
<tr class="separator:gaffc4382ff093763783047c432fe09a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b373751ef7a9dea6c70e9c2239a259"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga84b373751ef7a9dea6c70e9c2239a259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade376d7c77c0337fe8ac8f221df9532e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gade376d7c77c0337fe8ac8f221df9532e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f1f93adc3349b90a2945a01cad0919"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919">USB_EP2R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade376d7c77c0337fe8ac8f221df9532e">USB_EP2R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga72f1f93adc3349b90a2945a01cad0919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f">USB_EP2R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gabadb70a506a9cf0b55eb068b3ac0b00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae90b53c11f221d755ea4580d5f1c1272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272">USB_EP2R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP2R_STAT_TX_Pos)</td></tr>
<tr class="separator:gae90b53c11f221d755ea4580d5f1c1272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26bf05e45dead75b1cf75ba143028ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac26bf05e45dead75b1cf75ba143028ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab93a8ce69df0ae59ab411310e88c5776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gab93a8ce69df0ae59ab411310e88c5776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa05c1c21c954c62f693262b673150938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938">USB_EP2R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab93a8ce69df0ae59ab411310e88c5776">USB_EP2R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaa05c1c21c954c62f693262b673150938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28297e8c55c1495183803b9dd35dc78e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga28297e8c55c1495183803b9dd35dc78e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea423647b74dfe915961f85ecc09b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga9ea423647b74dfe915961f85ecc09b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135">USB_EP2R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ea423647b74dfe915961f85ecc09b41">USB_EP2R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga7edfd23fc4691ebdb71644f473d6d135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00eada3c192a45be6a0f451ae78f9895"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga00eada3c192a45be6a0f451ae78f9895"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d488e9e2828d82a0664b27bd99dc4d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga9d488e9e2828d82a0664b27bd99dc4d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec">USB_EP2R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9d488e9e2828d82a0664b27bd99dc4d8">USB_EP2R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gac7584ca4756416b5bc6d033f4c1696ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47b30691008cb84b660aa7e09fb0f879"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga47b30691008cb84b660aa7e09fb0f879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0952f2849b9db07907c6f4d12ab8848b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga0952f2849b9db07907c6f4d12ab8848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b">USB_EP2R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0952f2849b9db07907c6f4d12ab8848b">USB_EP2R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga0e42c6e450ff133d48721cfd674e2f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367">USB_EP2R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga543a5d09d3c3b2abcc16d793a0c71367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd2fd604944ab1664f86e65652af1164"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164">USB_EP2R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP2R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacd2fd604944ab1664f86e65652af1164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc92ab4f1473a970fb2534ab9dcedcd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafc92ab4f1473a970fb2534ab9dcedcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0f82b4692937d0e1a0693b0abb5d951"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_SETUP_Pos)</td></tr>
<tr class="separator:gac0f82b4692937d0e1a0693b0abb5d951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b0f44882cc16d5828198bd488056f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f">USB_EP2R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0f82b4692937d0e1a0693b0abb5d951">USB_EP2R_SETUP_Msk</a></td></tr>
<tr class="separator:ga437b0f44882cc16d5828198bd488056f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c2c4c56714a7a074d700a31a016c11"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga13c2c4c56714a7a074d700a31a016c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b59059dc6f5e8f3db887d13a079951d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga1b59059dc6f5e8f3db887d13a079951d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497ea16b0ed9e0992e4c896032304df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8">USB_EP2R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b59059dc6f5e8f3db887d13a079951d">USB_EP2R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga497ea16b0ed9e0992e4c896032304df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a3f003cf99146d6e081937528b55414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414">USB_EP2R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga7a3f003cf99146d6e081937528b55414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973">USB_EP2R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP2R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga79fbc5adeb91de8cebc00420a8dbf973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2a817cc0856d53cb026a1d4666d0cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1e2a817cc0856d53cb026a1d4666d0cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60c17006b25e83236b9a8974fe777da1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga60c17006b25e83236b9a8974fe777da1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8">USB_EP2R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60c17006b25e83236b9a8974fe777da1">USB_EP2R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga326b63c254cb1c8ebc398344cb02d1d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8622d89d6be11855541db75d399253cf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP2R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8622d89d6be11855541db75d399253cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a4e3d4f4775554d178a919deb19a234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP2R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga2a4e3d4f4775554d178a919deb19a234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa01818d183df56ba169b41f9cb92693e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e">USB_EP2R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a4e3d4f4775554d178a919deb19a234">USB_EP2R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gaa01818d183df56ba169b41f9cb92693e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf647a9dffd593d14df4d48594a95373e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaf647a9dffd593d14df4d48594a95373e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7a11afc490c0c999563ee6069a44001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP3R_EA_Pos)</td></tr>
<tr class="separator:gaa7a11afc490c0c999563ee6069a44001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8103ec24894479d4215ea1f73a1def2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d">USB_EP3R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7a11afc490c0c999563ee6069a44001">USB_EP3R_EA_Msk</a></td></tr>
<tr class="separator:ga8103ec24894479d4215ea1f73a1def2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a55224107104c1399cd210c7ac76ebd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga0a55224107104c1399cd210c7ac76ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd5cba08c6774cdb2b0369e367b9505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:gaefd5cba08c6774cdb2b0369e367b9505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43442a705ddb3716213aeed77cb2c202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202">USB_EP3R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaefd5cba08c6774cdb2b0369e367b9505">USB_EP3R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga43442a705ddb3716213aeed77cb2c202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c150a6637cf9cf296644d0444295902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902">USB_EP3R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga7c150a6637cf9cf296644d0444295902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c0a133713e0f757e8747b2991351c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9">USB_EP3R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP3R_STAT_TX_Pos)</td></tr>
<tr class="separator:gaa3c0a133713e0f757e8747b2991351c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7466d6cf6b2045979ea8b2edf464b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36a7466d6cf6b2045979ea8b2edf464b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ed3416e0c0f00b2f9425961b67817f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga0ed3416e0c0f00b2f9425961b67817f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a06d117379ef703154fa597a16a153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153">USB_EP3R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0ed3416e0c0f00b2f9425961b67817f0">USB_EP3R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga83a06d117379ef703154fa597a16a153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga377358bc6326ab8dc2bd19be78efb6b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga377358bc6326ab8dc2bd19be78efb6b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeee2e4e2404d3a8a0edfd2cae4b94cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_CTR_TX_Pos)</td></tr>
<tr class="separator:gaeee2e4e2404d3a8a0edfd2cae4b94cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e92978d1718ed42354990dda6aade6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6">USB_EP3R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeee2e4e2404d3a8a0edfd2cae4b94cf9">USB_EP3R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga72e92978d1718ed42354990dda6aade6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga416d78e4ef326860ffbbfd61b4e264d4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga416d78e4ef326860ffbbfd61b4e264d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f0127acc03d05db5038360342cc2088"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga2f0127acc03d05db5038360342cc2088"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2">USB_EP3R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f0127acc03d05db5038360342cc2088">USB_EP3R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga77d4af5f3ff4983a17615aa6ba5d28a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e60b6e1beb954f7a0d638387edca5ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0e60b6e1beb954f7a0d638387edca5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd3a8ac9b5d89a5bdae3ad41e123af9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gabfd3a8ac9b5d89a5bdae3ad41e123af9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac551f5a107469c923c8e8e89c707d280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280">USB_EP3R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabfd3a8ac9b5d89a5bdae3ad41e123af9">USB_EP3R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gac551f5a107469c923c8e8e89c707d280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3">USB_EP3R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gadfd48b4b976c45806d032ce78a5f76d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f">USB_EP3R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP3R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaaa2bc881917c5d7809842c32f49d8a0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1c5a465a1798a03e4e4fd4d5096e809"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gac1c5a465a1798a03e4e4fd4d5096e809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8e7316db268c955d5cb125a7494afdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_SETUP_Pos)</td></tr>
<tr class="separator:gab8e7316db268c955d5cb125a7494afdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68">USB_EP3R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8e7316db268c955d5cb125a7494afdd">USB_EP3R_SETUP_Msk</a></td></tr>
<tr class="separator:gabcc3dd0a7eb110e4bfaf6120a1ce4d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3c8ffbdc13f52553bd4f8745bc007e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8f3c8ffbdc13f52553bd4f8745bc007e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac02c8419302a143037452375fbf243a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:gac02c8419302a143037452375fbf243a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19">USB_EP3R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac02c8419302a143037452375fbf243a7">USB_EP3R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gacea3f225ef6c9d9a4689f93a8de2cf19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga910b585e43e597a50f2e526faa648ee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2">USB_EP3R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga910b585e43e597a50f2e526faa648ee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801">USB_EP3R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP3R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga9766d9c6cfb0bdd7e408d06d26d6b801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4179bb0239ac38a3f8411f2863e0ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaef4179bb0239ac38a3f8411f2863e0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb79e98ab0ec5800acfbfaaf9dedaf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_DTOG_RX_Pos)</td></tr>
<tr class="separator:gadb79e98ab0ec5800acfbfaaf9dedaf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac">USB_EP3R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadb79e98ab0ec5800acfbfaaf9dedaf5d">USB_EP3R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gad3c2a17608b681cb8e787e18ce2dc1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f256dd729dced30862ff0fb4f1d1c91"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP3R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga3f256dd729dced30862ff0fb4f1d1c91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f161fa1f27ce8250fd3d6c772d752e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP3R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga3f161fa1f27ce8250fd3d6c772d752e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675">USB_EP3R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f161fa1f27ce8250fd3d6c772d752e7">USB_EP3R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga21d65ea974a9dd9cc481de80c11d3675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0660284e28353a4e57414c468c880a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad0660284e28353a4e57414c468c880a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8dbe17550fef431b1e4983de52ba237"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP4R_EA_Pos)</td></tr>
<tr class="separator:gaa8dbe17550fef431b1e4983de52ba237"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668">USB_EP4R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8dbe17550fef431b1e4983de52ba237">USB_EP4R_EA_Msk</a></td></tr>
<tr class="separator:gab8d0f2c5284ca348cc99e3e5c4294668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f724d55a2347d09b5111e44fa7635b5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga9f724d55a2347d09b5111e44fa7635b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ff67556b18db6a9e172295fffb3c786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga1ff67556b18db6a9e172295fffb3c786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf811e41751fefda5d9077cad2ba60b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b">USB_EP4R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ff67556b18db6a9e172295fffb3c786">USB_EP4R_STAT_TX_Msk</a></td></tr>
<tr class="separator:gaacf811e41751fefda5d9077cad2ba60b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6b3c1e98e1413500545da080595e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46">USB_EP4R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga5e6b3c1e98e1413500545da080595e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549">USB_EP4R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP4R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga67bbda2420d5fdb9f8892ed5c9e68549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f754b265c85e4c96db6f1a0388d0ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga36f754b265c85e4c96db6f1a0388d0ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ea622ab9e2741dea91acc640c747b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga67ea622ab9e2741dea91acc640c747b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27">USB_EP4R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67ea622ab9e2741dea91acc640c747b7">USB_EP4R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga29acf144e69977a5cf0ca9374f79cb27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3302bc87931773bbed05b23d7bfd80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga3c3302bc87931773bbed05b23d7bfd80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901797d5e8ab2e6ec1116b6d726adaf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga901797d5e8ab2e6ec1116b6d726adaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9454e43b3d9813ddc09475ab09855ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca">USB_EP4R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901797d5e8ab2e6ec1116b6d726adaf3">USB_EP4R_CTR_TX_Msk</a></td></tr>
<tr class="separator:gad9454e43b3d9813ddc09475ab09855ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee98b01c6a27fef703cad120e8a363a8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaee98b01c6a27fef703cad120e8a363a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc15b2f072ef0edf95138d236c4be3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga6bc15b2f072ef0edf95138d236c4be3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9">USB_EP4R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bc15b2f072ef0edf95138d236c4be3a">USB_EP4R_EP_KIND_Msk</a></td></tr>
<tr class="separator:gab2a9a454cb564b08e3bb62359d4092f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13721c3b8b18733d1aa8ab429d666bf7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga13721c3b8b18733d1aa8ab429d666bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac226300b1f95f83e18c40e347a1f0f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gac226300b1f95f83e18c40e347a1f0f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1044c4ac3997a06e29a1681b922d702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702">USB_EP4R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac226300b1f95f83e18c40e347a1f0f8d">USB_EP4R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gad1044c4ac3997a06e29a1681b922d702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafaf594d7356d1a4d971d32a41722d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2">USB_EP4R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacafaf594d7356d1a4d971d32a41722d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff26b871511d2ab485af97d52f1f0623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623">USB_EP4R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP4R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaff26b871511d2ab485af97d52f1f0623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b37f8437cca4e9c36608ab79a89dec"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga33b37f8437cca4e9c36608ab79a89dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa45107377224d580cedbce97531fc61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_SETUP_Pos)</td></tr>
<tr class="separator:gaa45107377224d580cedbce97531fc61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7087793d622a63056920f112fca7615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615">USB_EP4R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa45107377224d580cedbce97531fc61b">USB_EP4R_SETUP_Msk</a></td></tr>
<tr class="separator:gad7087793d622a63056920f112fca7615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aba628f55fe2e5d65ce3b0fb695c4a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4aba628f55fe2e5d65ce3b0fb695c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49c9df33c04562b4a591c3e6b986497c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga49c9df33c04562b4a591c3e6b986497c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597">USB_EP4R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga49c9df33c04562b4a591c3e6b986497c">USB_EP4R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gab0512a877b5b5705f0fcf9b9a30bc597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731">USB_EP4R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga36a7fcb65f04cb50ad4c6a02de4d0731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52086da3ad4981cef263854bdde59846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846">USB_EP4R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP4R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga52086da3ad4981cef263854bdde59846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07d0962e665bd8e782b70446420b067b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga07d0962e665bd8e782b70446420b067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0833a415c85a7a6d93e9a777fc15e28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_DTOG_RX_Pos)</td></tr>
<tr class="separator:gaf0833a415c85a7a6d93e9a777fc15e28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac166ef194c7f31377a4f17958f7639cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf">USB_EP4R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0833a415c85a7a6d93e9a777fc15e28">USB_EP4R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gac166ef194c7f31377a4f17958f7639cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9e878be53c13b6a8e998c7e42b1e723"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP4R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac9e878be53c13b6a8e998c7e42b1e723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga458144dca9fd5f6a70bbc2c55e582786"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP4R_CTR_RX_Pos)</td></tr>
<tr class="separator:ga458144dca9fd5f6a70bbc2c55e582786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7">USB_EP4R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga458144dca9fd5f6a70bbc2c55e582786">USB_EP4R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga14f2784a645fc6e657035150b6a3d9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5b89687af92d07c4442fd94d5df198"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaaf5b89687af92d07c4442fd94d5df198"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP5R_EA_Pos)</td></tr>
<tr class="separator:gac24b5d84bb837bd1b3c4a1c6a0d5b9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40">USB_EP5R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac24b5d84bb837bd1b3c4a1c6a0d5b9c9">USB_EP5R_EA_Msk</a></td></tr>
<tr class="separator:gad14f464f2f9fb4191c28cf62c1562b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7bf7c75fd0625fa88e5b152455ca38e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab7bf7c75fd0625fa88e5b152455ca38e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f099daea63dd541c59a4df2860805a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga3f099daea63dd541c59a4df2860805a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a66a56092148b1468f7739d966a88e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6">USB_EP5R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f099daea63dd541c59a4df2860805a5">USB_EP5R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga1a66a56092148b1468f7739d966a88e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a56951790502a094b0ca005f059d04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04">USB_EP5R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga40a56951790502a094b0ca005f059d04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a">USB_EP5R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP5R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga562ee96f7835677e479a8b0e3e4fff3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga874af68d920f0510ee95049a86d02b21"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga874af68d920f0510ee95049a86d02b21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db6e0e7bd178af76ebd49e2dd60d395"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga0db6e0e7bd178af76ebd49e2dd60d395"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a4774972a2264a41dc414fcc63fa49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49">USB_EP5R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0db6e0e7bd178af76ebd49e2dd60d395">USB_EP5R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga55a4774972a2264a41dc414fcc63fa49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39439e689f92bda797a6cae22a0eac94"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga39439e689f92bda797a6cae22a0eac94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eab2656784b974b35876554a21795f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga6eab2656784b974b35876554a21795f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3458aa82347b2509fe87e1b372c79d24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24">USB_EP5R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6eab2656784b974b35876554a21795f2">USB_EP5R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga3458aa82347b2509fe87e1b372c79d24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa172614204ac1f0cf9df1f5b9b4aa09"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gafa172614204ac1f0cf9df1f5b9b4aa09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1753146edf6a3bf4fea833a3475b6ff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_EP_KIND_Pos)</td></tr>
<tr class="separator:ga1753146edf6a3bf4fea833a3475b6ff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d">USB_EP5R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1753146edf6a3bf4fea833a3475b6ff4">USB_EP5R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga41083108d46af2976d56c78bb3d2ac2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga489860e1472ebe2481d2aaeb584728af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga489860e1472ebe2481d2aaeb584728af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc67dcdc6df32e105f2bf439769f0211"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gacc67dcdc6df32e105f2bf439769f0211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53060d1aa68286e5cd9896d54a47b297"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297">USB_EP5R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacc67dcdc6df32e105f2bf439769f0211">USB_EP5R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga53060d1aa68286e5cd9896d54a47b297"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6">USB_EP5R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga08ae60a01bef3a95d1ba57dbbc6ec2b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42091c492178dd4d3855df3d94c78ff9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9">USB_EP5R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP5R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga42091c492178dd4d3855df3d94c78ff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c941d101e51f4635757b9f6c783e7e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga96c941d101e51f4635757b9f6c783e7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67687c66f2d88509fee752834b282182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_SETUP_Pos)</td></tr>
<tr class="separator:ga67687c66f2d88509fee752834b282182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e">USB_EP5R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67687c66f2d88509fee752834b282182">USB_EP5R_SETUP_Msk</a></td></tr>
<tr class="separator:gaf3f5e59be6b6ec7e7b4350df7bde1c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad89c4e82748fbf28fe6016b3a89d9832"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad89c4e82748fbf28fe6016b3a89d9832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00efd271f1225bb22b9ac658e8a6f88e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga00efd271f1225bb22b9ac658e8a6f88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d">USB_EP5R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00efd271f1225bb22b9ac658e8a6f88e">USB_EP5R_STAT_RX_Msk</a></td></tr>
<tr class="separator:gaae708de938ec30cdb7d69dcb67d7b88d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0">USB_EP5R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga3b412c07cfdd1de667d8d5a87b75edf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02">USB_EP5R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP5R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga1bc6885776f3f10c9b60b425a7160e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga909c2705bc5679fd87c035b68820aff7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga909c2705bc5679fd87c035b68820aff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276a7bd5efe9747fbf65f14f446a5219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga276a7bd5efe9747fbf65f14f446a5219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4">USB_EP5R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga276a7bd5efe9747fbf65f14f446a5219">USB_EP5R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga7ef8b07bce336d51ce1e38c9eba6a4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab845d0d06597b233af1b187e30df35e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP5R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab845d0d06597b233af1b187e30df35e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cce2dc4ff7825124beae3c9c4ce27a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP5R_CTR_RX_Pos)</td></tr>
<tr class="separator:gaa2cce2dc4ff7825124beae3c9c4ce27a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b154f94e7c1c8f90a654181439fc25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25">USB_EP5R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa2cce2dc4ff7825124beae3c9c4ce27a">USB_EP5R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga69b154f94e7c1c8f90a654181439fc25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99fe62fa565f5b741c9dae5544362bca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga99fe62fa565f5b741c9dae5544362bca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eca0d1af255e8b8f0c142e5e2f96a10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP6R_EA_Pos)</td></tr>
<tr class="separator:ga0eca0d1af255e8b8f0c142e5e2f96a10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18">USB_EP6R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0eca0d1af255e8b8f0c142e5e2f96a10">USB_EP6R_EA_Msk</a></td></tr>
<tr class="separator:gab580a153e80a29d9a9e3bf092e3f9b18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89c1e2c0d2b139217d8be001cc33248"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gab89c1e2c0d2b139217d8be001cc33248"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga304e9ddb71f434affbc9db2591c4499d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga304e9ddb71f434affbc9db2591c4499d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f">USB_EP6R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga304e9ddb71f434affbc9db2591c4499d">USB_EP6R_STAT_TX_Msk</a></td></tr>
<tr class="separator:ga28dfec5b19802ed681ff9b61f31a3b6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e">USB_EP6R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga1e4603d6adc29d8c5f424dae1624752e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6cc32a6857d84de8c378718adbf01d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2">USB_EP6R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP6R_STAT_TX_Pos)</td></tr>
<tr class="separator:gac6cc32a6857d84de8c378718adbf01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef6509b22c69d0479189173e487933f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7ef6509b22c69d0479189173e487933f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa46adfca0b9c87518c9f3eebc1185de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_DTOG_TX_Pos)</td></tr>
<tr class="separator:gaa46adfca0b9c87518c9f3eebc1185de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c">USB_EP6R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa46adfca0b9c87518c9f3eebc1185de8">USB_EP6R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:ga856ec5e4b02785b27b947bfd3ea2347c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4dbe2328946445facc2a3691f50155b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gae4dbe2328946445facc2a3691f50155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff6bdc71b81437584352d9405fa6cbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_CTR_TX_Pos)</td></tr>
<tr class="separator:gacff6bdc71b81437584352d9405fa6cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae">USB_EP6R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacff6bdc71b81437584352d9405fa6cbd">USB_EP6R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga1b40906a07a144c1e85befee6a52f8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040855ccbe6133157c30effa9532a86c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga040855ccbe6133157c30effa9532a86c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca8720482a0f5153079130fad4b5994e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_EP_KIND_Pos)</td></tr>
<tr class="separator:gaca8720482a0f5153079130fad4b5994e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364">USB_EP6R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca8720482a0f5153079130fad4b5994e">USB_EP6R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga38ccd0cc4d5fbfa074145bdc8b5f4364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61feb80ff3981f18e35315af0fb539cb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga61feb80ff3981f18e35315af0fb539cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee882ea9c9c14bbc66549fddcb9d023"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga3ee882ea9c9c14bbc66549fddcb9d023"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2f3826ba70579298c3c65e04d906034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034">USB_EP6R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee882ea9c9c14bbc66549fddcb9d023">USB_EP6R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:gaa2f3826ba70579298c3c65e04d906034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf594c2e471ad52d40258609f41391744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744">USB_EP6R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaf594c2e471ad52d40258609f41391744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f">USB_EP6R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP6R_EP_TYPE_Pos)</td></tr>
<tr class="separator:ga44020d31623bb3926810aa2ac37d6b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc35bae0f78d09d0a97875dc8403cdbe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gacc35bae0f78d09d0a97875dc8403cdbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f87975b927ef8b361a8a17e3141146"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_SETUP_Pos)</td></tr>
<tr class="separator:ga50f87975b927ef8b361a8a17e3141146"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa457c6b4828efcdd0776701d5674b18a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a">USB_EP6R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga50f87975b927ef8b361a8a17e3141146">USB_EP6R_SETUP_Msk</a></td></tr>
<tr class="separator:gaa457c6b4828efcdd0776701d5674b18a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1cacd2c3bff2566690cd39a7030a30"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gacd1cacd2c3bff2566690cd39a7030a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b10885ba8e62364e79c334f0c518be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:gaa5b10885ba8e62364e79c334f0c518be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga716323a13ae3dcf191477adaf541c543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543">USB_EP6R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa5b10885ba8e62364e79c334f0c518be">USB_EP6R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga716323a13ae3dcf191477adaf541c543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga892f49ced775693aaef2a4a1dc587356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356">USB_EP6R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga892f49ced775693aaef2a4a1dc587356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333">USB_EP6R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP6R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga8c92886f22d28a575c5af29c8cfd0333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb8dc1dddbf40c2befc7e9baca4fa582"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gabb8dc1dddbf40c2befc7e9baca4fa582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f57a3aa7d8d4c6e3379cf2c3c884afa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga7f57a3aa7d8d4c6e3379cf2c3c884afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a">USB_EP6R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7f57a3aa7d8d4c6e3379cf2c3c884afa">USB_EP6R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:ga4f5529ee2b7f146c5fe8f1211c6d654a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeff05fc8719d25cc118418bcc249d9f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP6R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gabeff05fc8719d25cc118418bcc249d9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad70022817074d7c94e6857913dbd22da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP6R_CTR_RX_Pos)</td></tr>
<tr class="separator:gad70022817074d7c94e6857913dbd22da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9">USB_EP6R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad70022817074d7c94e6857913dbd22da">USB_EP6R_CTR_RX_Msk</a></td></tr>
<tr class="separator:gac33fef6492f76bfd9226e50690c2aeb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73977056866953067b2fe8d6739b735d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_EA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga73977056866953067b2fe8d6739b735d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa820915a069ec788b906acb05a9aec09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_EP7R_EA_Pos)</td></tr>
<tr class="separator:gaa820915a069ec788b906acb05a9aec09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2">USB_EP7R_EA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa820915a069ec788b906acb05a9aec09">USB_EP7R_EA_Msk</a></td></tr>
<tr class="separator:ga7d3552066cff58ccb5d14e6544376bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0f82003caa2249f90acc88bb32b1de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_STAT_TX_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga8c0f82003caa2249f90acc88bb32b1de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5294f5dabc3d76c76332dc80b8ba9f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga5294f5dabc3d76c76332dc80b8ba9f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54931d69b103edd1645da14aa95cd2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f">USB_EP7R_STAT_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5294f5dabc3d76c76332dc80b8ba9f40">USB_EP7R_STAT_TX_Msk</a></td></tr>
<tr class="separator:gaa54931d69b103edd1645da14aa95cd2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82501bdb4d24970c55d1665419f0fd08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08">USB_EP7R_STAT_TX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga82501bdb4d24970c55d1665419f0fd08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439">USB_EP7R_STAT_TX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP7R_STAT_TX_Pos)</td></tr>
<tr class="separator:ga52da5e2f3fe1ef908d1cab542453e439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f19b57ba4a9fce8b0c4e790438eb31"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_DTOG_TX_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga60f19b57ba4a9fce8b0c4e790438eb31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d941e8f8d8e2f35b19a5df529cdc92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_DTOG_TX_Pos)</td></tr>
<tr class="separator:ga83d941e8f8d8e2f35b19a5df529cdc92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e">USB_EP7R_DTOG_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83d941e8f8d8e2f35b19a5df529cdc92">USB_EP7R_DTOG_TX_Msk</a></td></tr>
<tr class="separator:gaf6314cddfd8f778397052c4cfb7a564e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3cf27711933437701cfbbcdf5ef0a43"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_CTR_TX_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gad3cf27711933437701cfbbcdf5ef0a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c65c691811f05e6e0dd62e1dcd834ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_CTR_TX_Pos)</td></tr>
<tr class="separator:ga7c65c691811f05e6e0dd62e1dcd834ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1">USB_EP7R_CTR_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c65c691811f05e6e0dd62e1dcd834ae">USB_EP7R_CTR_TX_Msk</a></td></tr>
<tr class="separator:ga2c66ffcbfaa2ef979d04c608f16d61b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c75e56beda0fdf20eaa1af6a624091"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_EP_KIND_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga54c75e56beda0fdf20eaa1af6a624091"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabffb225e2c289b9e8f48236173e2e4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_EP_KIND_Pos)</td></tr>
<tr class="separator:gabffb225e2c289b9e8f48236173e2e4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a">USB_EP7R_EP_KIND</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabffb225e2c289b9e8f48236173e2e4ae">USB_EP7R_EP_KIND_Msk</a></td></tr>
<tr class="separator:ga4f45620f93bc35cdc97f49c2296c4c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5289fd4acf8bb00aa3601aebbc7cee"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_EP_TYPE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga0f5289fd4acf8bb00aa3601aebbc7cee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1f0674abbfa687f9952bc9ef29b93ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaa1f0674abbfa687f9952bc9ef29b93ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8008f19cb9807a33e251ede8634bba92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92">USB_EP7R_EP_TYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f0674abbfa687f9952bc9ef29b93ae">USB_EP7R_EP_TYPE_Msk</a></td></tr>
<tr class="separator:ga8008f19cb9807a33e251ede8634bba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac">USB_EP7R_EP_TYPE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gad35be686df9d41fe31b97dcbbb4121ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f">USB_EP7R_EP_TYPE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP7R_EP_TYPE_Pos)</td></tr>
<tr class="separator:gaa71ac160279048c68a8fa9dc9418b68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccd9c917a1f269f9391624499ada59c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_SETUP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafccd9c917a1f269f9391624499ada59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6616333f169bc606e4cfb49fdb9317d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_SETUP_Pos)</td></tr>
<tr class="separator:ga6616333f169bc606e4cfb49fdb9317d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6542407d1b4fc193be57fef798f5b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40">USB_EP7R_SETUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6616333f169bc606e4cfb49fdb9317d5">USB_EP7R_SETUP_Msk</a></td></tr>
<tr class="separator:gab6542407d1b4fc193be57fef798f5b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea72bab4d4865fa2e8af80d996c1dd17"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_STAT_RX_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaea72bab4d4865fa2e8af80d996c1dd17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bf9468edd02d8cb751751ae8fc0594b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga5bf9468edd02d8cb751751ae8fc0594b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf">USB_EP7R_STAT_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bf9468edd02d8cb751751ae8fc0594b">USB_EP7R_STAT_RX_Msk</a></td></tr>
<tr class="separator:ga1a6297f8f4d92d046da5f5ed0b7df8bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf">USB_EP7R_STAT_RX_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:gab1c69e0a08464ae204eeda0d32a0e5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e">USB_EP7R_STAT_RX_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USB_EP7R_STAT_RX_Pos)</td></tr>
<tr class="separator:ga28a0b7a215abd309bd235b94e7105d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeb32c1262731c693524b4c26a285dbf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_DTOG_RX_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gaaeb32c1262731c693524b4c26a285dbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b8ba792f37284aec0434c34979a4bf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_DTOG_RX_Pos)</td></tr>
<tr class="separator:ga1b8ba792f37284aec0434c34979a4bf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b">USB_EP7R_DTOG_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b8ba792f37284aec0434c34979a4bf2">USB_EP7R_DTOG_RX_Msk</a></td></tr>
<tr class="separator:gaf3cf359b15d3ae41c1687b8adc92bd4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38a38661c3d59e1e97d8e453fac00f6b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_EP7R_CTR_RX_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga38a38661c3d59e1e97d8e453fac00f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8184ec0571ebca6d5d5b498be738961"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_EP7R_CTR_RX_Pos)</td></tr>
<tr class="separator:gaa8184ec0571ebca6d5d5b498be738961"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57462394edc3a3da2f06671ec5532500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500">USB_EP7R_CTR_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8184ec0571ebca6d5d5b498be738961">USB_EP7R_CTR_RX_Msk</a></td></tr>
<tr class="separator:ga57462394edc3a3da2f06671ec5532500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a7b4044fd60834a14db54340e319bdf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_FRES_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4a7b4044fd60834a14db54340e319bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ebff7a3e60df8d9f7c893a55be46ece"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_FRES_Pos)</td></tr>
<tr class="separator:ga1ebff7a3e60df8d9f7c893a55be46ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c68275445560edf0ccb7aa76bc769f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f">USB_CNTR_FRES</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ebff7a3e60df8d9f7c893a55be46ece">USB_CNTR_FRES_Msk</a></td></tr>
<tr class="separator:ga36c68275445560edf0ccb7aa76bc769f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db18c7e10227c77133032832480c584"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_PDWN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga5db18c7e10227c77133032832480c584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec9e45c309fd383641e6f7bf1b41e962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_PDWN_Pos)</td></tr>
<tr class="separator:gaec9e45c309fd383641e6f7bf1b41e962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2829af32a785e947b469b2bb0702ac8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d">USB_CNTR_PDWN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec9e45c309fd383641e6f7bf1b41e962">USB_CNTR_PDWN_Msk</a></td></tr>
<tr class="separator:ga2829af32a785e947b469b2bb0702ac8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22fdca11a5afeb9814a2bba3a37b2c05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_LP_MODE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga22fdca11a5afeb9814a2bba3a37b2c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae32b50248b963a2760db7f83c38b81eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae32b50248b963a2760db7f83c38b81eb">USB_CNTR_LP_MODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_LP_MODE_Pos)</td></tr>
<tr class="separator:gae32b50248b963a2760db7f83c38b81eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1470b7921ac311a949ec100cf0228a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a">USB_CNTR_LP_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae32b50248b963a2760db7f83c38b81eb">USB_CNTR_LP_MODE_Msk</a></td></tr>
<tr class="separator:ga1f1470b7921ac311a949ec100cf0228a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa09ece89449490b89e4625195e869e0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_FSUSP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaa09ece89449490b89e4625195e869e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04676ba76c4d2d7e95670f4c77d564d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_FSUSP_Pos)</td></tr>
<tr class="separator:ga04676ba76c4d2d7e95670f4c77d564d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec679add6d4151c3b39e43a33e05466a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a">USB_CNTR_FSUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04676ba76c4d2d7e95670f4c77d564d4">USB_CNTR_FSUSP_Msk</a></td></tr>
<tr class="separator:gaec679add6d4151c3b39e43a33e05466a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52d68dfd463d86aebdd13a9823a5c67"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_RESUME_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gaf52d68dfd463d86aebdd13a9823a5c67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f627232ffe86ff701849c8ac503090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_RESUME_Pos)</td></tr>
<tr class="separator:gab7f627232ffe86ff701849c8ac503090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3">USB_CNTR_RESUME</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab7f627232ffe86ff701849c8ac503090">USB_CNTR_RESUME_Msk</a></td></tr>
<tr class="separator:ga4dfc6611f4a04fd70dbe993d81d421e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad65a10a20dc85e908b31939d47a3f948"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_ESOFM_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad65a10a20dc85e908b31939d47a3f948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd7beeec89742035434cf798da2b3c6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_ESOFM_Pos)</td></tr>
<tr class="separator:gadd7beeec89742035434cf798da2b3c6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c">USB_CNTR_ESOFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadd7beeec89742035434cf798da2b3c6f">USB_CNTR_ESOFM_Msk</a></td></tr>
<tr class="separator:ga71fe7bddc1d39bf24e1bca420210f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ca44528d329acdb1672033c036bd77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_SOFM_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2ca44528d329acdb1672033c036bd77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3017d45a3ae9de7488932d7a25d6740e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_SOFM_Pos)</td></tr>
<tr class="separator:ga3017d45a3ae9de7488932d7a25d6740e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae21d26a7822bae0b6cc512782a75d44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e">USB_CNTR_SOFM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3017d45a3ae9de7488932d7a25d6740e">USB_CNTR_SOFM_Msk</a></td></tr>
<tr class="separator:gae21d26a7822bae0b6cc512782a75d44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969c33c4b5858c2d3a45d67ebec37814"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_RESETM_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga969c33c4b5858c2d3a45d67ebec37814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga389154ae5b4b5bba2a62f2d4825f3bae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_RESETM_Pos)</td></tr>
<tr class="separator:ga389154ae5b4b5bba2a62f2d4825f3bae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84">USB_CNTR_RESETM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga389154ae5b4b5bba2a62f2d4825f3bae">USB_CNTR_RESETM_Msk</a></td></tr>
<tr class="separator:ga4542414ab68ac0a722f9f3853b5c7a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga031578d8067fd0ed7c79a2828b3c88ad"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_SUSPM_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga031578d8067fd0ed7c79a2828b3c88ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc96d8f3c452067ba0a34c6c0f47cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_SUSPM_Pos)</td></tr>
<tr class="separator:ga9cc96d8f3c452067ba0a34c6c0f47cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea">USB_CNTR_SUSPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9cc96d8f3c452067ba0a34c6c0f47cac">USB_CNTR_SUSPM_Msk</a></td></tr>
<tr class="separator:ga0ae46eb0e83618bc7267543b7e6beaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad34110ed25b22a6cb3ee2510043db78b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_WKUPM_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gad34110ed25b22a6cb3ee2510043db78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c962bf051824785892d988a53856b35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_WKUPM_Pos)</td></tr>
<tr class="separator:ga6c962bf051824785892d988a53856b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa88ca8d955846272e2541b8e13f29343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343">USB_CNTR_WKUPM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c962bf051824785892d988a53856b35">USB_CNTR_WKUPM_Msk</a></td></tr>
<tr class="separator:gaa88ca8d955846272e2541b8e13f29343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3de30047637a01f72e9976dd132c352"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_ERRM_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gac3de30047637a01f72e9976dd132c352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf034e5240c074d79ff451f1de4df3399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_ERRM_Pos)</td></tr>
<tr class="separator:gaf034e5240c074d79ff451f1de4df3399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5">USB_CNTR_ERRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf034e5240c074d79ff451f1de4df3399">USB_CNTR_ERRM_Msk</a></td></tr>
<tr class="separator:gaa5f7187f084256a9445a3cac84b11cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8d500b50ac27d94deb7b787f1a3d5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_PMAOVRM_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1c8d500b50ac27d94deb7b787f1a3d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c54f744bffbe1057061604ac2ea66d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_PMAOVRM_Pos)</td></tr>
<tr class="separator:ga3c54f744bffbe1057061604ac2ea66d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6">USB_CNTR_PMAOVRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3c54f744bffbe1057061604ac2ea66d9">USB_CNTR_PMAOVRM_Msk</a></td></tr>
<tr class="separator:gaaf2a125a2e5bc4362faa7be62f6dafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43c48470523384f16d4babf9cf2673e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_CNTR_CTRM_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga43c48470523384f16d4babf9cf2673e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ccccc402b658d5e47a7b8790c1caeb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_CNTR_CTRM_Pos)</td></tr>
<tr class="separator:ga2ccccc402b658d5e47a7b8790c1caeb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc">USB_CNTR_CTRM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2ccccc402b658d5e47a7b8790c1caeb6">USB_CNTR_CTRM_Msk</a></td></tr>
<tr class="separator:gaf00ba2990a5f24fb0e05802d82f24abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63ea61525b8b0dae8bfa82a01ad11353"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_EP_ID_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga63ea61525b8b0dae8bfa82a01ad11353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab452db7f0dec62553a248f4b9dbdb0d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USB_ISTR_EP_ID_Pos)</td></tr>
<tr class="separator:gab452db7f0dec62553a248f4b9dbdb0d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f">USB_ISTR_EP_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab452db7f0dec62553a248f4b9dbdb0d9">USB_ISTR_EP_ID_Msk</a></td></tr>
<tr class="separator:ga7aaa1c2bc97b02f8eac69a9a565ad73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a94edfee2b0830d15dee4b115acb093"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_DIR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga7a94edfee2b0830d15dee4b115acb093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93ca676381b09e94f28032360ae6044b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_DIR_Pos)</td></tr>
<tr class="separator:ga93ca676381b09e94f28032360ae6044b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81c3cbe7072f6821b808037365962a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93">USB_ISTR_DIR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga93ca676381b09e94f28032360ae6044b">USB_ISTR_DIR_Msk</a></td></tr>
<tr class="separator:ga81c3cbe7072f6821b808037365962a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ad1f39ed50b1d6fa5797288e38cd14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_ESOF_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gab6ad1f39ed50b1d6fa5797288e38cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33f17e5fc1d13de7d7a6cbeb6849d08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_ESOF_Pos)</td></tr>
<tr class="separator:gae33f17e5fc1d13de7d7a6cbeb6849d08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88">USB_ISTR_ESOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae33f17e5fc1d13de7d7a6cbeb6849d08">USB_ISTR_ESOF_Msk</a></td></tr>
<tr class="separator:ga7b163b7bdc25b4f0671ec2c79cf10c88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga286f991f8619dec1477dea6d8cf2fa16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_SOF_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga286f991f8619dec1477dea6d8cf2fa16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b526515db1e9fb33fbfb5ab2972288a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_SOF_Pos)</td></tr>
<tr class="separator:ga1b526515db1e9fb33fbfb5ab2972288a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91395f98d9e70d3addcfa2aaca531529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529">USB_ISTR_SOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1b526515db1e9fb33fbfb5ab2972288a">USB_ISTR_SOF_Msk</a></td></tr>
<tr class="separator:ga91395f98d9e70d3addcfa2aaca531529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad542fec4e32a18c80b6c0de331fbae9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_RESET_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gaad542fec4e32a18c80b6c0de331fbae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af55f037e43577003f862acc79f401b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_RESET_Pos)</td></tr>
<tr class="separator:ga6af55f037e43577003f862acc79f401b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b">USB_ISTR_RESET</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6af55f037e43577003f862acc79f401b">USB_ISTR_RESET_Msk</a></td></tr>
<tr class="separator:ga937fa6afcc3a8fa3b3597ac81b39216b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa23ae6144e577aba953b4a9d2251476"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_SUSP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gafa23ae6144e577aba953b4a9d2251476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f625d7d784c2754a5603331248209f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_SUSP_Pos)</td></tr>
<tr class="separator:ga91f625d7d784c2754a5603331248209f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1">USB_ISTR_SUSP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga91f625d7d784c2754a5603331248209f">USB_ISTR_SUSP_Msk</a></td></tr>
<tr class="separator:gaa4853d529d9326e3d24ef5fd2861b7d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa44beba72741d67a995bc318b702f968"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_WKUP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gaa44beba72741d67a995bc318b702f968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4052f8ad7cc0257f2ba0b513ca6e4e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_WKUP_Pos)</td></tr>
<tr class="separator:ga4052f8ad7cc0257f2ba0b513ca6e4e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e13c7c106d028a20a8af0244f66532"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532">USB_ISTR_WKUP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4052f8ad7cc0257f2ba0b513ca6e4e9d">USB_ISTR_WKUP_Msk</a></td></tr>
<tr class="separator:ga84e13c7c106d028a20a8af0244f66532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd690fa6fb90db897add55a24d3dc907"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_ERR_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:gadd690fa6fb90db897add55a24d3dc907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a9bf30e71643d9168490a27c7cf1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_ERR_Pos)</td></tr>
<tr class="separator:ga2a9bf30e71643d9168490a27c7cf1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50875e0075a050305a676eadcf6a5c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a">USB_ISTR_ERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a9bf30e71643d9168490a27c7cf1461">USB_ISTR_ERR_Msk</a></td></tr>
<tr class="separator:ga50875e0075a050305a676eadcf6a5c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c487263722cf42f836e2c4d9d3d40e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_PMAOVR_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:gae3c487263722cf42f836e2c4d9d3d40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42d321de9f200f1b73032d24a0c001c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_PMAOVR_Pos)</td></tr>
<tr class="separator:ga42d321de9f200f1b73032d24a0c001c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0">USB_ISTR_PMAOVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga42d321de9f200f1b73032d24a0c001c8">USB_ISTR_PMAOVR_Msk</a></td></tr>
<tr class="separator:gaa4581fce2e7008ea4be136cdfc3936e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c0bce36a449f10f9942aaf4aaa4f1ac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ISTR_CTR_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8c0bce36a449f10f9942aaf4aaa4f1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b06671927d47c05d92142d8b7008f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_ISTR_CTR_Pos)</td></tr>
<tr class="separator:gaa63b06671927d47c05d92142d8b7008f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575">USB_ISTR_CTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa63b06671927d47c05d92142d8b7008f">USB_ISTR_CTR_Msk</a></td></tr>
<tr class="separator:gaf7f60ffd5846c9e50d93ae095290c575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e70adf06442b061a07a4a38ff52a953"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_FNR_FN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9e70adf06442b061a07a4a38ff52a953"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bc71a74e75a45947d5af191edbaa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</a>&#160;&#160;&#160;(0x7FFUL &lt;&lt; USB_FNR_FN_Pos)</td></tr>
<tr class="separator:gab8bc71a74e75a45947d5af191edbaa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7">USB_FNR_FN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8bc71a74e75a45947d5af191edbaa6d">USB_FNR_FN_Msk</a></td></tr>
<tr class="separator:ga5d3be7ef58e1f59a72987d64aa5659b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8657b0cb275722bc4731b298bb3d81d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_FNR_LSOF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga8657b0cb275722bc4731b298bb3d81d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga516f8ab52f122807f5984d3bab6871f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USB_FNR_LSOF_Pos)</td></tr>
<tr class="separator:ga516f8ab52f122807f5984d3bab6871f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77">USB_FNR_LSOF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga516f8ab52f122807f5984d3bab6871f5">USB_FNR_LSOF_Msk</a></td></tr>
<tr class="separator:ga2ea5d4b642e7fb5143bbc4e87c1bcf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga854a4ed3ebb430c1a42e71b6235dbf68"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_FNR_LCK_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga854a4ed3ebb430c1a42e71b6235dbf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d4d7d783ae9484f61c76f834bddcc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_FNR_LCK_Pos)</td></tr>
<tr class="separator:ga40d4d7d783ae9484f61c76f834bddcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1a3b491dc96066d1123013fad4d2212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212">USB_FNR_LCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40d4d7d783ae9484f61c76f834bddcc0">USB_FNR_LCK_Msk</a></td></tr>
<tr class="separator:gaa1a3b491dc96066d1123013fad4d2212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f45ec0d215eee16b7d49d7b13a08582"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_FNR_RXDM_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga1f45ec0d215eee16b7d49d7b13a08582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa612be471a264709a7a6503ede0ce2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_FNR_RXDM_Pos)</td></tr>
<tr class="separator:gafa612be471a264709a7a6503ede0ce2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga111fda8e4479562f1de1891f33e795e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2">USB_FNR_RXDM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa612be471a264709a7a6503ede0ce2e">USB_FNR_RXDM_Msk</a></td></tr>
<tr class="separator:ga111fda8e4479562f1de1891f33e795e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b74dd7e5796b96354479ff487a64e47"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_FNR_RXDP_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4b74dd7e5796b96354479ff487a64e47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526811c0f067f81e759d7c13f7b7affb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_FNR_RXDP_Pos)</td></tr>
<tr class="separator:ga526811c0f067f81e759d7c13f7b7affb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933">USB_FNR_RXDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga526811c0f067f81e759d7c13f7b7affb">USB_FNR_RXDP_Msk</a></td></tr>
<tr class="separator:gaac5d46bbb39223fc1b5fda13cfa8f933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9a3e952abb17b9ef06f0e541999379"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2c9a3e952abb17b9ef06f0e541999379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bdb74665184caec6cdb7bbdec683dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; USB_DADDR_ADD_Pos)</td></tr>
<tr class="separator:ga1bdb74665184caec6cdb7bbdec683dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabcd696a8caca19577208704a7e42052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052">USB_DADDR_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1bdb74665184caec6cdb7bbdec683dc4">USB_DADDR_ADD_Msk</a></td></tr>
<tr class="separator:gaabcd696a8caca19577208704a7e42052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265edf0cd28bfd887ffd2cd48b938998"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga265edf0cd28bfd887ffd2cd48b938998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa3ce1775a8de76e3b72ae275eac3ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD0_Pos)</td></tr>
<tr class="separator:ga8aa3ce1775a8de76e3b72ae275eac3ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7">USB_DADDR_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8aa3ce1775a8de76e3b72ae275eac3ad">USB_DADDR_ADD0_Msk</a></td></tr>
<tr class="separator:ga1ce88073eb71108badb92a5c78f64ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65cbb9b97c5c1b9950cbccd36683707d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga65cbb9b97c5c1b9950cbccd36683707d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac9ee88f8401e46d0ce034201aff3323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD1_Pos)</td></tr>
<tr class="separator:gaac9ee88f8401e46d0ce034201aff3323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda">USB_DADDR_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac9ee88f8401e46d0ce034201aff3323">USB_DADDR_ADD1_Msk</a></td></tr>
<tr class="separator:ga77cba15bd7622f022c8ecf9c23996cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b5014a56b808d0972eb60556bc8592"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga59b5014a56b808d0972eb60556bc8592"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0d68df5d145b45a9771d7b6e2fec2a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD2_Pos)</td></tr>
<tr class="separator:gac0d68df5d145b45a9771d7b6e2fec2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9">USB_DADDR_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac0d68df5d145b45a9771d7b6e2fec2a9">USB_DADDR_ADD2_Msk</a></td></tr>
<tr class="separator:ga13884e03fce0c07a3d69a55bf12134f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7582ecd476caa80f66a8d8e192274c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac7582ecd476caa80f66a8d8e192274c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac37db774a54da25f251990e33f211da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD3_Pos)</td></tr>
<tr class="separator:gac37db774a54da25f251990e33f211da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac29a04a09ac0fab54a52b088baf23020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020">USB_DADDR_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac37db774a54da25f251990e33f211da8">USB_DADDR_ADD3_Msk</a></td></tr>
<tr class="separator:gac29a04a09ac0fab54a52b088baf23020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71bfd6bde55bc5f6e8476767cb906c26"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga71bfd6bde55bc5f6e8476767cb906c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0394b7675b151bec783b35f3672ee05b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD4_Pos)</td></tr>
<tr class="separator:ga0394b7675b151bec783b35f3672ee05b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6">USB_DADDR_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0394b7675b151bec783b35f3672ee05b">USB_DADDR_ADD4_Msk</a></td></tr>
<tr class="separator:ga6215ffd761b5a28b9f43b872341d16b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc65c9dd555a3641b104a2154602620a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadc65c9dd555a3641b104a2154602620a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed3b82de8cedd7696e58d8622e1cdb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD5_Pos)</td></tr>
<tr class="separator:gaed3b82de8cedd7696e58d8622e1cdb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cdad478022df6c623e3b30a730e299e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e">USB_DADDR_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaed3b82de8cedd7696e58d8622e1cdb98">USB_DADDR_ADD5_Msk</a></td></tr>
<tr class="separator:ga5cdad478022df6c623e3b30a730e299e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9eb0fffc2d7f6d142729f98dbe82efe"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_ADD6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf9eb0fffc2d7f6d142729f98dbe82efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73beadccb507134a44a87cb7cfb4c070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_ADD6_Pos)</td></tr>
<tr class="separator:ga73beadccb507134a44a87cb7cfb4c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade8dd96de36c30a85715f117b924d47c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c">USB_DADDR_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73beadccb507134a44a87cb7cfb4c070">USB_DADDR_ADD6_Msk</a></td></tr>
<tr class="separator:gade8dd96de36c30a85715f117b924d47c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedfa966f9ce546fe6a3f75a9f6352634"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_DADDR_EF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaedfa966f9ce546fe6a3f75a9f6352634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7217b51c2cb8268119e6f588f012775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_DADDR_EF_Pos)</td></tr>
<tr class="separator:gae7217b51c2cb8268119e6f588f012775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a">USB_DADDR_EF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae7217b51c2cb8268119e6f588f012775">USB_DADDR_EF_Msk</a></td></tr>
<tr class="separator:gadf6ef86b3dba82f6bd83c6ae7d02645a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78a41430486584a3880a8c3d69d8fb49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_BTABLE_BTABLE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga78a41430486584a3880a8c3d69d8fb49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c08e0438db5a78821942a721d17f651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</a>&#160;&#160;&#160;(0x1FFFUL &lt;&lt; USB_BTABLE_BTABLE_Pos)</td></tr>
<tr class="separator:ga0c08e0438db5a78821942a721d17f651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f0fc4eae4218739ae19da47d529829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829">USB_BTABLE_BTABLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c08e0438db5a78821942a721d17f651">USB_BTABLE_BTABLE_Msk</a></td></tr>
<tr class="separator:ga36f0fc4eae4218739ae19da47d529829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga949b94f634d77f91e8af78bf6f4fe778"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR0_TX_ADDR0_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga949b94f634d77f91e8af78bf6f4fe778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd2e0d353809b77f426afd0aa146c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR0_TX_ADDR0_TX_Pos)</td></tr>
<tr class="separator:ga1cd2e0d353809b77f426afd0aa146c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9">USB_ADDR0_TX_ADDR0_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cd2e0d353809b77f426afd0aa146c29">USB_ADDR0_TX_ADDR0_TX_Msk</a></td></tr>
<tr class="separator:gae45ee53c334b9a5b7a76c6a67a8cb5b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f151669ff2825eab37c8a6ba0497eae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR1_TX_ADDR1_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga8f151669ff2825eab37c8a6ba0497eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga694099b1e846b60d7782971c19f92c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR1_TX_ADDR1_TX_Pos)</td></tr>
<tr class="separator:ga694099b1e846b60d7782971c19f92c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9">USB_ADDR1_TX_ADDR1_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga694099b1e846b60d7782971c19f92c49">USB_ADDR1_TX_ADDR1_TX_Msk</a></td></tr>
<tr class="separator:ga3a69f827b92180ac727ef2b71053ffe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd62ac8615ddcb32761040fdbf24db7f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR2_TX_ADDR2_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gafd62ac8615ddcb32761040fdbf24db7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36d61334f02c8f8080bcb5e13fe915b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR2_TX_ADDR2_TX_Pos)</td></tr>
<tr class="separator:ga36d61334f02c8f8080bcb5e13fe915b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5882d2f9c800f802d512460f64cc27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27">USB_ADDR2_TX_ADDR2_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36d61334f02c8f8080bcb5e13fe915b1">USB_ADDR2_TX_ADDR2_TX_Msk</a></td></tr>
<tr class="separator:ga3e5882d2f9c800f802d512460f64cc27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac00f5c798686f19e2e707e6c7f729532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR3_TX_ADDR3_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac00f5c798686f19e2e707e6c7f729532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9811f5f2b00086183d5a23ec1431874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR3_TX_ADDR3_TX_Pos)</td></tr>
<tr class="separator:ga9811f5f2b00086183d5a23ec1431874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b688d42257abdcc81b89db80a2ff92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92">USB_ADDR3_TX_ADDR3_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9811f5f2b00086183d5a23ec1431874f">USB_ADDR3_TX_ADDR3_TX_Msk</a></td></tr>
<tr class="separator:gab1b688d42257abdcc81b89db80a2ff92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a41b25a5f17c79a00fc6f3e5cb53dc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR4_TX_ADDR4_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa3a41b25a5f17c79a00fc6f3e5cb53dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc17522b679ca1acd78c009ecad493d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR4_TX_ADDR4_TX_Pos)</td></tr>
<tr class="separator:gadc17522b679ca1acd78c009ecad493d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e">USB_ADDR4_TX_ADDR4_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadc17522b679ca1acd78c009ecad493d3">USB_ADDR4_TX_ADDR4_TX_Msk</a></td></tr>
<tr class="separator:ga83f5b7d19cee8505299d4878ccc5575e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga007ae541d32db45f7d438caa583712da"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR5_TX_ADDR5_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga007ae541d32db45f7d438caa583712da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82fdf6dabc27fd4e306869f5d3983dcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR5_TX_ADDR5_TX_Pos)</td></tr>
<tr class="separator:ga82fdf6dabc27fd4e306869f5d3983dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87638ae40365a8baf258baeccb812129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129">USB_ADDR5_TX_ADDR5_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga82fdf6dabc27fd4e306869f5d3983dcc">USB_ADDR5_TX_ADDR5_TX_Msk</a></td></tr>
<tr class="separator:ga87638ae40365a8baf258baeccb812129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b78bc3afe7c1ed910bed96e983898f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR6_TX_ADDR6_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga36b78bc3afe7c1ed910bed96e983898f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe5c5e456905a74b32d583b0b99f08a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR6_TX_ADDR6_TX_Pos)</td></tr>
<tr class="separator:gafe5c5e456905a74b32d583b0b99f08a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1083183ce6a94d63d89476d2578f17d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7">USB_ADDR6_TX_ADDR6_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafe5c5e456905a74b32d583b0b99f08a9">USB_ADDR6_TX_ADDR6_TX_Msk</a></td></tr>
<tr class="separator:ga1083183ce6a94d63d89476d2578f17d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9824c7a523783b1bd2421692fc6577e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR7_TX_ADDR7_TX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga9824c7a523783b1bd2421692fc6577e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c33f91660c9d5768db05e684e3faa5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR7_TX_ADDR7_TX_Pos)</td></tr>
<tr class="separator:ga2c33f91660c9d5768db05e684e3faa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058df52c30718664b5d445d549305904"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904">USB_ADDR7_TX_ADDR7_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c33f91660c9d5768db05e684e3faa5a">USB_ADDR7_TX_ADDR7_TX_Msk</a></td></tr>
<tr class="separator:ga058df52c30718664b5d445d549305904"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31b5c8b34b729fddeba8166026a048f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT0_TX_COUNT0_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga31b5c8b34b729fddeba8166026a048f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05fff10a882a434901d85f68eea433b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT0_TX_COUNT0_TX_Pos)</td></tr>
<tr class="separator:ga05fff10a882a434901d85f68eea433b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6466be66a32084aa426aeeca5ef74611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611">USB_COUNT0_TX_COUNT0_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga05fff10a882a434901d85f68eea433b6">USB_COUNT0_TX_COUNT0_TX_Msk</a></td></tr>
<tr class="separator:ga6466be66a32084aa426aeeca5ef74611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccae0270e0b0a2ba268b061c1af41814"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT1_TX_COUNT1_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaccae0270e0b0a2ba268b061c1af41814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae425b7e7eb5dfa5792b261eb702f6de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT1_TX_COUNT1_TX_Pos)</td></tr>
<tr class="separator:gae425b7e7eb5dfa5792b261eb702f6de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe051d0cb7517877860a5a38e5e31373"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373">USB_COUNT1_TX_COUNT1_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae425b7e7eb5dfa5792b261eb702f6de3">USB_COUNT1_TX_COUNT1_TX_Msk</a></td></tr>
<tr class="separator:gabe051d0cb7517877860a5a38e5e31373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e1718f097161854ab3bcbd88c6b6c04"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT2_TX_COUNT2_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8e1718f097161854ab3bcbd88c6b6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1c69a966c2a54889342ffa52262673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT2_TX_COUNT2_TX_Pos)</td></tr>
<tr class="separator:gade1c69a966c2a54889342ffa52262673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43a846405c7a0852212ddc1f517a6138"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138">USB_COUNT2_TX_COUNT2_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gade1c69a966c2a54889342ffa52262673">USB_COUNT2_TX_COUNT2_TX_Msk</a></td></tr>
<tr class="separator:ga43a846405c7a0852212ddc1f517a6138"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b82e0cb802136c150eb256954cf3dba"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT3_TX_COUNT3_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga6b82e0cb802136c150eb256954cf3dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d8c8971bffd809df10276ea897a7a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT3_TX_COUNT3_TX_Pos)</td></tr>
<tr class="separator:ga29d8c8971bffd809df10276ea897a7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f">USB_COUNT3_TX_COUNT3_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga29d8c8971bffd809df10276ea897a7a9">USB_COUNT3_TX_COUNT3_TX_Msk</a></td></tr>
<tr class="separator:ga0b61342117bb4f9b3d638dfb564c7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e6a9700fbb9dbbe0ac82be03cdf9bc5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT4_TX_COUNT4_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5e6a9700fbb9dbbe0ac82be03cdf9bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22953bf527a1e00703d0e09256b55c28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT4_TX_COUNT4_TX_Pos)</td></tr>
<tr class="separator:ga22953bf527a1e00703d0e09256b55c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga799bcab3d651b3c536783fc28d45deb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2">USB_COUNT4_TX_COUNT4_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga22953bf527a1e00703d0e09256b55c28">USB_COUNT4_TX_COUNT4_TX_Msk</a></td></tr>
<tr class="separator:ga799bcab3d651b3c536783fc28d45deb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b106c3abd524a6c83f9c5ea049f3e50"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT5_TX_COUNT5_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga4b106c3abd524a6c83f9c5ea049f3e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a9b826240b4167c1b3d9a4aad965753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT5_TX_COUNT5_TX_Pos)</td></tr>
<tr class="separator:ga9a9b826240b4167c1b3d9a4aad965753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa522aa2e3452118989393fa7559516e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e">USB_COUNT5_TX_COUNT5_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a9b826240b4167c1b3d9a4aad965753">USB_COUNT5_TX_COUNT5_TX_Msk</a></td></tr>
<tr class="separator:gaaa522aa2e3452118989393fa7559516e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28ea508f3da96c22219d48cd6d34dba8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT6_TX_COUNT6_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28ea508f3da96c22219d48cd6d34dba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06acd0828c94ac7beff198b515d4405e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT6_TX_COUNT6_TX_Pos)</td></tr>
<tr class="separator:ga06acd0828c94ac7beff198b515d4405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5336a8af382a4f44bd02ff947ae5208"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208">USB_COUNT6_TX_COUNT6_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga06acd0828c94ac7beff198b515d4405e">USB_COUNT6_TX_COUNT6_TX_Msk</a></td></tr>
<tr class="separator:gab5336a8af382a4f44bd02ff947ae5208"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdffeab102e8850c252af16215b1985c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT7_TX_COUNT7_TX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabdffeab102e8850c252af16215b1985c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27874527883cd3cffa2433756ef9dc7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT7_TX_COUNT7_TX_Pos)</td></tr>
<tr class="separator:ga27874527883cd3cffa2433756ef9dc7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4">USB_COUNT7_TX_COUNT7_TX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga27874527883cd3cffa2433756ef9dc7b">USB_COUNT7_TX_COUNT7_TX_Msk</a></td></tr>
<tr class="separator:ga5902b57e1a62b4184f390b268aeb39a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c">USB_COUNT0_TX_0_COUNT0_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga8e05d74911c3f2f4b1cddcb38460614c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b03301f59b970f09fff74d2a791cf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9">USB_COUNT0_TX_1_COUNT0_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga66b03301f59b970f09fff74d2a791cf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada">USB_COUNT1_TX_0_COUNT1_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga3a8a1a09e0f6db50066db6392ad29ada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b">USB_COUNT1_TX_1_COUNT1_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga4f97f69dd4118bdd98b6c61348a3897b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a">USB_COUNT2_TX_0_COUNT2_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga01ceedf8b93ee2c7db35dd48f7d5829a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5704e964fed758eb96b09997c19abad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5">USB_COUNT2_TX_1_COUNT2_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga5704e964fed758eb96b09997c19abad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e">USB_COUNT3_TX_0_COUNT3_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga23ab40e0542ae1c6ddd21d9610c7414e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909">USB_COUNT3_TX_1_COUNT3_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27">USB_COUNT4_TX_0_COUNT4_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gac6c7e3c3111a01a49b24a6023deb2a27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb">USB_COUNT4_TX_1_COUNT4_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga497d72946c17156a3c4e5fab4f04bbcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f">USB_COUNT5_TX_0_COUNT5_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gabd2ce8e3c7946944039c8da300fa9f4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f">USB_COUNT5_TX_1_COUNT5_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga903de2a6593e8623df0265a3aa7d2c3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga557e5d43b7249340751c6d1739c8c329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329">USB_COUNT6_TX_0_COUNT6_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga557e5d43b7249340751c6d1739c8c329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba">USB_COUNT6_TX_1_COUNT6_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gad3d9b88dad4428712bf8f65d8ae989ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de">USB_COUNT7_TX_0_COUNT7_TX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga626d9c1b9d1d457cc24b0f41657e60de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0114e69ac70c1cf101121af0db3fe128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128">USB_COUNT7_TX_1_COUNT7_TX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga0114e69ac70c1cf101121af0db3fe128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadadd8d64c141ca66fd633edf767cfa64"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR0_RX_ADDR0_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadadd8d64c141ca66fd633edf767cfa64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08b1703edc346f5b4c52a75c1e6a63ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR0_RX_ADDR0_RX_Pos)</td></tr>
<tr class="separator:ga08b1703edc346f5b4c52a75c1e6a63ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11">USB_ADDR0_RX_ADDR0_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08b1703edc346f5b4c52a75c1e6a63ff">USB_ADDR0_RX_ADDR0_RX_Msk</a></td></tr>
<tr class="separator:gaee2b98ee0d9a41d8836f8580e863ca11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48cdc8f93b27331ca3f917ffa927ca99"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR1_RX_ADDR1_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga48cdc8f93b27331ca3f917ffa927ca99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa21128fad85e7b2d13f4c224d53e566"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR1_RX_ADDR1_RX_Pos)</td></tr>
<tr class="separator:gafa21128fad85e7b2d13f4c224d53e566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3">USB_ADDR1_RX_ADDR1_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafa21128fad85e7b2d13f4c224d53e566">USB_ADDR1_RX_ADDR1_RX_Msk</a></td></tr>
<tr class="separator:ga8f6f7121f0fcf86c1f6cb40320c9fce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e28f9d0efc5f9f2dc3684baa7b1894f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR2_RX_ADDR2_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6e28f9d0efc5f9f2dc3684baa7b1894f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d606ac260d6205ec423c7c3939607b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR2_RX_ADDR2_RX_Pos)</td></tr>
<tr class="separator:ga1d606ac260d6205ec423c7c3939607b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce92de63cc930b0686aa703451670e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7">USB_ADDR2_RX_ADDR2_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d606ac260d6205ec423c7c3939607b5">USB_ADDR2_RX_ADDR2_RX_Msk</a></td></tr>
<tr class="separator:ga4ce92de63cc930b0686aa703451670e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ed792353a62d7777f41634882cdec7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR3_RX_ADDR3_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa2ed792353a62d7777f41634882cdec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8f20a9e0076f405952d16f73b2495f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR3_RX_ADDR3_RX_Pos)</td></tr>
<tr class="separator:ga1e8f20a9e0076f405952d16f73b2495f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7">USB_ADDR3_RX_ADDR3_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e8f20a9e0076f405952d16f73b2495f">USB_ADDR3_RX_ADDR3_RX_Msk</a></td></tr>
<tr class="separator:ga5c912baa8640f44ffdad020a9cf3eda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6ca544f4a79e36c4856d896b2172cbb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR4_RX_ADDR4_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gac6ca544f4a79e36c4856d896b2172cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71f9fee2db48605506f710a56e7d7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR4_RX_ADDR4_RX_Pos)</td></tr>
<tr class="separator:ga71f9fee2db48605506f710a56e7d7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5">USB_ADDR4_RX_ADDR4_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71f9fee2db48605506f710a56e7d7b53">USB_ADDR4_RX_ADDR4_RX_Msk</a></td></tr>
<tr class="separator:ga1a18d4c41c96e4d6030040017e5749c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c82cb9e71bc01a50babc6155fa78e3c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR5_RX_ADDR5_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga6c82cb9e71bc01a50babc6155fa78e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a12d683c7b8a24e7585e5dca9a0fceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR5_RX_ADDR5_RX_Pos)</td></tr>
<tr class="separator:ga8a12d683c7b8a24e7585e5dca9a0fceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd684a969affde01213327484282ad85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85">USB_ADDR5_RX_ADDR5_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a12d683c7b8a24e7585e5dca9a0fceb">USB_ADDR5_RX_ADDR5_RX_Msk</a></td></tr>
<tr class="separator:gacd684a969affde01213327484282ad85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7378e4b79c850a15134e42b8c35e5da9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR6_RX_ADDR6_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7378e4b79c850a15134e42b8c35e5da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cfc0723f6cbd8f4b22cacd5988ede61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR6_RX_ADDR6_RX_Pos)</td></tr>
<tr class="separator:ga5cfc0723f6cbd8f4b22cacd5988ede61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6">USB_ADDR6_RX_ADDR6_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cfc0723f6cbd8f4b22cacd5988ede61">USB_ADDR6_RX_ADDR6_RX_Msk</a></td></tr>
<tr class="separator:ga8fc7d1677761257a68f9fbdd9f0cfea6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f778ea9ba4c7721fcec6ce9ab557f2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_ADDR7_RX_ADDR7_RX_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7f778ea9ba4c7721fcec6ce9ab557f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6704f3c117f2fb50b56d4ffd0ea4cbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</a>&#160;&#160;&#160;(0x7FFFUL &lt;&lt; USB_ADDR7_RX_ADDR7_RX_Pos)</td></tr>
<tr class="separator:gaf6704f3c117f2fb50b56d4ffd0ea4cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006">USB_ADDR7_RX_ADDR7_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6704f3c117f2fb50b56d4ffd0ea4cbc">USB_ADDR7_RX_ADDR7_RX_Msk</a></td></tr>
<tr class="separator:ga54a15bf0bc533eb9b0f9277287b40006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadf45220d7991596d19adaab0e94336"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT0_RX_COUNT0_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafadf45220d7991596d19adaab0e94336"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d09f9c8c66155cfbc83723aef5f7d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT0_RX_COUNT0_RX_Pos)</td></tr>
<tr class="separator:ga6d09f9c8c66155cfbc83723aef5f7d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d">USB_COUNT0_RX_COUNT0_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6d09f9c8c66155cfbc83723aef5f7d1c">USB_COUNT0_RX_COUNT0_RX_Msk</a></td></tr>
<tr class="separator:ga88b8f138bd79d878fd6bc75781b31e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2193295adbbd051a6de1275e3fb8a165"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT0_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2193295adbbd051a6de1275e3fb8a165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063a87d12c002ca51a68700ba1504872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga063a87d12c002ca51a68700ba1504872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16db460f896a78fecb0a08268b722cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb">USB_COUNT0_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga063a87d12c002ca51a68700ba1504872">USB_COUNT0_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:gaf16db460f896a78fecb0a08268b722cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a">USB_COUNT0_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga4e9f21700e6a42c1da83c03b3a171c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0">USB_COUNT0_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7ae8fd5c6023a7ca3055b4e1b6dface0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace62d96a61d74274875079d890a9d505"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505">USB_COUNT0_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gace62d96a61d74274875079d890a9d505"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c">USB_COUNT0_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaf8df50dc4c9e28592e9571abab3be48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8598416841142daa1bd67e7d111a5443"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443">USB_COUNT0_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT0_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga8598416841142daa1bd67e7d111a5443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0f084f16ebbfed6cdf7671ddf2392f1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT0_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae0f084f16ebbfed6cdf7671ddf2392f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fdf147a63c16e920e3816b43fce070c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT0_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga9fdf147a63c16e920e3816b43fce070c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58c255da617493dfc6a1ad5368683e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90">USB_COUNT0_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9fdf147a63c16e920e3816b43fce070c">USB_COUNT0_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga58c255da617493dfc6a1ad5368683e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ea2f2e05d325eeba6dfc980aae4bd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT1_RX_COUNT1_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga51ea2f2e05d325eeba6dfc980aae4bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b2d78b6dafeed888d24d6b4d249b77d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT1_RX_COUNT1_RX_Pos)</td></tr>
<tr class="separator:ga9b2d78b6dafeed888d24d6b4d249b77d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad111b8464ce99b4eafce3627f3f6290a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a">USB_COUNT1_RX_COUNT1_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9b2d78b6dafeed888d24d6b4d249b77d">USB_COUNT1_RX_COUNT1_RX_Msk</a></td></tr>
<tr class="separator:gad111b8464ce99b4eafce3627f3f6290a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc1ee0b3cbe190827e87d50b28ce417e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT1_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadc1ee0b3cbe190827e87d50b28ce417e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3553d2c7c5826ffc6e106bb46faec064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga3553d2c7c5826ffc6e106bb46faec064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217">USB_COUNT1_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3553d2c7c5826ffc6e106bb46faec064">USB_COUNT1_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga4ab1be6d4747c02c471043d8e54bb217"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc">USB_COUNT1_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacb6ed54fd59e77e756bad640d49c69cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d">USB_COUNT1_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga790c6f6b1abb553b10c72f3004d9446d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c">USB_COUNT1_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaaa42d8c47d90f4262eb6f156b2cfaf7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351">USB_COUNT1_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga681a6d2ddd4de93d7cf1a573d1901351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0650bffd6e1c4fa53614884f036cd85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85">USB_COUNT1_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT1_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gae0650bffd6e1c4fa53614884f036cd85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84004335dc91514d62a7b63c1df1f05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT1_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad84004335dc91514d62a7b63c1df1f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad250969c952a2e528ba6e78ae044d07a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT1_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:gad250969c952a2e528ba6e78ae044d07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925">USB_COUNT1_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad250969c952a2e528ba6e78ae044d07a">USB_COUNT1_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gaf24d9a6da5f07f6e2d315877c5fb0925"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114b3072ec4102d60ea26475245301af"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT2_RX_COUNT2_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga114b3072ec4102d60ea26475245301af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33b93fc627fd5bb8a669c48dd101105b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT2_RX_COUNT2_RX_Pos)</td></tr>
<tr class="separator:ga33b93fc627fd5bb8a669c48dd101105b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807">USB_COUNT2_RX_COUNT2_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33b93fc627fd5bb8a669c48dd101105b">USB_COUNT2_RX_COUNT2_RX_Msk</a></td></tr>
<tr class="separator:ga91afa91a2ee7defcdf8d1ba838b73807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7938e7f42b6aaa67f92d1726030df057"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT2_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga7938e7f42b6aaa67f92d1726030df057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1c6666d25b39f2caf38b34f7476bef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2a1c6666d25b39f2caf38b34f7476bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1902896254353e9344b99390c9443000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000">USB_COUNT2_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a1c6666d25b39f2caf38b34f7476bef">USB_COUNT2_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga1902896254353e9344b99390c9443000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5bad5394270a8023743caef811f8d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0">USB_COUNT2_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaab5bad5394270a8023743caef811f8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141">USB_COUNT2_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga30874750b9a8b3a1234dd9e75d80a141"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866">USB_COUNT2_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga5b60b2edd03d164ca17f45d2c45bd866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9dffc0dd597466cff67431ff448acbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc">USB_COUNT2_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaa9dffc0dd597466cff67431ff448acbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6">USB_COUNT2_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT2_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2cd2741b81e7c3962b75be28af6a35f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc35008d0f5f8300b156c4d3d24a6c08"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT2_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gacc35008d0f5f8300b156c4d3d24a6c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96fca9466bc28074077a7ff55cc98c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT2_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga96fca9466bc28074077a7ff55cc98c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295">USB_COUNT2_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga96fca9466bc28074077a7ff55cc98c16">USB_COUNT2_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga8133ed1eea2001d225d3d67ae3c6d295"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3de327e63efc2c816ac1c876f081d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT3_RX_COUNT3_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabf3de327e63efc2c816ac1c876f081d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25943b049fc9adcb71b6aa23085c4f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT3_RX_COUNT3_RX_Pos)</td></tr>
<tr class="separator:gaf25943b049fc9adcb71b6aa23085c4f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae601b49c9405e0bb464eb3e277159df7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7">USB_COUNT3_RX_COUNT3_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf25943b049fc9adcb71b6aa23085c4f6">USB_COUNT3_RX_COUNT3_RX_Msk</a></td></tr>
<tr class="separator:gae601b49c9405e0bb464eb3e277159df7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2312bf1e359ff3645c8a849415db127"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT3_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gad2312bf1e359ff3645c8a849415db127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46440bf6dae4fa19a130192f5c37f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga4c46440bf6dae4fa19a130192f5c37f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695b15f680c6f8555949762243c9b0a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7">USB_COUNT3_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4c46440bf6dae4fa19a130192f5c37f2">USB_COUNT3_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga695b15f680c6f8555949762243c9b0a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66">USB_COUNT3_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaa6d0f75680d4cfd19385b9c6bdceaa66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227">USB_COUNT3_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga0013e71026d28f4a9b8ebb2a3e517227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada52f2f25530d758c807ee6ba0e57231"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231">USB_COUNT3_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gada52f2f25530d758c807ee6ba0e57231"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d">USB_COUNT3_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacdf31fea84640d7fbe1adb6e655e669d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e3089882278553b8f339e87bfb6241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241">USB_COUNT3_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT3_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga97e3089882278553b8f339e87bfb6241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4f69938cf8f19570959a21df100640b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT3_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gaf4f69938cf8f19570959a21df100640b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga896c4c14f23bcb4ae53e13b9acb29f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT3_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga896c4c14f23bcb4ae53e13b9acb29f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2">USB_COUNT3_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga896c4c14f23bcb4ae53e13b9acb29f3d">USB_COUNT3_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga2ea88c4bc2909e5acc57d07df0d695c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a97be11b0125ef4e4398639c0a2d41"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT4_RX_COUNT4_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64a97be11b0125ef4e4398639c0a2d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6973f6be7e77105b80f3e13a00ae3b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT4_RX_COUNT4_RX_Pos)</td></tr>
<tr class="separator:ga6973f6be7e77105b80f3e13a00ae3b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga009652e83a062c259d733ae599a4eaae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae">USB_COUNT4_RX_COUNT4_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6973f6be7e77105b80f3e13a00ae3b05">USB_COUNT4_RX_COUNT4_RX_Msk</a></td></tr>
<tr class="separator:ga009652e83a062c259d733ae599a4eaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f3966e39ad11eeb78577eddeda32d5d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT4_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga2f3966e39ad11eeb78577eddeda32d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98255ee4e70f4c2a8abbc365d54a011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gab98255ee4e70f4c2a8abbc365d54a011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384">USB_COUNT4_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab98255ee4e70f4c2a8abbc365d54a011">USB_COUNT4_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga13a044c52a7d4be49f4d2d7ae4608384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7410cb901e0b33303b76443b23c5512c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c">USB_COUNT4_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7410cb901e0b33303b76443b23c5512c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44c381cb684c140dfab2cb611eb8480d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d">USB_COUNT4_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga44c381cb684c140dfab2cb611eb8480d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6">USB_COUNT4_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga1fd9e641148320c33274dc03a36bbbb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba">USB_COUNT4_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gaeaaf2ec212c84d7210afbbeff64e2dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d">USB_COUNT4_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT4_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga166cf86b8b0997653df6a3c6469dbf5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga504ee4f4ca6780f55fb42f283c9d6eb5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT4_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga504ee4f4ca6780f55fb42f283c9d6eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d66e904eb6de47db510a49f7ff535b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT4_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga3d66e904eb6de47db510a49f7ff535b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61">USB_COUNT4_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d66e904eb6de47db510a49f7ff535b2">USB_COUNT4_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gabb387270d441cbcacf45ccbbed7d2a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b374af4f5195ccc67ff01d6228d2894"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT5_RX_COUNT5_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b374af4f5195ccc67ff01d6228d2894"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3505433c16bc6b39d68d56ff71e96376"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT5_RX_COUNT5_RX_Pos)</td></tr>
<tr class="separator:ga3505433c16bc6b39d68d56ff71e96376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba">USB_COUNT5_RX_COUNT5_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3505433c16bc6b39d68d56ff71e96376">USB_COUNT5_RX_COUNT5_RX_Msk</a></td></tr>
<tr class="separator:gac6d5932d0ea6fd0cd6f6a4a2f728abba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbc108d2b9e98e1642c765865e63eb4b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT5_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gabbc108d2b9e98e1642c765865e63eb4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga228e978a8caa06c2269171ba52709b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga228e978a8caa06c2269171ba52709b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f344dca8655341d8926797f3537c689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689">USB_COUNT5_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga228e978a8caa06c2269171ba52709b5f">USB_COUNT5_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga1f344dca8655341d8926797f3537c689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dddaf43acc52251aad974a51b65fe2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2">USB_COUNT5_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gab8dddaf43acc52251aad974a51b65fe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c671b0d9ade6209c05911faf87bae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8">USB_COUNT5_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gad3c671b0d9ade6209c05911faf87bae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99">USB_COUNT5_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga6e799bdd938d11cab9a3e102ed78fd99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340">USB_COUNT5_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga2c34e5ad0c5f961f4cec16fdf9db4340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2">USB_COUNT5_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT5_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga54cbef96667d9c2f7e82439bd07610c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d5b9fc4133efa7b46f85ae27180a907"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT5_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga4d5b9fc4133efa7b46f85ae27180a907"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36b722878d18ede41d9e90f4603081a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT5_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga36b722878d18ede41d9e90f4603081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285">USB_COUNT5_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga36b722878d18ede41d9e90f4603081a1">USB_COUNT5_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:ga2b21a5926cbbc55f725e2716ea9b7285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac333ed360cded5cf4718b8ef7c4e4724"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT6_RX_COUNT6_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gac333ed360cded5cf4718b8ef7c4e4724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78106fac9b11c95043415128a32223b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT6_RX_COUNT6_RX_Pos)</td></tr>
<tr class="separator:ga78106fac9b11c95043415128a32223b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6">USB_COUNT6_RX_COUNT6_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga78106fac9b11c95043415128a32223b5">USB_COUNT6_RX_COUNT6_RX_Msk</a></td></tr>
<tr class="separator:ga0d9459e0a3d09d92824e687b25dfb3d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46bcc0bf5adec0690035a7fa33e02a92"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT6_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga46bcc0bf5adec0690035a7fa33e02a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77be9171c6e229fded4fc77612ba841b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga77be9171c6e229fded4fc77612ba841b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac">USB_COUNT6_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga77be9171c6e229fded4fc77612ba841b">USB_COUNT6_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:ga3b10eabb1a809d4dbac50b911375f8ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9">USB_COUNT6_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga0bb0fc6c7402a8ad5857e7691be53cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb">USB_COUNT6_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga9580b86793273d583a6cd07e54ea5ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a">USB_COUNT6_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga91eab0bf0cdbf7223c1ebc96d5f0e79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f">USB_COUNT6_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga7792b0da10d5e581b9e9231145bbd04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6">USB_COUNT6_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT6_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gafc3ccda8ec7f383d0c27f426c7f83ed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b23e1ab2c90f71e83c2801a633d564"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT6_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gac4b23e1ab2c90f71e83c2801a633d564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eb817f417ad93f4f4dbb6bf5ef898de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT6_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga2eb817f417ad93f4f4dbb6bf5ef898de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94">USB_COUNT6_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2eb817f417ad93f4f4dbb6bf5ef898de">USB_COUNT6_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gaf1e34be42a892ec8f0b988b44da37b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga871c18cfacbf06b3a2c6e7c5dfd31637"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT7_RX_COUNT7_RX_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga871c18cfacbf06b3a2c6e7c5dfd31637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea21f1d7484fb737a9bbe09e0ae02b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</a>&#160;&#160;&#160;(0x3FFUL &lt;&lt; USB_COUNT7_RX_COUNT7_RX_Pos)</td></tr>
<tr class="separator:gaea21f1d7484fb737a9bbe09e0ae02b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d">USB_COUNT7_RX_COUNT7_RX</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaea21f1d7484fb737a9bbe09e0ae02b59">USB_COUNT7_RX_COUNT7_RX_Msk</a></td></tr>
<tr class="separator:ga180febe3d2c719fb8ef109f9a3a8fe8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f606a7edae7c3d679cf8cf7a35fdaae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT7_RX_NUM_BLOCK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga9f606a7edae7c3d679cf8cf7a35fdaae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga447bc1f1dce9befa4dc1465dfcdcd6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</a>&#160;&#160;&#160;(0x1FUL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga447bc1f1dce9befa4dc1465dfcdcd6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4">USB_COUNT7_RX_NUM_BLOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga447bc1f1dce9befa4dc1465dfcdcd6e9">USB_COUNT7_RX_NUM_BLOCK_Msk</a></td></tr>
<tr class="separator:gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21">USB_COUNT7_RX_NUM_BLOCK_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:gacc8f0fd2141ec00e10d01e04f24cee21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908809b30f09108564c4518a2cc25be4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4">USB_COUNT7_RX_NUM_BLOCK_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga908809b30f09108564c4518a2cc25be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e">USB_COUNT7_RX_NUM_BLOCK_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga236e1b6a97d604e4a2b2ec6f9228524e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga140528868074ec157520690a019eea52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52">USB_COUNT7_RX_NUM_BLOCK_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga140528868074ec157520690a019eea52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf">USB_COUNT7_RX_NUM_BLOCK_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USB_COUNT7_RX_NUM_BLOCK_Pos)</td></tr>
<tr class="separator:ga961582548acbf74eb4c2b19d8e172bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8029c22d94ef395f42a2785929d5b03c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_COUNT7_RX_BLSIZE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga8029c22d94ef395f42a2785929d5b03c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86bfa9d4ec16c10b2dd86230d32b35ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USB_COUNT7_RX_BLSIZE_Pos)</td></tr>
<tr class="separator:ga86bfa9d4ec16c10b2dd86230d32b35ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61">USB_COUNT7_RX_BLSIZE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga86bfa9d4ec16c10b2dd86230d32b35ad">USB_COUNT7_RX_BLSIZE_Msk</a></td></tr>
<tr class="separator:gacf97183e1c68fbd42f79f5f85d6edb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07">USB_COUNT0_RX_0_COUNT0_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gabd0a98aea86fdfacc1cfe9cadad7ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb82ead106e311e0c84619fa34587bcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd">USB_COUNT0_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:gabb82ead106e311e0c84619fa34587bcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7">USB_COUNT0_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:ga506b3fb239fbb87afa7d2efb1f2a2ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4">USB_COUNT0_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga29484bb25ef911e36e082cdc4f5a0fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8d932a7d2487102ed799ac702e555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555">USB_COUNT0_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:gadcc8d932a7d2487102ed799ac702e555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219">USB_COUNT0_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gaf76b3ced5cc0ccfea96d770f0149f219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689">USB_COUNT0_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga449760d8d9d094c5c19bf18c3e46a689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e">USB_COUNT0_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gaeefaa008964bdd59f0ed9ddf4cd2ed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7">USB_COUNT0_RX_1_COUNT0_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gae8f135196c703a71f4e326d01bf1a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05050fce6b3909c5895758a441d280ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed">USB_COUNT0_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga05050fce6b3909c5895758a441d280ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767">USB_COUNT0_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga7daa0d84fff66a85cc3f92d77cbbc767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b11974ba84ca452333b84de23a683d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d">USB_COUNT0_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:ga77b11974ba84ca452333b84de23a683d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab">USB_COUNT0_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:ga784adbc265dd5ba53a298d1cc2ee50ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2">USB_COUNT0_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga42e21d2a0bf4043ca49f13bd502386f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9">USB_COUNT0_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:ga3031e3c73a24634493bdadcb1ae024b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94">USB_COUNT0_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:gaa5c46a3ac9c5283e9a3ee59ba06d2e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad806854db64e804920a3005cad144e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33">USB_COUNT1_RX_0_COUNT1_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gad806854db64e804920a3005cad144e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga142a1df236a2d80950df352a5cd8ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49">USB_COUNT1_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:ga142a1df236a2d80950df352a5cd8ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0518f94c4361d4124217e6a65a868b00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00">USB_COUNT1_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:ga0518f94c4361d4124217e6a65a868b00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9">USB_COUNT1_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga1a2eaf3f44c1fae9411f562e5824a7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8496248f78af8e025722724b505c2d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3">USB_COUNT1_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:gaf8496248f78af8e025722724b505c2d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91af9576d467858984f67791a248e6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7">USB_COUNT1_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga91af9576d467858984f67791a248e6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf75af61fa3d097673e3962d5328759d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d">USB_COUNT1_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:gacf75af61fa3d097673e3962d5328759d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39">USB_COUNT1_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gadebc7a5b54043adb49da9b9e51e00d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad02d00bc945a618aeace5e452c4ba253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253">USB_COUNT1_RX_1_COUNT1_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gad02d00bc945a618aeace5e452c4ba253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e">USB_COUNT1_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga548b49b414b09518b7d53aa8d909dd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975">USB_COUNT1_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga40fd3bcecfad1f9e86d62e9821f5b975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02e58910d5f8eb1b19747de91644f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36">USB_COUNT1_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gaf02e58910d5f8eb1b19747de91644f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80">USB_COUNT1_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:gacd017cd17e28cfa3e91b20f1ef6fce80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387">USB_COUNT1_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga6a344c7f66f4b101c7791d5fcc4b9387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb">USB_COUNT1_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:gaf9e0aee385a54249b15731e1e2bc0ebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65">USB_COUNT1_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga4fb7ab13751b1bb20927f93407e78d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29fa5a39578290c4559d812c68751a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6">USB_COUNT2_RX_0_COUNT2_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gad29fa5a39578290c4559d812c68751a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51249f809be2ee225513613e6b8189dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd">USB_COUNT2_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:ga51249f809be2ee225513613e6b8189dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace1831486761d9efda4d1bb44899cb62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62">USB_COUNT2_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gace1831486761d9efda4d1bb44899cb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34">USB_COUNT2_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga6ae2d71c7457670bc3e73864f6652e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9510ae0cc724af72c3b6abe96438613c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c">USB_COUNT2_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga9510ae0cc724af72c3b6abe96438613c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab703e72c99a86356fc94975661ee3dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa">USB_COUNT2_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gab703e72c99a86356fc94975661ee3dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f">USB_COUNT2_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga0348126db3c9e40f3ed4eb77d256fd4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82">USB_COUNT2_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga89ed7be1ce46ae7952d51d38618d7a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a">USB_COUNT2_RX_1_COUNT2_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gaaa3a9d85f8530c4249512470bf14a09a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2">USB_COUNT2_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga9f6d2a2f6909cbf3543629548ba51fc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b0998980832f7ef957bec3547d041d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8">USB_COUNT2_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga6b0998980832f7ef957bec3547d041d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224166bbab0f16a95962d3c1e704e14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e">USB_COUNT2_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:ga224166bbab0f16a95962d3c1e704e14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2">USB_COUNT2_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:ga7b53c6be129906d7d63d9b88384e7ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d">USB_COUNT2_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga50c773e3a2503f6c5e3e88b2d56f1d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716">USB_COUNT2_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:gabb0cf76c39101eab6b9bd733c1f33716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510">USB_COUNT2_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:gaf8e9c03223bb6f8e2977672a33e67510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be">USB_COUNT3_RX_0_COUNT3_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga35f86e7dd0bdaa14454613ce773b36be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a">USB_COUNT3_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:gaf80e5e92027d75c9c2e7bae05304759a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5">USB_COUNT3_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gad7a399d2c4a6677ccf3f7388f0ec1af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f">USB_COUNT3_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga364d64e94330be32c1d29f7b4da2d84f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c90043536e912ad1d906b736b12eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2">USB_COUNT3_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga88c90043536e912ad1d906b736b12eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02813cf6149e593a06e76366a574f5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb">USB_COUNT3_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga02813cf6149e593a06e76366a574f5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04">USB_COUNT3_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga8636cbba20c6dd1d0d47dab9ae9bad04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ab0273f7e420e1c718fb591d44142f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f">USB_COUNT3_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga95ab0273f7e420e1c718fb591d44142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac983eb2e53866d74ea8c7423294e27f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0">USB_COUNT3_RX_1_COUNT3_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gac983eb2e53866d74ea8c7423294e27f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7">USB_COUNT3_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:gab3dc8cad5df5e048f6ce420926dfa3a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58b72ae69111227f1cae04168c721aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa">USB_COUNT3_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga58b72ae69111227f1cae04168c721aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2712471ea0c1eac0fa900568205daa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9">USB_COUNT3_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gaf2712471ea0c1eac0fa900568205daa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0">USB_COUNT3_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:ga0b56366bb66ae13c62492efa9cd087a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga921481514c0bda9e887de808998ed359"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359">USB_COUNT3_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga921481514c0bda9e887de808998ed359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254">USB_COUNT3_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:gadfc2bc433f3b457cac18bb781ab3c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga292e02c41e73a31a9670c91271700031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031">USB_COUNT3_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga292e02c41e73a31a9670c91271700031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e118f03aff3fef293d7a1a29a77952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952">USB_COUNT4_RX_0_COUNT4_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gac3e118f03aff3fef293d7a1a29a77952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66145d20783f563b08b083b220863ff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7">USB_COUNT4_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:ga66145d20783f563b08b083b220863ff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89">USB_COUNT4_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gaa4c31be1adf15d7d9cc85befdaf68b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb598992bac6e703dd91fde8e618771b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b">USB_COUNT4_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:gaeb598992bac6e703dd91fde8e618771b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1">USB_COUNT4_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:gacda75878ba97e8cb6f55f9eec73c16d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b">USB_COUNT4_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gafa3ba819eb08c96e36961cf27dd5047b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9">USB_COUNT4_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga33f27fc34dcbb6bcfbcdc57cc1145ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab637abe54b3de44707513cde5bcb8424"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424">USB_COUNT4_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gab637abe54b3de44707513cde5bcb8424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga341680c85474ae283122dbfda527f7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb">USB_COUNT4_RX_1_COUNT4_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga341680c85474ae283122dbfda527f7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e">USB_COUNT4_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga311a144c7f2f97a7a8a07e60fddc539e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab75df097c1a96dec6eda7aaee267d007"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007">USB_COUNT4_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gab75df097c1a96dec6eda7aaee267d007"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf386033654fc3d717fee3125998874f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f">USB_COUNT4_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gacf386033654fc3d717fee3125998874f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa192016d2af94ffbc4e2527911782e64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64">USB_COUNT4_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:gaa192016d2af94ffbc4e2527911782e64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e">USB_COUNT4_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga5fdfeb4ecc9bc9209d52050799053a4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853">USB_COUNT4_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:ga6fa689a90257ee009b2fcf8fdd892853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d">USB_COUNT4_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga552fd27d3768fe7bfa860b97e9d1321d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801">USB_COUNT5_RX_0_COUNT5_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga0d891204b7a783b7a0f48758e9bc3801"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e3189bb99916c8f1de960f195c64204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204">USB_COUNT5_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:ga8e3189bb99916c8f1de960f195c64204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8960839d232792e5f03018573ac166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166">USB_COUNT5_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:ga3f8960839d232792e5f03018573ac166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94">USB_COUNT5_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga7f4045ebc4e99ca0a87904934c609f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f">USB_COUNT5_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:gae6b0476f026153dd0ce4b1b3958ec68f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf685080c4ad7960cdc491bab14646219"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219">USB_COUNT5_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:gaf685080c4ad7960cdc491bab14646219"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5">USB_COUNT5_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga9074f5cc42e2ff6281f4122815edccd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e">USB_COUNT5_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gafedf3bc905d24c1a183464de1eb37d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6">USB_COUNT5_RX_1_COUNT5_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:ga9c36cc476f3adadd448e0513b6bf39c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c2f8f6a6433e61264d950139824c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03">USB_COUNT5_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga55c2f8f6a6433e61264d950139824c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac154eb9b4430398a9f6cec73735cf696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696">USB_COUNT5_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gac154eb9b4430398a9f6cec73735cf696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55">USB_COUNT5_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:ga9c0407a2d6f64e51a9bf29a1f73eee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f0457e141894a4285f2aff5e523861"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861">USB_COUNT5_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:ga64f0457e141894a4285f2aff5e523861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ce90baf290473b81235f97c4a418ab2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2">USB_COUNT5_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga6ce90baf290473b81235f97c4a418ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7">USB_COUNT5_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:ga0af1794e0b7503d7f0122d9f5d11b1d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce">USB_COUNT5_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga1bc337769fdfdae8dbca3859e6c73dce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1314f10984417f05b9e25252a21a9bd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9">USB_COUNT6_RX_0_COUNT6_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:ga1314f10984417f05b9e25252a21a9bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa72c65778170a0351203fedff5fbb6d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4">USB_COUNT6_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:gaa72c65778170a0351203fedff5fbb6d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff">USB_COUNT6_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gaae3c43ca573b0f3075486a96d3f83bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad">USB_COUNT6_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga9955b4c33f02416fed3ed6162311e5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a43edac299903129ec17cfe823f7a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1">USB_COUNT6_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga42a43edac299903129ec17cfe823f7a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d368e0d6c069f261402e886162da67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e">USB_COUNT6_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga0d368e0d6c069f261402e886162da67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa">USB_COUNT6_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:gaeb5277d3cc2e53537cf7fb6c53c8fafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c">USB_COUNT6_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:gafb1bd8accdbf73d1461531d23ca1bc5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac865707698b11877beb6186db91e45d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6">USB_COUNT6_RX_1_COUNT6_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gac865707698b11877beb6186db91e45d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ce1f6227038549f4a52f979f82ee81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81">USB_COUNT6_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga45ce1f6227038549f4a52f979f82ee81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0554791da2f68333d97599361c7b5992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992">USB_COUNT6_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:ga0554791da2f68333d97599361c7b5992"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225">USB_COUNT6_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gac946eecdd872c11b3ac1ef0f7ebaa225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14">USB_COUNT6_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:gaf58afc8b1560c1ffae4e98f43eea1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc">USB_COUNT6_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga7076eee4a7fb33d3bdbb328c8f19ecbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6">USB_COUNT6_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:ga051bf5ecf7ebf29cebcda705be29aab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82">USB_COUNT6_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga95e60cccbd4eb561d4b3415f483f9d82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9">USB_COUNT7_RX_0_COUNT7_RX_0</a>&#160;&#160;&#160;0x000003FFU</td></tr>
<tr class="separator:gad1ea08477bbfbdebb3e018687800cbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fa51030416044612addae0b6553f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99">USB_COUNT7_RX_0_NUM_BLOCK_0</a>&#160;&#160;&#160;0x00007C00U</td></tr>
<tr class="separator:ga41fa51030416044612addae0b6553f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0">USB_COUNT7_RX_0_NUM_BLOCK_0_0</a>&#160;&#160;&#160;0x00000400U</td></tr>
<tr class="separator:gac5a8f7f4b9208d685a5298d03fee6fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f">USB_COUNT7_RX_0_NUM_BLOCK_0_1</a>&#160;&#160;&#160;0x00000800U</td></tr>
<tr class="separator:ga3aab70fc0d9fd8bd091e6757f672251f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79">USB_COUNT7_RX_0_NUM_BLOCK_0_2</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="separator:ga2f5f362f5ee77b5ec03a025aeaba0e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd">USB_COUNT7_RX_0_NUM_BLOCK_0_3</a>&#160;&#160;&#160;0x00002000U</td></tr>
<tr class="separator:ga256fb30d499aec4ac5b3466dda535dbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b">USB_COUNT7_RX_0_NUM_BLOCK_0_4</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="separator:ga8855ec0bd405f30270cecf5f8368cf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be">USB_COUNT7_RX_0_BLSIZE_0</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="separator:ga0931f0ac0d4e96fdfb5b49ecd7f513be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d">USB_COUNT7_RX_1_COUNT7_RX_1</a>&#160;&#160;&#160;0x03FF0000U</td></tr>
<tr class="separator:gae5cc32a38662dbefcd8d1ddd5e7c9f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9">USB_COUNT7_RX_1_NUM_BLOCK_1</a>&#160;&#160;&#160;0x7C000000U</td></tr>
<tr class="separator:ga987278b8b59704e6ff1458d6448b0ab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad559fd55f00344b85c0adcf4457b0b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07">USB_COUNT7_RX_1_NUM_BLOCK_1_0</a>&#160;&#160;&#160;0x04000000U</td></tr>
<tr class="separator:gad559fd55f00344b85c0adcf4457b0b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97">USB_COUNT7_RX_1_NUM_BLOCK_1_1</a>&#160;&#160;&#160;0x08000000U</td></tr>
<tr class="separator:gacf85d83040fdce1d47c2bb4bd1a1af97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b2119f2d24e00121f40a20de6114094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094">USB_COUNT7_RX_1_NUM_BLOCK_1_2</a>&#160;&#160;&#160;0x10000000U</td></tr>
<tr class="separator:ga3b2119f2d24e00121f40a20de6114094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c340bb4814868819551a054e43636a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3">USB_COUNT7_RX_1_NUM_BLOCK_1_3</a>&#160;&#160;&#160;0x20000000U</td></tr>
<tr class="separator:ga0c340bb4814868819551a054e43636a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a">USB_COUNT7_RX_1_NUM_BLOCK_1_4</a>&#160;&#160;&#160;0x40000000U</td></tr>
<tr class="separator:ga4424fb27d6dd5fc0af3e9e45893cbb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c83c047d53c5609b057b673205b84ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff">USB_COUNT7_RX_1_BLSIZE_1</a>&#160;&#160;&#160;0x80000000U</td></tr>
<tr class="separator:ga0c83c047d53c5609b057b673205b84ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPHA_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2f1d2c5a9e481ca06d0e29332f6f948a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07233629d8982af09168080501d30522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_CPHA_Pos)</td></tr>
<tr class="separator:ga07233629d8982af09168080501d30522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga07233629d8982af09168080501d30522">SPI_CR1_CPHA_Msk</a></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3274c0dce6293370773c5050f9c4be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CPOL_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gadd3274c0dce6293370773c5050f9c4be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95caab18b821909a9547771f9316e2b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_CPOL_Pos)</td></tr>
<tr class="separator:ga95caab18b821909a9547771f9316e2b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga95caab18b821909a9547771f9316e2b0">SPI_CR1_CPOL_Msk</a></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27567886a2c76d088e01ad16851cdb71"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_MSTR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga27567886a2c76d088e01ad16851cdb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab94621170d4ce16d6e7f2310461df97d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_MSTR_Pos)</td></tr>
<tr class="separator:gab94621170d4ce16d6e7f2310461df97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab94621170d4ce16d6e7f2310461df97d">SPI_CR1_MSTR_Msk</a></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6a71c219a81b476e66c3579d72120b9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BR_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac6a71c219a81b476e66c3579d72120b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec378749f03998b5d2769c3d83deef23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaec378749f03998b5d2769c3d83deef23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaec378749f03998b5d2769c3d83deef23">SPI_CR1_BR_Msk</a></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa364b123cf797044094cc229330ce321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:gaa364b123cf797044094cc229330ce321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga45e93d18c8966964ed1926d5ca87ef46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b823d564e9d90150bcc6744b4ed622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; SPI_CR1_BR_Pos)</td></tr>
<tr class="separator:ga28b823d564e9d90150bcc6744b4ed622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f5515b536f82c1d91a64bd534030284"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SPE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3f5515b536f82c1d91a64bd534030284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_SPE_Pos)</td></tr>
<tr class="separator:ga5cf4679f3fe8cfa50ecbac5b45d084bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5cf4679f3fe8cfa50ecbac5b45d084bb">SPI_CR1_SPE_Msk</a></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b564879d1dc60a3be787409df0c27"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_LSBFIRST_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga982b564879d1dc60a3be787409df0c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_LSBFIRST_Pos)</td></tr>
<tr class="separator:gadfc0bbf312eaf7e0a5bbe54fdcc2f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadfc0bbf312eaf7e0a5bbe54fdcc2f12e">SPI_CR1_LSBFIRST_Msk</a></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99cf4909aa9307e01f61645451a9d0e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSI_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gad99cf4909aa9307e01f61645451a9d0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_SSI_Pos)</td></tr>
<tr class="separator:gaf0bfe153c59ffd52199d4b37e3287f89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf0bfe153c59ffd52199d4b37e3287f89">SPI_CR1_SSI_Msk</a></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2909290fab17ee930afc335811f574c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_SSM_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gab2909290fab17ee930afc335811f574c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43417092a8ed735def35b386a251a7bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_SSM_Pos)</td></tr>
<tr class="separator:ga43417092a8ed735def35b386a251a7bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43417092a8ed735def35b386a251a7bb">SPI_CR1_SSM_Msk</a></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_RXONLY_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gadd702fae4dcca65f3b43b2e02f67ee7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d6321808ed988c60d703e062d58b64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_RXONLY_Pos)</td></tr>
<tr class="separator:ga02d6321808ed988c60d703e062d58b64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga02d6321808ed988c60d703e062d58b64">SPI_CR1_RXONLY_Msk</a></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5290662db14690d4bcf30ed9e4694462"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_DFF_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga5290662db14690d4bcf30ed9e4694462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_DFF_Pos)</td></tr>
<tr class="separator:ga3a87fe55ac0f85e207a58fcd73610f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3a87fe55ac0f85e207a58fcd73610f46">SPI_CR1_DFF_Msk</a></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCNEXT_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4280bd0e8bcc3a268fa3a17b684499d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebbf9ed4a9723901f5414654f151d816"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_CRCNEXT_Pos)</td></tr>
<tr class="separator:gaebbf9ed4a9723901f5414654f151d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaebbf9ed4a9723901f5414654f151d816">SPI_CR1_CRCNEXT_Msk</a></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_CRCEN_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga54cb3022c5e3d98cd81a7ff1cb087fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_CRCEN_Pos)</td></tr>
<tr class="separator:ga2a5a712f31c65ea8ee829377edc5ede3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2a5a712f31c65ea8ee829377edc5ede3">SPI_CR1_CRCEN_Msk</a></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2975c27caad9e31aad719d78d591ac1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIOE_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga2975c27caad9e31aad719d78d591ac1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bcee503ed5669187bb980faf90d57ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_BIDIOE_Pos)</td></tr>
<tr class="separator:ga5bcee503ed5669187bb980faf90d57ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bcee503ed5669187bb980faf90d57ca">SPI_CR1_BIDIOE_Msk</a></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR1_BIDIMODE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gab07c9facbfdb0a7d5d89b1fd6a3ef711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR1_BIDIMODE_Pos)</td></tr>
<tr class="separator:gae2c9301aa73d6795e9739f8d12d42c15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2c9301aa73d6795e9739f8d12d42c15">SPI_CR1_BIDIMODE_Msk</a></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXDMAEN_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3079c4eebd0aef7bd22817bb99f21021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae038c9a5d545c01038bf6628492cdc6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_RXDMAEN_Pos)</td></tr>
<tr class="separator:gae038c9a5d545c01038bf6628492cdc6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf23c590d98279634af05550702a806da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae038c9a5d545c01038bf6628492cdc6e">SPI_CR2_RXDMAEN_Msk</a></td></tr>
<tr class="separator:gaf23c590d98279634af05550702a806da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXDMAEN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga24ae89d7e48296566cd18fb7495a2c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_TXDMAEN_Pos)</td></tr>
<tr class="separator:ga884bb8bbd8b60cea7b7fb11a23231678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eee671793983a3bd669c9173b2ce210"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga884bb8bbd8b60cea7b7fb11a23231678">SPI_CR2_TXDMAEN_Msk</a></td></tr>
<tr class="separator:ga3eee671793983a3bd669c9173b2ce210"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_SSOE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaa0d0f5f51a5804e1a204bf1643516896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_SSOE_Pos)</td></tr>
<tr class="separator:ga4de245d8ff3e31709fd9a665e58f15c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94612b95395eff626f5f3d7d28352dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4de245d8ff3e31709fd9a665e58f15c1">SPI_CR2_SSOE_Msk</a></td></tr>
<tr class="separator:gae94612b95395eff626f5f3d7d28352dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_ERRIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga632cdba8557df9c3bbd2561b93f4e0f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_ERRIE_Pos)</td></tr>
<tr class="separator:ga0fb21a03a7b4e7bd38520e2909063c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb21a03a7b4e7bd38520e2909063c92">SPI_CR2_ERRIE_Msk</a></td></tr>
<tr class="separator:gaf18705567de7ab52a62e5ef3ba27418b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e1e16fa6007b96880333d0321c5971"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_RXNEIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gaf2e1e16fa6007b96880333d0321c5971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad371f3900a415251ab34cd186d9a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_RXNEIE_Pos)</td></tr>
<tr class="separator:ga3ad371f3900a415251ab34cd186d9a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ad371f3900a415251ab34cd186d9a44">SPI_CR2_RXNEIE_Msk</a></td></tr>
<tr class="separator:gaa7d4c37fbbcced7f2a0421e6ffd103ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CR2_TXEIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga01e9b00dc195c10d1baefd0687ab9262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_CR2_TXEIE_Pos)</td></tr>
<tr class="separator:ga64d3cd4fd2b7dca5e43332a3e2a36641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f683a1252ccaf625cae1a978989b2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64d3cd4fd2b7dca5e43332a3e2a36641">SPI_CR2_TXEIE_Msk</a></td></tr>
<tr class="separator:ga23f683a1252ccaf625cae1a978989b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306a27b203d1275f848f2767d76c9e3b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_RXNE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga306a27b203d1275f848f2767d76c9e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e7198d3d1f577cae637c8295e7691e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_RXNE_Pos)</td></tr>
<tr class="separator:ga85e7198d3d1f577cae637c8295e7691e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e14de547aa06864abcd4b0422d8b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga85e7198d3d1f577cae637c8295e7691e">SPI_SR_RXNE_Msk</a></td></tr>
<tr class="separator:ga40e14de547aa06864abcd4b0422d8b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e10388eb117c22b63994b491d9ec9d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_TXE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga92e10388eb117c22b63994b491d9ec9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee9564d438c48424c767347324a2eb03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_TXE_Pos)</td></tr>
<tr class="separator:gaee9564d438c48424c767347324a2eb03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee9564d438c48424c767347324a2eb03">SPI_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga5bd5d21816947fcb25ccae7d3bf8eb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b742da8b06539f6119d020885a6e0c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_CHSIDE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gae5b742da8b06539f6119d020885a6e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_CHSIDE_Pos)</td></tr>
<tr class="separator:ga226666adbdbd46974bcc4a05772bbfc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">SPI_SR_CHSIDE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga226666adbdbd46974bcc4a05772bbfc4">SPI_SR_CHSIDE_Msk</a></td></tr>
<tr class="separator:ga81bd052f0b2e819ddd6bb16c2292a2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_UDR_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga93586e3966e74b1df8dbda75e68b26f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_UDR_Pos)</td></tr>
<tr class="separator:ga1ceaae6d492b8b844ff2b83e3251d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13d3292e963499c0e9a36869909229e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ceaae6d492b8b844ff2b83e3251d28e">SPI_SR_UDR_Msk</a></td></tr>
<tr class="separator:ga13d3292e963499c0e9a36869909229e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga411b6a4aa85d06e425050130f82db35c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_CRCERR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga411b6a4aa85d06e425050130f82db35c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4f508924f9e531136bf0d4fadb68d48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_CRCERR_Pos)</td></tr>
<tr class="separator:gad4f508924f9e531136bf0d4fadb68d48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e543fa9584fd636032a3ee735f750b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad4f508924f9e531136bf0d4fadb68d48">SPI_SR_CRCERR_Msk</a></td></tr>
<tr class="separator:ga69e543fa9584fd636032a3ee735f750b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_MODF_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gafb7ef73b03bbd542c54fc4e9c9124e73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db9b07f317546b9f724067956b07e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_MODF_Pos)</td></tr>
<tr class="separator:ga3db9b07f317546b9f724067956b07e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa043349833dc7b8138969c64f63adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3db9b07f317546b9f724067956b07e9c">SPI_SR_MODF_Msk</a></td></tr>
<tr class="separator:gabaa043349833dc7b8138969c64f63adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_OVR_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga6137ac3afbbc8b50c7a998368d2cb9be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73daf0783ad13468420bbf4d05e150dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_OVR_Pos)</td></tr>
<tr class="separator:ga73daf0783ad13468420bbf4d05e150dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8d902302c5eb81ce4a57029de281232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga73daf0783ad13468420bbf4d05e150dd">SPI_SR_OVR_Msk</a></td></tr>
<tr class="separator:gaa8d902302c5eb81ce4a57029de281232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8313629719f8dc81536dd8faa824e6c8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_SR_BSY_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga8313629719f8dc81536dd8faa824e6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcecff7ba1632cf4035a83dd588c4421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_SR_BSY_Pos)</td></tr>
<tr class="separator:gafcecff7ba1632cf4035a83dd588c4421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafcecff7ba1632cf4035a83dd588c4421">SPI_SR_BSY_Msk</a></td></tr>
<tr class="separator:gaa3498df67729ae048dc5f315ef7c16bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5b57ca6bca45cfdaed4a26fefc0da85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf50021b52352481a497f21c72c33e966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; SPI_DR_DR_Pos)</td></tr>
<tr class="separator:gaf50021b52352481a497f21c72c33e966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">SPI_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf50021b52352481a497f21c72c33e966">SPI_DR_DR_Msk</a></td></tr>
<tr class="separator:gaa4da7d7f05a28d1aaa52ec557e55e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_CRCPR_CRCPOLY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0244eb48f4c5158b03dd4b26cc0d2eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67c234978a817dee4fc561201b3ef056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; SPI_CRCPR_CRCPOLY_Pos)</td></tr>
<tr class="separator:ga67c234978a817dee4fc561201b3ef056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae968658ab837800723eafcc21af10247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">SPI_CRCPR_CRCPOLY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67c234978a817dee4fc561201b3ef056">SPI_CRCPR_CRCPOLY_Msk</a></td></tr>
<tr class="separator:gae968658ab837800723eafcc21af10247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_RXCRCR_RXCRC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2b80d92a2b51c4c61d5a646ac2b36129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; SPI_RXCRCR_RXCRC_Pos)</td></tr>
<tr class="separator:ga3318f05b5d1bebf96434ae4bc88e46da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">SPI_RXCRCR_RXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3318f05b5d1bebf96434ae4bc88e46da">SPI_RXCRCR_RXCRC_Msk</a></td></tr>
<tr class="separator:ga3a01a578c2c7bb4e587a8f1610843181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0e6e24778c36e45838350d052916d1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_TXCRCR_TXCRC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a0e6e24778c36e45838350d052916d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; SPI_TXCRCR_TXCRC_Pos)</td></tr>
<tr class="separator:gaca1f646ca0bb6ae44744956b39b0702d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c69dc721e89e40056999b64572dff09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">SPI_TXCRCR_TXCRC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaca1f646ca0bb6ae44744956b39b0702d">SPI_TXCRCR_TXCRC_Msk</a></td></tr>
<tr class="separator:ga1c69dc721e89e40056999b64572dff09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SPI_I2SCFGR_I2SMOD_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga443830d47e0ebc5e0141dad4a7d43978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; SPI_I2SCFGR_I2SMOD_Pos)</td></tr>
<tr class="separator:gaa67cab1dd9189de25a0aec2cce90479a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa67cab1dd9189de25a0aec2cce90479a">SPI_I2SCFGR_I2SMOD_Msk</a></td></tr>
<tr class="separator:gae99763414b3c2f11fcfecb1f93eb6701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954738eae12426137b23733f12c7c14"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_PE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga7954738eae12426137b23733f12c7c14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_PE_Pos)</td></tr>
<tr class="separator:ga641d1563a97f92a4c5e20dcdd0756986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga641d1563a97f92a4c5e20dcdd0756986">I2C_CR1_PE_Msk</a></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae26dbc9f9c06eb552db052b0603430c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SMBUS_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gae26dbc9f9c06eb552db052b0603430c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_SMBUS_Pos)</td></tr>
<tr class="separator:gadf62afbb725efae2aa5a18c7841cfc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gadf62afbb725efae2aa5a18c7841cfc51">I2C_CR1_SMBUS_Msk</a></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf03323d716d67da6242e4da7431cd1ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SMBTYPE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gaf03323d716d67da6242e4da7431cd1ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a812813bce3b9996dec37eff310945"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_SMBTYPE_Pos)</td></tr>
<tr class="separator:ga67a812813bce3b9996dec37eff310945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a812813bce3b9996dec37eff310945">I2C_CR1_SMBTYPE_Msk</a></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183847901bff6ed293ac42cedcd0a00f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ENARP_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga183847901bff6ed293ac42cedcd0a00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_ENARP_Pos)</td></tr>
<tr class="separator:ga608ec88f391d4617d8d196acf88ae4c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga608ec88f391d4617d8d196acf88ae4c3">I2C_CR1_ENARP_Msk</a></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6320b277f4eb5ad80869cf46509ab63"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ENPEC_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gad6320b277f4eb5ad80869cf46509ab63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_ENPEC_Pos)</td></tr>
<tr class="separator:ga047dbff196b5cc2e0ca679cf09daad7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga047dbff196b5cc2e0ca679cf09daad7d">I2C_CR1_ENPEC_Msk</a></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ENGC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga54ffd903ba1ddb087e7166a83b30d145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_ENGC_Pos)</td></tr>
<tr class="separator:ga7eff07d7a774d45f0c0b853be70b1a06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7eff07d7a774d45f0c0b853be70b1a06">I2C_CR1_ENGC_Msk</a></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_NOSTRETCH_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga57955bf36ff5f4cd6a753e01817bf3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_NOSTRETCH_Pos)</td></tr>
<tr class="separator:ga1e4eb2525f0444cc6320f96cc6c01804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1e4eb2525f0444cc6320f96cc6c01804">I2C_CR1_NOSTRETCH_Msk</a></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_START_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga26478428c37301f88c8fe5a27ab7cff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_START_Pos)</td></tr>
<tr class="separator:ga20183fa72a3acfb6eb7cd333569af62b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga20183fa72a3acfb6eb7cd333569af62b">I2C_CR1_START_Msk</a></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1acc4153373e71ad85766145727d751f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_STOP_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga1acc4153373e71ad85766145727d751f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac560445dddd085e2ec78b6c38d290893"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_STOP_Pos)</td></tr>
<tr class="separator:gac560445dddd085e2ec78b6c38d290893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac560445dddd085e2ec78b6c38d290893">I2C_CR1_STOP_Msk</a></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4d488ef9214c8e156aa5789193b1af2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ACK_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gac4d488ef9214c8e156aa5789193b1af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901752f0d8d57314c1bf5841b4d15927"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_ACK_Pos)</td></tr>
<tr class="separator:ga901752f0d8d57314c1bf5841b4d15927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga901752f0d8d57314c1bf5841b4d15927">I2C_CR1_ACK_Msk</a></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_POS_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga1c8ebf2be75a57d79c3963cbb73299e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_POS_Pos)</td></tr>
<tr class="separator:ga44cbb4dfe0bace0e0f63516352cdd686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga44cbb4dfe0bace0e0f63516352cdd686">I2C_CR1_POS_Msk</a></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_PEC_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:gae27ac08c854b421c8bbef0f91cb02e77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad603ba46a4c90d87755bc21032343a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_PEC_Pos)</td></tr>
<tr class="separator:gad603ba46a4c90d87755bc21032343a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad603ba46a4c90d87755bc21032343a8e">I2C_CR1_PEC_Msk</a></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_ALERT_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga2cbad0729b1263ee12efe299c460c7a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c1f4432707ef457508aa265173d3ce6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_ALERT_Pos)</td></tr>
<tr class="separator:ga2c1f4432707ef457508aa265173d3ce6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c1f4432707ef457508aa265173d3ce6">I2C_CR1_ALERT_Msk</a></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR1_SWRST_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga5f26e1407449ae64fade6b92a5e85bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR1_SWRST_Pos)</td></tr>
<tr class="separator:ga87f58f075ab791157d5a7f73d61ea4a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga87f58f075ab791157d5a7f73d61ea4a0">I2C_CR1_SWRST_Msk</a></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae37aa57192c71b1b734815130eeee8cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_FREQ_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gae37aa57192c71b1b734815130eeee8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga409296c2e8ff17ef7633266fad88d5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga409296c2e8ff17ef7633266fad88d5ea">I2C_CR2_FREQ_Msk</a></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d944f5260f40a0eb714d41859e0d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23">I2C_CR2_FREQ_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga09d944f5260f40a0eb714d41859e0d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ab0ef2a7795e3326900b277479d89c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c">I2C_CR2_FREQ_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga25ab0ef2a7795e3326900b277479d89c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657af5a02534cc900cbddc260319d845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845">I2C_CR2_FREQ_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga657af5a02534cc900cbddc260319d845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga655214f8327fd1322998c9d8bffe308d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d">I2C_CR2_FREQ_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga655214f8327fd1322998c9d8bffe308d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3382a7262743bc824985af7339449386"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386">I2C_CR2_FREQ_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:ga3382a7262743bc824985af7339449386"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3b1a2b777fcf158c9e4264485682a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20">I2C_CR2_FREQ_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; I2C_CR2_FREQ_Pos)</td></tr>
<tr class="separator:gad3b1a2b777fcf158c9e4264485682a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d664ebaabc46a45c4453e17e5132056"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_ITERREN_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga1d664ebaabc46a45c4453e17e5132056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cbb0dde5e57765d211af8595a728029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR2_ITERREN_Pos)</td></tr>
<tr class="separator:ga3cbb0dde5e57765d211af8595a728029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3cbb0dde5e57765d211af8595a728029">I2C_CR2_ITERREN_Msk</a></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b73580546ba348cd434416f7729d65"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_ITEVTEN_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae6b73580546ba348cd434416f7729d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR2_ITEVTEN_Pos)</td></tr>
<tr class="separator:gac4a4a92cd2663c4e4e690fe5f66a1706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac4a4a92cd2663c4e4e690fe5f66a1706">I2C_CR2_ITEVTEN_Msk</a></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf0976d8a817ec970a78137e6bac452"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_ITBUFEN_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1cf0976d8a817ec970a78137e6bac452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR2_ITBUFEN_Pos)</td></tr>
<tr class="separator:ga765fa0272f4a94eed64fba9b3cdac713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga765fa0272f4a94eed64fba9b3cdac713">I2C_CR2_ITBUFEN_Msk</a></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b0d5b0217bd628743324b8393bc74a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_DMAEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga69b0d5b0217bd628743324b8393bc74a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2987290a42860b8700c2dcfb8eaef399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR2_DMAEN_Pos)</td></tr>
<tr class="separator:ga2987290a42860b8700c2dcfb8eaef399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2987290a42860b8700c2dcfb8eaef399">I2C_CR2_DMAEN_Msk</a></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CR2_LAST_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga0c908f15a0b4c9e603d17b066fc85b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CR2_LAST_Pos)</td></tr>
<tr class="separator:ga2c9c22f3c0a1abb70e0255c765b30382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c9c22f3c0a1abb70e0255c765b30382">I2C_CR2_LAST_Msk</a></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250616a993a5f2bb04cd0f116005864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864">I2C_OAR1_ADD1_7</a>&#160;&#160;&#160;0x000000FEU</td></tr>
<tr class="separator:ga8250616a993a5f2bb04cd0f116005864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1">I2C_OAR1_ADD8_9</a>&#160;&#160;&#160;0x00000300U</td></tr>
<tr class="separator:gab8141dcd63a8429a64d488cc78ef3ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga5025971b93434d9d6c1b47ba93cc4249"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315ebd53e115b321f02d945a5a485356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD0_Pos)</td></tr>
<tr class="separator:ga315ebd53e115b321f02d945a5a485356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga315ebd53e115b321f02d945a5a485356">I2C_OAR1_ADD0_Msk</a></td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53aaf5c99387556eb05205972a9fd765"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD1_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga53aaf5c99387556eb05205972a9fd765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD1_Pos)</td></tr>
<tr class="separator:gaedbc5009a53817d14a5b61b81abe47eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga499a61f0013c5c6fe38b848901f58769"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769">I2C_OAR1_ADD1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaedbc5009a53817d14a5b61b81abe47eb">I2C_OAR1_ADD1_Msk</a></td></tr>
<tr class="separator:ga499a61f0013c5c6fe38b848901f58769"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1601f93351d29fd314910972bd4a997"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD2_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gac1601f93351d29fd314910972bd4a997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d6b1ee8556d79db1f804871576381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD2_Pos)</td></tr>
<tr class="separator:ga74d6b1ee8556d79db1f804871576381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44a263e36a7f34d922ff124aebd99c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3">I2C_OAR1_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga74d6b1ee8556d79db1f804871576381e">I2C_OAR1_ADD2_Msk</a></td></tr>
<tr class="separator:gab44a263e36a7f34d922ff124aebd99c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD3_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga04c1306ea26d1fde330540af98f2ebaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD3_Pos)</td></tr>
<tr class="separator:ga3bd895166f6d0f2b1fe5bdb245495e7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b">I2C_OAR1_ADD3</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3bd895166f6d0f2b1fe5bdb245495e7c">I2C_OAR1_ADD3_Msk</a></td></tr>
<tr class="separator:ga9584dca3b1b414a63cf7ba75e557155b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD4_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga91ebb7dae5c13a499109a9f0089387b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD4_Pos)</td></tr>
<tr class="separator:ga3261bcc4b1d94f2800cc78d26ef6a638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110b915b907f4bf29ff03da1f077bd97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97">I2C_OAR1_ADD4</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3261bcc4b1d94f2800cc78d26ef6a638">I2C_OAR1_ADD4_Msk</a></td></tr>
<tr class="separator:ga110b915b907f4bf29ff03da1f077bd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga863a732cfab0b27034149a5d95c1c978"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD5_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga863a732cfab0b27034149a5d95c1c978"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga078a30f84550430baa5ea4ce4b424afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD5_Pos)</td></tr>
<tr class="separator:ga078a30f84550430baa5ea4ce4b424afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0856dee2657cf0a04d79084da86988ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca">I2C_OAR1_ADD5</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga078a30f84550430baa5ea4ce4b424afd">I2C_OAR1_ADD5_Msk</a></td></tr>
<tr class="separator:ga0856dee2657cf0a04d79084da86988ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeef10580199e2315af15107d03374b6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD6_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gadeef10580199e2315af15107d03374b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD6_Pos)</td></tr>
<tr class="separator:ga708c99b9b7c44311be6a91fa01e2603d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5507af6154f60125dadc4654f57776ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca">I2C_OAR1_ADD6</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga708c99b9b7c44311be6a91fa01e2603d">I2C_OAR1_ADD6_Msk</a></td></tr>
<tr class="separator:ga5507af6154f60125dadc4654f57776ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD7_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaff51a9d14ec34d35f911c1c4d474db02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD7_Pos)</td></tr>
<tr class="separator:ga6c9645decd676803bd6a1cb9e5cca0f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca710515f0aac5abdac02a630e09097c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c">I2C_OAR1_ADD7</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c9645decd676803bd6a1cb9e5cca0f8">I2C_OAR1_ADD7_Msk</a></td></tr>
<tr class="separator:gaca710515f0aac5abdac02a630e09097c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD8_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga15f7918fdb3af6d0c8ade393fb8c8357"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga484398bbd79662011f8fb6467c127d65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD8_Pos)</td></tr>
<tr class="separator:ga484398bbd79662011f8fb6467c127d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab945eba8b842a253cc64cce722537264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264">I2C_OAR1_ADD8</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga484398bbd79662011f8fb6467c127d65">I2C_OAR1_ADD8_Msk</a></td></tr>
<tr class="separator:gab945eba8b842a253cc64cce722537264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9208eb446047890ea90e2f87f57a8e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADD9_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gad9208eb446047890ea90e2f87f57a8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADD9_Pos)</td></tr>
<tr class="separator:gaaf1cdf0196ac2b11475fbf7078a852a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10cf2dfc6b1ed55413be06acca413430"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430">I2C_OAR1_ADD9</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaf1cdf0196ac2b11475fbf7078a852a2">I2C_OAR1_ADD9_Msk</a></td></tr>
<tr class="separator:ga10cf2dfc6b1ed55413be06acca413430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9d87efeab027259266521e849cd0f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR1_ADDMODE_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga0a9d87efeab027259266521e849cd0f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga465856ef24302471bd5562be5f4d8418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR1_ADDMODE_Pos)</td></tr>
<tr class="separator:ga465856ef24302471bd5562be5f4d8418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga465856ef24302471bd5562be5f4d8418">I2C_OAR1_ADDMODE_Msk</a></td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_ENDUAL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabd1b7689ba1197bb496f7b0042e59ac9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_OAR2_ENDUAL_Pos)</td></tr>
<tr class="separator:ga28fa608f2cec586e6bdb98ae510022d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga28fa608f2cec586e6bdb98ae510022d9">I2C_OAR2_ENDUAL_Msk</a></td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_OAR2_ADD2_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga809d88f42d6572f85dd75ab2bb92b243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d179042a15bdc94dd4477b990082c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a>&#160;&#160;&#160;(0x7FUL &lt;&lt; I2C_OAR2_ADD2_Pos)</td></tr>
<tr class="separator:ga18d179042a15bdc94dd4477b990082c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18d179042a15bdc94dd4477b990082c5">I2C_OAR2_ADD2_Msk</a></td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga8168b87f1d876a0cdbafff9f3dd922f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; I2C_DR_DR_Pos)</td></tr>
<tr class="separator:ga2b487d8e08e84b2ef59c6de0e92316b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b487d8e08e84b2ef59c6de0e92316b1">I2C_DR_DR_Msk</a></td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_SB_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga67ed7d8c3e9dc642c2c70c834aeec6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_SB_Pos)</td></tr>
<tr class="separator:gab9d2227f20b51eda4af2fb9e9dd4f6df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab9d2227f20b51eda4af2fb9e9dd4f6df">I2C_SR1_SB_Msk</a></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_ADDR_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4662fc1d4534a406d3e4e417dcaa29c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_ADDR_Pos)</td></tr>
<tr class="separator:ga387882c1ac38b5af80a88ac6c5c8961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga387882c1ac38b5af80a88ac6c5c8961f">I2C_SR1_ADDR_Msk</a></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_BTF_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga3c662220a2fc8d437b929ac360b7b6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_BTF_Pos)</td></tr>
<tr class="separator:ga9da3a67ef386eb3c7fc5be2016a1f0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9da3a67ef386eb3c7fc5be2016a1f0b1">I2C_SR1_BTF_Msk</a></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57e3e98939884a675f561bd0133c73f7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_ADD10_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga57e3e98939884a675f561bd0133c73f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_ADD10_Pos)</td></tr>
<tr class="separator:gabc01a4be991adeeffbdf18b5767ea30b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabc01a4be991adeeffbdf18b5767ea30b">I2C_SR1_ADD10_Msk</a></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_STOPF_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga508dc538aee33bf854cfbe3b7f4a7ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_STOPF_Pos)</td></tr>
<tr class="separator:gad1679ebac13f8ad5aad54acd446f70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1679ebac13f8ad5aad54acd446f70e4">I2C_SR1_STOPF_Msk</a></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b3695a5b03ae70e411ba048a04e49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_RXNE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga380b3695a5b03ae70e411ba048a04e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_RXNE_Pos)</td></tr>
<tr class="separator:gacf56d0f5cc9b333a2d287baf96e1ca62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacf56d0f5cc9b333a2d287baf96e1ca62">I2C_SR1_RXNE_Msk</a></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdceff8db6df40c017f96a5e606ea884"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_TXE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gabdceff8db6df40c017f96a5e606ea884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_TXE_Pos)</td></tr>
<tr class="separator:ga835a04e1e2c43a4462b9b5cd04b2b4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga835a04e1e2c43a4462b9b5cd04b2b4ea">I2C_SR1_TXE_Msk</a></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_BERR_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0a1c615024c02d5ea5bcb3717ff6863d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_BERR_Pos)</td></tr>
<tr class="separator:ga591f9c02dd6c1b393f295ddd9be5f28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga591f9c02dd6c1b393f295ddd9be5f28d">I2C_SR1_BERR_Msk</a></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab03fd640b6661848addb3cd9d38519"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_ARLO_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gafab03fd640b6661848addb3cd9d38519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7859c854cc27fefc075eb3a6d67410da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_ARLO_Pos)</td></tr>
<tr class="separator:ga7859c854cc27fefc075eb3a6d67410da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7859c854cc27fefc075eb3a6d67410da">I2C_SR1_ARLO_Msk</a></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0a33028b96b10708bd881b21c17dae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_AF_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gafb0a33028b96b10708bd881b21c17dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_AF_Pos)</td></tr>
<tr class="separator:gae64af2b76c8fc655547f07d0eda3c8d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae64af2b76c8fc655547f07d0eda3c8d6">I2C_SR1_AF_Msk</a></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_OVR_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga628a0e0ea5fa7dd31b68d2bac80b8b20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_OVR_Pos)</td></tr>
<tr class="separator:gaeca6c423a2a9d7495c35517b3cc9a9b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaeca6c423a2a9d7495c35517b3cc9a9b8">I2C_SR1_OVR_Msk</a></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_PECERR_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga1f1e78360bc478a00ca5c8176dcd0b22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_PECERR_Pos)</td></tr>
<tr class="separator:gaafd640f94fa388e27d4747c5eb8fc938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaafd640f94fa388e27d4747c5eb8fc938">I2C_SR1_PECERR_Msk</a></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_TIMEOUT_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga80a7d5a7ab0b5eb4bbbcf59d64e9e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c0209188a2791eddad0c143ac7f9416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_TIMEOUT_Pos)</td></tr>
<tr class="separator:ga7c0209188a2791eddad0c143ac7f9416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7c0209188a2791eddad0c143ac7f9416">I2C_SR1_TIMEOUT_Msk</a></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0c047e24fefb89f3928b37b7695aa55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR1_SMBALERT_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gad0c047e24fefb89f3928b37b7695aa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga617464b325a3649c9a36ad80386558b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR1_SMBALERT_Pos)</td></tr>
<tr class="separator:ga617464b325a3649c9a36ad80386558b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga617464b325a3649c9a36ad80386558b6">I2C_SR1_SMBALERT_Msk</a></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_MSL_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gada5253dbcd3c7d67d0fad31d938f4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad723df35fcda84431aefaace405b62b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_MSL_Pos)</td></tr>
<tr class="separator:gad723df35fcda84431aefaace405b62b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad723df35fcda84431aefaace405b62b2">I2C_SR2_MSL_Msk</a></td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_BUSY_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:gaa9b4a60a8e919cfe14e222976859b1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43693f4a5b2f232a145eee42f26a1110"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_BUSY_Pos)</td></tr>
<tr class="separator:ga43693f4a5b2f232a145eee42f26a1110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga43693f4a5b2f232a145eee42f26a1110">I2C_SR2_BUSY_Msk</a></td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_TRA_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga91e4b3f7e5bff2ea65eefeadbc0a2e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_TRA_Pos)</td></tr>
<tr class="separator:ga260f5bfa56cd55a6e25ae1585fc1381e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga260f5bfa56cd55a6e25ae1585fc1381e">I2C_SR2_TRA_Msk</a></td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26e3032167b56ec310c7b81945dc76a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_GENCALL_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga26e3032167b56ec310c7b81945dc76a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada42e3c3d8e62bfab1117a382def5383"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_GENCALL_Pos)</td></tr>
<tr class="separator:gada42e3c3d8e62bfab1117a382def5383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gada42e3c3d8e62bfab1117a382def5383">I2C_SR2_GENCALL_Msk</a></td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4be26fe6702a976b50628c3df1b352c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_SMBDEFAULT_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf4be26fe6702a976b50628c3df1b352c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa390034d42a7873287b68e9ae3935a26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_SMBDEFAULT_Pos)</td></tr>
<tr class="separator:gaa390034d42a7873287b68e9ae3935a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa390034d42a7873287b68e9ae3935a26">I2C_SR2_SMBDEFAULT_Msk</a></td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_SMBHOST_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gab3da82932b239f193ac2f57f87c3b1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_SMBHOST_Pos)</td></tr>
<tr class="separator:ga6bd5daae1a83a7a62584be9f601ec52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80">I2C_SR2_SMBHOST</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga6bd5daae1a83a7a62584be9f601ec52d">I2C_SR2_SMBHOST_Msk</a></td></tr>
<tr class="separator:gaa07cf3e404f9f57e98d1ba3793079c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546ae463133d2c719996689e24e61e1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_DUALF_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga546ae463133d2c719996689e24e61e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_SR2_DUALF_Pos)</td></tr>
<tr class="separator:ga338ddbff50ca2b01dacc4b8e93014f30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga338ddbff50ca2b01dacc4b8e93014f30">I2C_SR2_DUALF_Msk</a></td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga332f5e12ed830e7d99b241549220a3c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_SR2_PEC_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga332f5e12ed830e7d99b241549220a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; I2C_SR2_PEC_Pos)</td></tr>
<tr class="separator:ga5a9dceb742f98aa0f27e5ae8dc427a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5a9dceb742f98aa0f27e5ae8dc427a88">I2C_SR2_PEC_Msk</a></td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CCR_CCR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga908f5b1edffdedba90f8bbb141eedb8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; I2C_CCR_CCR_Pos)</td></tr>
<tr class="separator:gaf3f68b672f4ff2fa9a6ba3e79e9e302b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf3f68b672f4ff2fa9a6ba3e79e9e302b">I2C_CCR_CCR_Msk</a></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CCR_DUTY_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga152abc0c5a01abf887e702cbc9fe4f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CCR_DUTY_Pos)</td></tr>
<tr class="separator:ga7e91ff511dab94ae774aaa9c3052fbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7e91ff511dab94ae774aaa9c3052fbc6">I2C_CCR_DUTY_Msk</a></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017a81aea2e87d24a49e078079d72313"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_CCR_FS_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:ga017a81aea2e87d24a49e078079d72313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1823d70e520da08c5b40320ed2f8331e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; I2C_CCR_FS_Pos)</td></tr>
<tr class="separator:ga1823d70e520da08c5b40320ed2f8331e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1823d70e520da08c5b40320ed2f8331e">I2C_CCR_FS_Msk</a></td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>I2C_TRISE_TRISE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafb08ecb9599f81e5112a25142cb0e98f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a>&#160;&#160;&#160;(0x3FUL &lt;&lt; I2C_TRISE_TRISE_Pos)</td></tr>
<tr class="separator:ga8a3152b3f16c453126cc1cef41b765fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8a3152b3f16c453126cc1cef41b765fe">I2C_TRISE_TRISE_Msk</a></td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_PE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0635e2ab8eac81f2a10164602121ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_PE_Pos)</td></tr>
<tr class="separator:ga83b7f81b87e70796a8cffaae0eb9ba9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga83b7f81b87e70796a8cffaae0eb9ba9a">USART_SR_PE_Msk</a></td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga780d79584f83d2873c4026cdaa93d848"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_FE_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga780d79584f83d2873c4026cdaa93d848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3050686c973903a8821196e0a7166f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_FE_Pos)</td></tr>
<tr class="separator:gad3050686c973903a8821196e0a7166f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3050686c973903a8821196e0a7166f3">USART_SR_FE_Msk</a></td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_NE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga92528c798c4fa8ecfda09d6058cbb7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_NE_Pos)</td></tr>
<tr class="separator:ga4150c4eff1939e0c1c474dce82ed76bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938468c5666a8305ade6d80d467c572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572">USART_SR_NE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4150c4eff1939e0c1c474dce82ed76bf">USART_SR_NE_Msk</a></td></tr>
<tr class="separator:ga8938468c5666a8305ade6d80d467c572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_ORE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga1413d933bfe380829bd883ce5ae6f27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_ORE_Pos)</td></tr>
<tr class="separator:ga654b0cd0fb1fdf02de8f1af223eca9d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga654b0cd0fb1fdf02de8f1af223eca9d5">USART_SR_ORE_Msk</a></td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_IDLE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gae2a7cf252454c0c27e5d4327bbd3206f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_IDLE_Pos)</td></tr>
<tr class="separator:gae2b2420f9c84d2adbb47dce8d0e65497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae2b2420f9c84d2adbb47dce8d0e65497">USART_SR_IDLE_Msk</a></td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_RXNE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaf5895ff1c2d076cb10c291c873eedc55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_RXNE_Pos)</td></tr>
<tr class="separator:ga64611f0aa4ba3dcafb6d934e831279e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga64611f0aa4ba3dcafb6d934e831279e9">USART_SR_RXNE_Msk</a></td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_TC_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gac8cdb6c85343e4287d5c07bcff25d58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972584d838f708691ef3c153ad8233ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_TC_Pos)</td></tr>
<tr class="separator:ga972584d838f708691ef3c153ad8233ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga972584d838f708691ef3c153ad8233ac">USART_SR_TC_Msk</a></td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_TXE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa708cd1b36e1ee1cfed89e85620a7c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_TXE_Pos)</td></tr>
<tr class="separator:gabe75a9021a84919f6c1ea3e3c08a23e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabe75a9021a84919f6c1ea3e3c08a23e0">USART_SR_TXE_Msk</a></td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae347aead943d5b4c1044a226380b3fda"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_LBD_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gae347aead943d5b4c1044a226380b3fda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga233a2963e3a24a14f98865224183d93d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_LBD_Pos)</td></tr>
<tr class="separator:ga233a2963e3a24a14f98865224183d93d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga233a2963e3a24a14f98865224183d93d">USART_SR_LBD_Msk</a></td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_SR_CTS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga8d2b04e34749fc2ef806327e991dcad8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_SR_CTS_Pos)</td></tr>
<tr class="separator:ga4d241b440c4595aac4bdf1ffee9c22f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d241b440c4595aac4bdf1ffee9c22f9">USART_SR_CTS_Msk</a></td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_DR_DR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab1d7d8f36a92c78b93ab1a3e4011b771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a>&#160;&#160;&#160;(0x1FFUL &lt;&lt; USART_DR_DR_Pos)</td></tr>
<tr class="separator:ga911912bd628fd1fc33a1d8819d27e81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff">USART_DR_DR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga911912bd628fd1fc33a1d8819d27e81f">USART_DR_DR_Msk</a></td></tr>
<tr class="separator:gad84ad1e1d0202b41021e2d6e40486bff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c70e9b7c797d9a6e1e7a4e4e645ef1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_BRR_DIV_Fraction_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa4c70e9b7c797d9a6e1e7a4e4e645ef1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cc35155a1120da23f3fc72cb26b4aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USART_BRR_DIV_Fraction_Pos)</td></tr>
<tr class="separator:ga1cc35155a1120da23f3fc72cb26b4aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046">USART_BRR_DIV_Fraction</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc35155a1120da23f3fc72cb26b4aea">USART_BRR_DIV_Fraction_Msk</a></td></tr>
<tr class="separator:ga9dfae31be4ec2c8a3b0905eff30c7046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21895f823b1422a7af307b0656560058"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_BRR_DIV_Mantissa_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga21895f823b1422a7af307b0656560058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace4259fb84cf5a9096ad62cd2453d28e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; USART_BRR_DIV_Mantissa_Pos)</td></tr>
<tr class="separator:gace4259fb84cf5a9096ad62cd2453d28e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60cfa3802798306b86231f828ed2e71e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e">USART_BRR_DIV_Mantissa</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace4259fb84cf5a9096ad62cd2453d28e">USART_BRR_DIV_Mantissa_Msk</a></td></tr>
<tr class="separator:ga60cfa3802798306b86231f828ed2e71e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_SBK_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga23eec4bbb3ac06c22aff3355f965457a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_SBK_Pos)</td></tr>
<tr class="separator:ga4f06150e7efb4ee5858a0863c0af36e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4f06150e7efb4ee5858a0863c0af36e1">USART_CR1_SBK_Msk</a></td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RWU_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga64a90f545fa1ee315c277fd0f06f2274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_RWU_Pos)</td></tr>
<tr class="separator:ga8e0cafa55c289e39145287325f9d7cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e0cafa55c289e39145287325f9d7cf4">USART_CR1_RWU_Msk</a></td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga678b98c07ad61dec17131716d1ddfa58"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RE_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga678b98c07ad61dec17131716d1ddfa58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga625927bbfd40ce911de7183cae92e682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_RE_Pos)</td></tr>
<tr class="separator:ga625927bbfd40ce911de7183cae92e682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga625927bbfd40ce911de7183cae92e682">USART_CR1_RE_Msk</a></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53df187761bfed354686b47e0a691564"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TE_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga53df187761bfed354686b47e0a691564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_TE_Pos)</td></tr>
<tr class="separator:ga0c5e02008c2fde7c5f0070d94ee77bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c5e02008c2fde7c5f0070d94ee77bce">USART_CR1_TE_Msk</a></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_IDLEIE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga5ba3e0fc695108b77498a9fdbacc95d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_IDLEIE_Pos)</td></tr>
<tr class="separator:ga8ad37a38ae2c8a059a922f5b33c5c2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ad37a38ae2c8a059a922f5b33c5c2aa">USART_CR1_IDLEIE_Msk</a></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2232ea76bad178a6e945fe573c2dc984"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_RXNEIE_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2232ea76bad178a6e945fe573c2dc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_RXNEIE_Pos)</td></tr>
<tr class="separator:gac2e4ba1ab97599cbf7f182d2cfc80543"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac2e4ba1ab97599cbf7f182d2cfc80543">USART_CR1_RXNEIE_Msk</a></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee92ad658865410023fc8508325024a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TCIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga3ee92ad658865410023fc8508325024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_TCIE_Pos)</td></tr>
<tr class="separator:gad3ff7666f8e81e2cf6d40bebaf0a84b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3ff7666f8e81e2cf6d40bebaf0a84b7">USART_CR1_TCIE_Msk</a></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6931210415f36d727f75bfc856aed9ef"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_TXEIE_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga6931210415f36d727f75bfc856aed9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65436dd25155a36250ee090dd940caa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_TXEIE_Pos)</td></tr>
<tr class="separator:ga65436dd25155a36250ee090dd940caa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65436dd25155a36250ee090dd940caa5">USART_CR1_TXEIE_Msk</a></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46a693e8924defd8e57b0b08323afa0b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PEIE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga46a693e8924defd8e57b0b08323afa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_PEIE_Pos)</td></tr>
<tr class="separator:gad99fb4719a46d6d1d423d7ffe7ce06e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad99fb4719a46d6d1d423d7ffe7ce06e1">USART_CR1_PEIE_Msk</a></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PS_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaf2e65e62ab989658fec2bdaad7892c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08638afebc30caad3337f1faac6d904e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_PS_Pos)</td></tr>
<tr class="separator:ga08638afebc30caad3337f1faac6d904e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga08638afebc30caad3337f1faac6d904e">USART_CR1_PS_Msk</a></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1029c679b6ce540fc8343e074387fa5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_PCE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga1029c679b6ce540fc8343e074387fa5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_PCE_Pos)</td></tr>
<tr class="separator:ga60894c2937928b5ca83fe73e60e1c9c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga60894c2937928b5ca83fe73e60e1c9c1">USART_CR1_PCE_Msk</a></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_WAKE_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:ga86cc2060fef5dc3ce6820e31f0156492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0bc41f3a11fced743f19684211eacd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_WAKE_Pos)</td></tr>
<tr class="separator:gab0bc41f3a11fced743f19684211eacd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0bc41f3a11fced743f19684211eacd6">USART_CR1_WAKE_Msk</a></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b16c1bf94dba8a889397c5933322308"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_M_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga8b16c1bf94dba8a889397c5933322308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_M_Pos)</td></tr>
<tr class="separator:ga3b5f5bc798207f9cc9e54ab080637634"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3b5f5bc798207f9cc9e54ab080637634">USART_CR1_M_Msk</a></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR1_UE_Pos</b>&#160;&#160;&#160;(13U)</td></tr>
<tr class="separator:ga64f40c78bbc597ada96c2ec828722eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR1_UE_Pos)</td></tr>
<tr class="separator:gab8b32c050e6d9482a819e0107ceb9f83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b32c050e6d9482a819e0107ceb9f83">USART_CR1_UE_Msk</a></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_ADD_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga2d1320f17e2f61e21a867e538c737ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a>&#160;&#160;&#160;(0xFUL &lt;&lt; USART_CR2_ADD_Pos)</td></tr>
<tr class="separator:gad7ee87cc9cdc865b0f5a61af0c26ec28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7ee87cc9cdc865b0f5a61af0c26ec28">USART_CR2_ADD_Msk</a></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_LBDL_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gadf0b33cd8b6a3eb4a21bb6c34922a624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_LBDL_Pos)</td></tr>
<tr class="separator:gad8d54a2e633ef8dda121c9d5670a5de5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad8d54a2e633ef8dda121c9d5670a5de5">USART_CR2_LBDL_Msk</a></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_LBDIE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:gae9af36362bd69d0008e46a7ea7633b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_LBDIE_Pos)</td></tr>
<tr class="separator:gad55383a0b8d928fd50c18c62faf44a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad55383a0b8d928fd50c18c62faf44a7b">USART_CR2_LBDIE_Msk</a></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0262849ac25bc43d23d46945c85851b0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_LBCL_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga0262849ac25bc43d23d46945c85851b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d515f33359c44365712bfbcf34c7e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_LBCL_Pos)</td></tr>
<tr class="separator:ga3d515f33359c44365712bfbcf34c7e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d515f33359c44365712bfbcf34c7e94">USART_CR2_LBCL_Msk</a></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CPHA_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga4188976dbf7f6455ba79d1afd830cf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_CPHA_Pos)</td></tr>
<tr class="separator:ga65c8198c5780edaa8ef67706d7d1ea34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga65c8198c5780edaa8ef67706d7d1ea34">USART_CR2_CPHA_Msk</a></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga110f164794e57c70b9d7b0b26577e86a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CPOL_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga110f164794e57c70b9d7b0b26577e86a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_CPOL_Pos)</td></tr>
<tr class="separator:ga182e2b837ab775c53868a37a1e4eb05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga182e2b837ab775c53868a37a1e4eb05a">USART_CR2_CPOL_Msk</a></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_CLKEN_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaff740ebbb84ac8db332d177cd6cc9235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_CLKEN_Pos)</td></tr>
<tr class="separator:ga2f6a20180f8b2ad531009b33ecec1ed2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2f6a20180f8b2ad531009b33ecec1ed2">USART_CR2_CLKEN_Msk</a></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_STOP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4a46b8272a2fe5ae5e5ce7123db22d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaf73b228efa85f04a6b9a42e01b7f916c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf73b228efa85f04a6b9a42e01b7f916c">USART_CR2_STOP_Msk</a></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61">USART_CR2_STOP_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:gaee6ee01c6e5325b378b2209ef20d0a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b">USART_CR2_STOP_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; USART_CR2_STOP_Pos)</td></tr>
<tr class="separator:ga2b24d14f0e5d1c76c878b08aad44d02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR2_LINEN_Pos</b>&#160;&#160;&#160;(14U)</td></tr>
<tr class="separator:ga4f06b1d9300507573ffbf99f9a6ee57f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c59de0f57986002b962dc9bccfbe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR2_LINEN_Pos)</td></tr>
<tr class="separator:ga500c59de0f57986002b962dc9bccfbe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga500c59de0f57986002b962dc9bccfbe8">USART_CR2_LINEN_Msk</a></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_EIE_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gafeb00f27cc04dab7e9bcca92d6e7ad9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_EIE_Pos)</td></tr>
<tr class="separator:gaac0414669386ae8dd26b993ddf96d7b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaac0414669386ae8dd26b993ddf96d7b0">USART_CR3_EIE_Msk</a></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_IREN_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga22ce6319d8acdb4a57215aeb933c7a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3c0575491453dbd478d5a3413ac759c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_IREN_Pos)</td></tr>
<tr class="separator:gad3c0575491453dbd478d5a3413ac759c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad3c0575491453dbd478d5a3413ac759c">USART_CR3_IREN_Msk</a></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_IRLP_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga73290a1bb7594fc2016662ba4b927dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67262b96751aebc3a04d3a6d46213633"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_IRLP_Pos)</td></tr>
<tr class="separator:ga67262b96751aebc3a04d3a6d46213633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67262b96751aebc3a04d3a6d46213633">USART_CR3_IRLP_Msk</a></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_HDSEL_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga7df0071641a9cc2d70e4957c28f923c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5553c10996ceb918244202407347848d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_HDSEL_Pos)</td></tr>
<tr class="separator:ga5553c10996ceb918244202407347848d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5553c10996ceb918244202407347848d">USART_CR3_HDSEL_Msk</a></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818bd165232f86477503e8f9bc9de049"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_NACK_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga818bd165232f86477503e8f9bc9de049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_NACK_Pos)</td></tr>
<tr class="separator:ga214ed21d5354e7a14f013fd4954e4d3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga214ed21d5354e7a14f013fd4954e4d3a">USART_CR3_NACK_Msk</a></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae269fb759007c1043534a3794f7b98d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_SCEN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gaae269fb759007c1043534a3794f7b98d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff592b0d891ba78201de2e08cd9305b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_SCEN_Pos)</td></tr>
<tr class="separator:gaff592b0d891ba78201de2e08cd9305b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff592b0d891ba78201de2e08cd9305b8">USART_CR3_SCEN_Msk</a></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DMAR_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga173f2f38fdb5ba3db30d3b2686bd9773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dd0232a385ce9760635c92556c3eadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_DMAR_Pos)</td></tr>
<tr class="separator:ga4dd0232a385ce9760635c92556c3eadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4dd0232a385ce9760635c92556c3eadf">USART_CR3_DMAR_Msk</a></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00afc87870cbe74aabf127179dedca3f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_DMAT_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:ga00afc87870cbe74aabf127179dedca3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga114a52251ccd0dae87055bbd336add29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_DMAT_Pos)</td></tr>
<tr class="separator:ga114a52251ccd0dae87055bbd336add29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga114a52251ccd0dae87055bbd336add29">USART_CR3_DMAT_Msk</a></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790491b1c83dd6a84a6f86945cf74563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_RTSE_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga790491b1c83dd6a84a6f86945cf74563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae20cda51a847495ad5f32c5f5c252152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_RTSE_Pos)</td></tr>
<tr class="separator:gae20cda51a847495ad5f32c5f5c252152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gae20cda51a847495ad5f32c5f5c252152">USART_CR3_RTSE_Msk</a></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_CTSE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gae3bfa28091d9c8781aeb03fcb371dd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e4c254d292233d827a898bda170fa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_CTSE_Pos)</td></tr>
<tr class="separator:ga97e4c254d292233d827a898bda170fa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga97e4c254d292233d827a898bda170fa4">USART_CR3_CTSE_Msk</a></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_CR3_CTSIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:ga660c0090fb7c6c17bce5f15a7b07ce7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; USART_CR3_CTSIE_Pos)</td></tr>
<tr class="separator:ga8ca77aa980a93f5b35bf318c20f500cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca77aa980a93f5b35bf318c20f500cc">USART_CR3_CTSIE_Msk</a></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab09117d544d70ca803eb3831fc86b4a2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_GTPR_PSC_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gab09117d544d70ca803eb3831fc86b4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga742100366bd139204afb3402a052a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga742100366bd139204afb3402a052a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga742100366bd139204afb3402a052a588">USART_GTPR_PSC_Msk</a></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb">USART_GTPR_PSC_0</a>&#160;&#160;&#160;(0x01UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga2c49c90d83a0e3746b56b2a0a3b0ddcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b">USART_GTPR_PSC_1</a>&#160;&#160;&#160;(0x02UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga8eab5000ab993991d0da8ffbd386c92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd">USART_GTPR_PSC_2</a>&#160;&#160;&#160;(0x04UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6b237fcac675f8f047c4ff64248486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486">USART_GTPR_PSC_3</a>&#160;&#160;&#160;(0x08UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga1b6b237fcac675f8f047c4ff64248486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1c0e92df8edb974008b3d37d12f655a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a">USART_GTPR_PSC_4</a>&#160;&#160;&#160;(0x10UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:gad1c0e92df8edb974008b3d37d12f655a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12dda4877432bc181c9684b0830b1b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b">USART_GTPR_PSC_5</a>&#160;&#160;&#160;(0x20UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga12dda4877432bc181c9684b0830b1b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045e834b03e7a06b2005a13923af424a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a">USART_GTPR_PSC_6</a>&#160;&#160;&#160;(0x40UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:ga045e834b03e7a06b2005a13923af424a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc">USART_GTPR_PSC_7</a>&#160;&#160;&#160;(0x80UL &lt;&lt; USART_GTPR_PSC_Pos)</td></tr>
<tr class="separator:gad3da67d3c9c3abf436098a86477d2dfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga219c2c6c797f288ff792f0b6c792070b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USART_GTPR_GT_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga219c2c6c797f288ff792f0b6c792070b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc06fc01cf5031610706007672f2780"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; USART_GTPR_GT_Pos)</td></tr>
<tr class="separator:gaddc06fc01cf5031610706007672f2780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e927fad0bfa430f54007e158e01f43b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b">USART_GTPR_GT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddc06fc01cf5031610706007672f2780">USART_GTPR_GT_Msk</a></td></tr>
<tr class="separator:ga8e927fad0bfa430f54007e158e01f43b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad05a229877e557798dfbabe7188d7a54"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_DEV_ID_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad05a229877e557798dfbabe7188d7a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a>&#160;&#160;&#160;(0xFFFUL &lt;&lt; DBGMCU_IDCODE_DEV_ID_Pos)</td></tr>
<tr class="separator:gabf18661126fecb64b8c7d7d4e590fb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac">DBGMCU_IDCODE_DEV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabf18661126fecb64b8c7d7d4e590fb33">DBGMCU_IDCODE_DEV_ID_Msk</a></td></tr>
<tr class="separator:gafd961fcddc40341a817a9ec85b7c80ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_IDCODE_REV_ID_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga6e98f7579d16c36cbf6a09b04f2ee170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a>&#160;&#160;&#160;(0xFFFFUL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0d92c620aed9b19c7e8d9d12f743b258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887eb26364a8693355024ca203323165"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165">DBGMCU_IDCODE_REV_ID</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d92c620aed9b19c7e8d9d12f743b258">DBGMCU_IDCODE_REV_ID_Msk</a></td></tr>
<tr class="separator:ga887eb26364a8693355024ca203323165"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4">DBGMCU_IDCODE_REV_ID_0</a>&#160;&#160;&#160;(0x0001UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga223ec71b13697d1d94ac910d74dda1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5">DBGMCU_IDCODE_REV_ID_1</a>&#160;&#160;&#160;(0x0002UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c43be5f3bf427d9e5c5cb53c71c56c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead">DBGMCU_IDCODE_REV_ID_2</a>&#160;&#160;&#160;(0x0004UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gafd0c09bab9658d492fadbb6d8e926ead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736">DBGMCU_IDCODE_REV_ID_3</a>&#160;&#160;&#160;(0x0008UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1591e5e3e0ac1cf9a677e4ee7de14736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c2934497d6e9611d0f0de63705a45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d">DBGMCU_IDCODE_REV_ID_4</a>&#160;&#160;&#160;(0x0010UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae6c2934497d6e9611d0f0de63705a45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921">DBGMCU_IDCODE_REV_ID_5</a>&#160;&#160;&#160;(0x0020UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga2c2b20d6c7ba5ec12ed0aa8aacade921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b">DBGMCU_IDCODE_REV_ID_6</a>&#160;&#160;&#160;(0x0040UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga777e36bfca8dbb754b1407be5d0f712b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3">DBGMCU_IDCODE_REV_ID_7</a>&#160;&#160;&#160;(0x0080UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga7ebea4db4ccddeeacfecb181ec8763e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a">DBGMCU_IDCODE_REV_ID_8</a>&#160;&#160;&#160;(0x0100UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga1fb637a05555ad0cf9f1308184822c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf24a517f96a59284e5b7c27c521050f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7">DBGMCU_IDCODE_REV_ID_9</a>&#160;&#160;&#160;(0x0200UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf24a517f96a59284e5b7c27c521050f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0770975f537cee88759c533cce1985c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7">DBGMCU_IDCODE_REV_ID_10</a>&#160;&#160;&#160;(0x0400UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga0770975f537cee88759c533cce1985c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217da836fc3089b44a9d9c3daff40c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75">DBGMCU_IDCODE_REV_ID_11</a>&#160;&#160;&#160;(0x0800UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga217da836fc3089b44a9d9c3daff40c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27909354dd0b18756072ab3a3939e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91">DBGMCU_IDCODE_REV_ID_12</a>&#160;&#160;&#160;(0x1000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gae27909354dd0b18756072ab3a3939e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga300efe7db3358b63a83133901ab507ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac">DBGMCU_IDCODE_REV_ID_13</a>&#160;&#160;&#160;(0x2000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga300efe7db3358b63a83133901ab507ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7664e599c06b8f00398d9c84deec607"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607">DBGMCU_IDCODE_REV_ID_14</a>&#160;&#160;&#160;(0x4000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:gaf7664e599c06b8f00398d9c84deec607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74">DBGMCU_IDCODE_REV_ID_15</a>&#160;&#160;&#160;(0x8000UL &lt;&lt; DBGMCU_IDCODE_REV_ID_Pos)</td></tr>
<tr class="separator:ga027015a672a0e61e0b8494b2f3d04c74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_SLEEP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga3b996a2be01fbeeaa868603c7bca6044"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga127e0531bc305bb460fd2417106bee61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_SLEEP_Pos)</td></tr>
<tr class="separator:ga127e0531bc305bb460fd2417106bee61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a">DBGMCU_CR_DBG_SLEEP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga127e0531bc305bb460fd2417106bee61">DBGMCU_CR_DBG_SLEEP_Msk</a></td></tr>
<tr class="separator:ga037c80fe1d7308cee68245715ef6cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STOP_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga998b25ffd43297001c2f20ebb04fbcc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71cd122085cdadba462f9e251ac35349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_STOP_Pos)</td></tr>
<tr class="separator:ga71cd122085cdadba462f9e251ac35349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75">DBGMCU_CR_DBG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga71cd122085cdadba462f9e251ac35349">DBGMCU_CR_DBG_STOP_Msk</a></td></tr>
<tr class="separator:gaf511f21a8de5b0b66c862915eee8bf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_STANDBY_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga74521b2e06cd16f46ea5987d82f9ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_STANDBY_Pos)</td></tr>
<tr class="separator:ga52e9a797b04f9577456af2499f5bd9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga107a9396d63c892a8e614897c9d0b132"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132">DBGMCU_CR_DBG_STANDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga52e9a797b04f9577456af2499f5bd9ff">DBGMCU_CR_DBG_STANDBY_Msk</a></td></tr>
<tr class="separator:ga107a9396d63c892a8e614897c9d0b132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_TRACE_IOEN_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2be1af4b18b8c9ce4001dd363e6626e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_TRACE_IOEN_Pos)</td></tr>
<tr class="separator:ga18007dc2c11d41a5dc449e37cb8c0c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9">DBGMCU_CR_TRACE_IOEN</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga18007dc2c11d41a5dc449e37cb8c0c56">DBGMCU_CR_TRACE_IOEN_Msk</a></td></tr>
<tr class="separator:ga9034b6eb9d4dceadffc6a1d1959056c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_TRACE_MODE_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga20dddffa934315ca4a5902cbf45f4d93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad641a08b344645d47a0789ffa25d7079"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a>&#160;&#160;&#160;(0x3UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:gad641a08b344645d47a0789ffa25d7079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10">DBGMCU_CR_TRACE_MODE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad641a08b344645d47a0789ffa25d7079">DBGMCU_CR_TRACE_MODE_Msk</a></td></tr>
<tr class="separator:gaa1395189e10bdbc37bce9ea480e22d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d41a4027853783633d929a43f8d6d85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85">DBGMCU_CR_TRACE_MODE_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:ga2d41a4027853783633d929a43f8d6d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba3a830051b53d43d850768242c503e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e">DBGMCU_CR_TRACE_MODE_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; DBGMCU_CR_TRACE_MODE_Pos)</td></tr>
<tr class="separator:ga7ba3a830051b53d43d850768242c503e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga689178cbcacc28b31253c33e9bcf2946"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_IWDG_STOP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga689178cbcacc28b31253c33e9bcf2946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f3dfaadbb5595332ed05635fdbec38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga88f3dfaadbb5595332ed05635fdbec38">DBGMCU_CR_DBG_IWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_IWDG_STOP_Pos)</td></tr>
<tr class="separator:ga88f3dfaadbb5595332ed05635fdbec38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06e02885e11d05135dd967b33fad68f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1">DBGMCU_CR_DBG_IWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga88f3dfaadbb5595332ed05635fdbec38">DBGMCU_CR_DBG_IWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga06e02885e11d05135dd967b33fad68f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ef632348fd3e470a5894ba93c953dd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_WWDG_STOP_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:ga79ef632348fd3e470a5894ba93c953dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c54ba904e47d16e3d48db0eef585f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga12c54ba904e47d16e3d48db0eef585f1">DBGMCU_CR_DBG_WWDG_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_WWDG_STOP_Pos)</td></tr>
<tr class="separator:ga12c54ba904e47d16e3d48db0eef585f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga626bea771c7fdb87e515685104d3a562"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562">DBGMCU_CR_DBG_WWDG_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga12c54ba904e47d16e3d48db0eef585f1">DBGMCU_CR_DBG_WWDG_STOP_Msk</a></td></tr>
<tr class="separator:ga626bea771c7fdb87e515685104d3a562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf992fe6bd8ccedcfde910e1280891f1d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_TIM2_STOP_Pos</b>&#160;&#160;&#160;(11U)</td></tr>
<tr class="separator:gaf992fe6bd8ccedcfde910e1280891f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fa26e4c86ccf19e811a6ebed5a9edb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga04fa26e4c86ccf19e811a6ebed5a9edb">DBGMCU_CR_DBG_TIM2_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM2_STOP_Pos)</td></tr>
<tr class="separator:ga04fa26e4c86ccf19e811a6ebed5a9edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa1ee73c14e640c4e97041a9ce3e221a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a">DBGMCU_CR_DBG_TIM2_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga04fa26e4c86ccf19e811a6ebed5a9edb">DBGMCU_CR_DBG_TIM2_STOP_Msk</a></td></tr>
<tr class="separator:gaaa1ee73c14e640c4e97041a9ce3e221a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463d9b40b5649e89618f2b0510ea2a6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_TIM3_STOP_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga463d9b40b5649e89618f2b0510ea2a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67be668166494a35fa6ee3f92097c524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga67be668166494a35fa6ee3f92097c524">DBGMCU_CR_DBG_TIM3_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_TIM3_STOP_Pos)</td></tr>
<tr class="separator:ga67be668166494a35fa6ee3f92097c524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6801756368b597301f4098b69bce4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7">DBGMCU_CR_DBG_TIM3_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga67be668166494a35fa6ee3f92097c524">DBGMCU_CR_DBG_TIM3_STOP_Msk</a></td></tr>
<tr class="separator:gac6801756368b597301f4098b69bce4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c8a5d0f6b9cf0c312cc0335158bc80"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos</b>&#160;&#160;&#160;(15U)</td></tr>
<tr class="separator:gae6c8a5d0f6b9cf0c312cc0335158bc80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf618d6a2043fc66cc946ccd8cc7502d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaf618d6a2043fc66cc946ccd8cc7502d2">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Pos)</td></tr>
<tr class="separator:gaf618d6a2043fc66cc946ccd8cc7502d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c71dedb4221750d7e3d8237c8b7846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf618d6a2043fc66cc946ccd8cc7502d2">DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT_Msk</a></td></tr>
<tr class="separator:ga74c71dedb4221750d7e3d8237c8b7846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_LATENCY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacd27f57311268ed1ad0ddb1a207ce9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:gabdcd07c55bf5197e31d5ad9ab61747a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5e44cbb084160a6004ca9951ec7318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318">FLASH_ACR_LATENCY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdcd07c55bf5197e31d5ad9ab61747a3">FLASH_ACR_LATENCY_Msk</a></td></tr>
<tr class="separator:gaef5e44cbb084160a6004ca9951ec7318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad">FLASH_ACR_LATENCY_0</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:ga6560c1d58df18c8740d70591bf7bc1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85155f5d3f34ebe83989513793498c72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72">FLASH_ACR_LATENCY_1</a>&#160;&#160;&#160;(0x2UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:ga85155f5d3f34ebe83989513793498c72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61b5089d0c86db787ebef496c9057918"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918">FLASH_ACR_LATENCY_2</a>&#160;&#160;&#160;(0x4UL &lt;&lt; FLASH_ACR_LATENCY_Pos)</td></tr>
<tr class="separator:ga61b5089d0c86db787ebef496c9057918"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2b7184353c076341249a7c4e1bbc324"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_HLFCYA_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:gac2b7184353c076341249a7c4e1bbc324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00bf52999edda76e8f32f679d55b5887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00bf52999edda76e8f32f679d55b5887">FLASH_ACR_HLFCYA_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_ACR_HLFCYA_Pos)</td></tr>
<tr class="separator:ga00bf52999edda76e8f32f679d55b5887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e66d0fa94c019e9c27a3d79e8228cd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9">FLASH_ACR_HLFCYA</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga00bf52999edda76e8f32f679d55b5887">FLASH_ACR_HLFCYA_Msk</a></td></tr>
<tr class="separator:ga6e66d0fa94c019e9c27a3d79e8228cd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288f4e0368a7d8d18e626a54caf995a9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_PRFTBE_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga288f4e0368a7d8d18e626a54caf995a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1640c1d9ecb35a7fdadfed6549f24bf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_ACR_PRFTBE_Pos)</td></tr>
<tr class="separator:ga1640c1d9ecb35a7fdadfed6549f24bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5285ab198307213dce0629f9b7c6fc86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86">FLASH_ACR_PRFTBE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1640c1d9ecb35a7fdadfed6549f24bf9">FLASH_ACR_PRFTBE_Msk</a></td></tr>
<tr class="separator:ga5285ab198307213dce0629f9b7c6fc86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8998834e7fc4fa0855cf5e7424b7abea"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_ACR_PRFTBS_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga8998834e7fc4fa0855cf5e7424b7abea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga340d43b152f1f3fd9b357ffc7f73932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_ACR_PRFTBS_Pos)</td></tr>
<tr class="separator:ga340d43b152f1f3fd9b357ffc7f73932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445">FLASH_ACR_PRFTBS</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga340d43b152f1f3fd9b357ffc7f73932a">FLASH_ACR_PRFTBS_Msk</a></td></tr>
<tr class="separator:ga1e73d25ffe7e7a258a873e1fbef17445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eff8e9f9bc12caf41721266b209cf8b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEYR_FKEYR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga9eff8e9f9bc12caf41721266b209cf8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33eb12d541927bf107399dbf42bcb86e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; FLASH_KEYR_FKEYR_Pos)</td></tr>
<tr class="separator:ga33eb12d541927bf107399dbf42bcb86e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556">FLASH_KEYR_FKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga33eb12d541927bf107399dbf42bcb86e">FLASH_KEYR_FKEYR_Msk</a></td></tr>
<tr class="separator:ga8a55ea632082aac5b60c62cc0eb0d556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf1865e30075fe401f5e9ff2508fa9d0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RDP_KEY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gacf1865e30075fe401f5e9ff2508fa9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaae69b26ac6777a82165e4d36022c460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaaae69b26ac6777a82165e4d36022c460">RDP_KEY_Msk</a>&#160;&#160;&#160;(0xA5UL &lt;&lt; RDP_KEY_Pos)</td></tr>
<tr class="separator:gaaae69b26ac6777a82165e4d36022c460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae497135e5528d69274bf8daf7f077f23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae497135e5528d69274bf8daf7f077f23">RDP_KEY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaaae69b26ac6777a82165e4d36022c460">RDP_KEY_Msk</a></td></tr>
<tr class="separator:gae497135e5528d69274bf8daf7f077f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdf885e10a215139ecfc8bb5faa5e01a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEY1_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gabdf885e10a215139ecfc8bb5faa5e01a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga537fb8ad6ef7109b9bf1149f46abd338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</a>&#160;&#160;&#160;(0x45670123UL &lt;&lt; FLASH_KEY1_Pos)</td></tr>
<tr class="separator:ga537fb8ad6ef7109b9bf1149f46abd338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd77e7bf91765d891ce63e2f0084b019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga537fb8ad6ef7109b9bf1149f46abd338">FLASH_KEY1_Msk</a></td></tr>
<tr class="separator:gafd77e7bf91765d891ce63e2f0084b019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565a82217f16a8ef783b649af039e0c1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_KEY2_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga565a82217f16a8ef783b649af039e0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa93ad44e0f998a855f5bed0caabf57dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</a>&#160;&#160;&#160;(0xCDEF89ABUL &lt;&lt; FLASH_KEY2_Pos)</td></tr>
<tr class="separator:gaa93ad44e0f998a855f5bed0caabf57dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee83d0f557e158da52f4a205db6b60a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa93ad44e0f998a855f5bed0caabf57dd">FLASH_KEY2_Msk</a></td></tr>
<tr class="separator:gaee83d0f557e158da52f4a205db6b60a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OPTKEYR_OPTKEYR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga64748d2e0929700cbc6bf0ae619e72c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; FLASH_OPTKEYR_OPTKEYR_Pos)</td></tr>
<tr class="separator:gad7c988b5f6c428e1e58e99a0a45172ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d">FLASH_OPTKEYR_OPTKEYR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad7c988b5f6c428e1e58e99a0a45172ff">FLASH_OPTKEYR_OPTKEYR_Msk</a></td></tr>
<tr class="separator:ga8b8c555ae65817c33733f3bbbacf111d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1630c4f338daf2741daa1273f657164f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1630c4f338daf2741daa1273f657164f">FLASH_OPTKEY1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019">FLASH_KEY1</a></td></tr>
<tr class="separator:ga1630c4f338daf2741daa1273f657164f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae0da3085d59cf73089bfb1a2b9d9367d">FLASH_OPTKEY2</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7">FLASH_KEY2</a></td></tr>
<tr class="separator:gae0da3085d59cf73089bfb1a2b9d9367d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_BSY_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga1fff488dcd0ba14694a05d8c061441e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_SR_BSY_Pos)</td></tr>
<tr class="separator:ga3564806c8fbd6e0b6ddde539c3e37045"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368">FLASH_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3564806c8fbd6e0b6ddde539c3e37045">FLASH_SR_BSY_Msk</a></td></tr>
<tr class="separator:ga4b86181a96fd2f1cc3828e9d8d83d368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade46f1b130b188d41613fc87661a8815"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_PGERR_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gade46f1b130b188d41613fc87661a8815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a81dd644b636f16716399010e646714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_SR_PGERR_Pos)</td></tr>
<tr class="separator:ga9a81dd644b636f16716399010e646714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4">FLASH_SR_PGERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9a81dd644b636f16716399010e646714">FLASH_SR_PGERR_Msk</a></td></tr>
<tr class="separator:ga60f40ca765714598a62aa216a5ccd8e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd56872fd365b645d51c217e901958f6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_WRPRTERR_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:gabd56872fd365b645d51c217e901958f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e08ec1f30003524a295eaeac30426a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_SR_WRPRTERR_Pos)</td></tr>
<tr class="separator:ga4e08ec1f30003524a295eaeac30426a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5">FLASH_SR_WRPRTERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga4e08ec1f30003524a295eaeac30426a7">FLASH_SR_WRPRTERR_Msk</a></td></tr>
<tr class="separator:ga2e403606e5ac23cb07701aeebc1f73e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2013e875c4c210b820e502feea6c9fb1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_SR_EOP_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:ga2013e875c4c210b820e502feea6c9fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga386f68b5d2c3622b29811577932360ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_SR_EOP_Pos)</td></tr>
<tr class="separator:ga386f68b5d2c3622b29811577932360ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1301c6b487cfefa247c54a576a0c12b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b">FLASH_SR_EOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga386f68b5d2c3622b29811577932360ed">FLASH_SR_EOP_Msk</a></td></tr>
<tr class="separator:gae1301c6b487cfefa247c54a576a0c12b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PG_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0a5addaa1ee5049b0c99023d91dd4a70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_PG_Pos)</td></tr>
<tr class="separator:ga8bc468bdb6b58e9db0f91752dea96b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47754b39bd7a7c79c251d6376f97f661"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661">FLASH_CR_PG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8bc468bdb6b58e9db0f91752dea96b1a">FLASH_CR_PG_Msk</a></td></tr>
<tr class="separator:ga47754b39bd7a7c79c251d6376f97f661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ae43572c697cddd88e48b945828c526"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_PER_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga4ae43572c697cddd88e48b945828c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ebb9718882d5ced359b67417421da6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_PER_Pos)</td></tr>
<tr class="separator:ga5ebb9718882d5ced359b67417421da6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad845355ade49d56cf70ad0ff09595a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23">FLASH_CR_PER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ebb9718882d5ced359b67417421da6b">FLASH_CR_PER_Msk</a></td></tr>
<tr class="separator:gad845355ade49d56cf70ad0ff09595a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_MER_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga0627fa13f9e31a0250d6917e4d2ecbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1b8b67a6173c11f950347f09e63888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_MER_Pos)</td></tr>
<tr class="separator:ga3f1b8b67a6173c11f950347f09e63888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a287aa5a625125301306a02fb69c53a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a">FLASH_CR_MER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b8b67a6173c11f950347f09e63888">FLASH_CR_MER_Msk</a></td></tr>
<tr class="separator:ga4a287aa5a625125301306a02fb69c53a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f0371da9e5f8f8e95b038107426ce6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTPG_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga3f0371da9e5f8f8e95b038107426ce6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a94f4bf8453aae2d98d3e4465b5195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_OPTPG_Pos)</td></tr>
<tr class="separator:ga25a94f4bf8453aae2d98d3e4465b5195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab">FLASH_CR_OPTPG</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga25a94f4bf8453aae2d98d3e4465b5195">FLASH_CR_OPTPG_Msk</a></td></tr>
<tr class="separator:ga6736a5478a87f35a6a0cb66d8784a5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89abf0177ab4bcf030984073b74a182"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTER_Pos</b>&#160;&#160;&#160;(5U)</td></tr>
<tr class="separator:gae89abf0177ab4bcf030984073b74a182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c77052daf608eb7d7f6cedfd3c996ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_OPTER_Pos)</td></tr>
<tr class="separator:ga2c77052daf608eb7d7f6cedfd3c996ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0">FLASH_CR_OPTER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c77052daf608eb7d7f6cedfd3c996ef">FLASH_CR_OPTER_Msk</a></td></tr>
<tr class="separator:ga19fbf5dc4339b1ec8630675f03ad6fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7925df36a4d15838d8cb457f671e7532"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_STRT_Pos</b>&#160;&#160;&#160;(6U)</td></tr>
<tr class="separator:ga7925df36a4d15838d8cb457f671e7532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_STRT_Pos)</td></tr>
<tr class="separator:ga1ce773f84ec7782c408a8d9cef09f496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864">FLASH_CR_STRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1ce773f84ec7782c408a8d9cef09f496">FLASH_CR_STRT_Msk</a></td></tr>
<tr class="separator:gafe4dd28134f93f52b1d4ec5b36a99864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa74509adc6db3db66803966b25423cae"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_LOCK_Pos</b>&#160;&#160;&#160;(7U)</td></tr>
<tr class="separator:gaa74509adc6db3db66803966b25423cae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7954a2bc4dd25495e8c164454817a966"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_LOCK_Pos)</td></tr>
<tr class="separator:ga7954a2bc4dd25495e8c164454817a966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25f1fa4127fa015361b61a6f3180784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784">FLASH_CR_LOCK</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7954a2bc4dd25495e8c164454817a966">FLASH_CR_LOCK_Msk</a></td></tr>
<tr class="separator:gab25f1fa4127fa015361b61a6f3180784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6cdcb203f948b1d30cba476001d9074"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_OPTWRE_Pos</b>&#160;&#160;&#160;(9U)</td></tr>
<tr class="separator:gaa6cdcb203f948b1d30cba476001d9074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff4a5e6297b7507e1b62419d3a623390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_OPTWRE_Pos)</td></tr>
<tr class="separator:gaff4a5e6297b7507e1b62419d3a623390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3">FLASH_CR_OPTWRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaff4a5e6297b7507e1b62419d3a623390">FLASH_CR_OPTWRE_Msk</a></td></tr>
<tr class="separator:ga27d44bc9617cc430de9413b385dfe0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab075c4eeff509cfe0f34040c29edfb05"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_ERRIE_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gab075c4eeff509cfe0f34040c29edfb05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f1e535996ab89de1ca07a32a11e526"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_ERRIE_Pos)</td></tr>
<tr class="separator:gac9f1e535996ab89de1ca07a32a11e526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2">FLASH_CR_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac9f1e535996ab89de1ca07a32a11e526">FLASH_CR_ERRIE_Msk</a></td></tr>
<tr class="separator:ga930897cecdaa9dbef8c640b84acbd8c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_CR_EOPIE_Pos</b>&#160;&#160;&#160;(12U)</td></tr>
<tr class="separator:ga4e162a7fa45cb85ba0df0942a2519478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_CR_EOPIE_Pos)</td></tr>
<tr class="separator:gab0866e1ddcbf0e7a895ca9a4794db4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e69856f654ec430a42791a34799db0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0">FLASH_CR_EOPIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gab0866e1ddcbf0e7a895ca9a4794db4bd">FLASH_CR_EOPIE_Msk</a></td></tr>
<tr class="separator:gab9e69856f654ec430a42791a34799db0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a157edb20903a57b2d5ebd0efa66f2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_AR_FAR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga17a157edb20903a57b2d5ebd0efa66f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffd9ac121eb59edceae2f53fcd6d291b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; FLASH_AR_FAR_Pos)</td></tr>
<tr class="separator:gaffd9ac121eb59edceae2f53fcd6d291b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafc00fde8118ce03602d00d34a80fec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4">FLASH_AR_FAR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaffd9ac121eb59edceae2f53fcd6d291b">FLASH_AR_FAR_Msk</a></td></tr>
<tr class="separator:gaafc00fde8118ce03602d00d34a80fec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97bfb7f45709e6f143c64857b5150565"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_OPTERR_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga97bfb7f45709e6f143c64857b5150565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_OBR_OPTERR_Pos)</td></tr>
<tr class="separator:ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3">FLASH_OBR_OPTERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga63c9d7ff5a6f5c5807cdf9b0ea6c9de1">FLASH_OBR_OPTERR_Msk</a></td></tr>
<tr class="separator:gab52c27d6657bd72f1860fa25a1faf8e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb5e11b3eae03c7d2b36686737a71c3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_RDPRT_Pos</b>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga7cb5e11b3eae03c7d2b36686737a71c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592fe4d6a31168c065178c9fd45b2bd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_OBR_RDPRT_Pos)</td></tr>
<tr class="separator:ga592fe4d6a31168c065178c9fd45b2bd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga052763d6c2daf0a422577a6c8a0be977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977">FLASH_OBR_RDPRT</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga592fe4d6a31168c065178c9fd45b2bd8">FLASH_OBR_RDPRT_Msk</a></td></tr>
<tr class="separator:ga052763d6c2daf0a422577a6c8a0be977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_IWDG_SW_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:ga9bbe1ea23971f9fb8bb378e537226c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ce987133feb2311067ac98fec8e126e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_OBR_IWDG_SW_Pos)</td></tr>
<tr class="separator:ga7ce987133feb2311067ac98fec8e126e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecbb0d905783c45eedfcc51230f9226b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaecbb0d905783c45eedfcc51230f9226b">FLASH_OBR_IWDG_SW</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ce987133feb2311067ac98fec8e126e">FLASH_OBR_IWDG_SW_Msk</a></td></tr>
<tr class="separator:gaecbb0d905783c45eedfcc51230f9226b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe76187f7a680eada873692c374dd8a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_nRST_STOP_Pos</b>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga4fe76187f7a680eada873692c374dd8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e122c9fc8103644e310bef58ed57fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_OBR_nRST_STOP_Pos)</td></tr>
<tr class="separator:gad1e122c9fc8103644e310bef58ed57fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e84d6c706420de2335619043a06760d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d">FLASH_OBR_nRST_STOP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gad1e122c9fc8103644e310bef58ed57fb">FLASH_OBR_nRST_STOP_Msk</a></td></tr>
<tr class="separator:ga8e84d6c706420de2335619043a06760d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_nRST_STDBY_Pos</b>&#160;&#160;&#160;(4U)</td></tr>
<tr class="separator:ga08ea8ff1064cb8b277daa7150d3d1d57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a>&#160;&#160;&#160;(0x1UL &lt;&lt; FLASH_OBR_nRST_STDBY_Pos)</td></tr>
<tr class="separator:gaddbf2bf2e4c6cab17c7eb7f226184f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d863a776a1d5a136e267bac209f6a85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85">FLASH_OBR_nRST_STDBY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaddbf2bf2e4c6cab17c7eb7f226184f98">FLASH_OBR_nRST_STDBY_Msk</a></td></tr>
<tr class="separator:ga3d863a776a1d5a136e267bac209f6a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefde313300f0e954d27f87e6256274b4"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_USER_Pos</b>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaefde313300f0e954d27f87e6256274b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e68fa3437ad3429abe48f86782967e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a>&#160;&#160;&#160;(0x7UL &lt;&lt; FLASH_OBR_USER_Pos)</td></tr>
<tr class="separator:ga8e68fa3437ad3429abe48f86782967e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1585552c59923cb1e1979cdfdc77b991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991">FLASH_OBR_USER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e68fa3437ad3429abe48f86782967e1">FLASH_OBR_USER_Msk</a></td></tr>
<tr class="separator:ga1585552c59923cb1e1979cdfdc77b991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80f2819c6ccc82904281ae5a94e3510"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_DATA0_Pos</b>&#160;&#160;&#160;(10U)</td></tr>
<tr class="separator:gae80f2819c6ccc82904281ae5a94e3510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdc8395646781a1dac3c37e3410310e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_OBR_DATA0_Pos)</td></tr>
<tr class="separator:gabdc8395646781a1dac3c37e3410310e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9380684d6fc14b681adf7eb97964c0bf">FLASH_OBR_DATA0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabdc8395646781a1dac3c37e3410310e8">FLASH_OBR_DATA0_Msk</a></td></tr>
<tr class="separator:ga9380684d6fc14b681adf7eb97964c0bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1834e8cbbb8fbdea5b46c3bcd0d1dfca"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_OBR_DATA1_Pos</b>&#160;&#160;&#160;(18U)</td></tr>
<tr class="separator:ga1834e8cbbb8fbdea5b46c3bcd0d1dfca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758a49a002547e2d7536c7f6249347e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_OBR_DATA1_Pos)</td></tr>
<tr class="separator:ga758a49a002547e2d7536c7f6249347e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae48a097cfc60d888756d3fda266d87c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gae48a097cfc60d888756d3fda266d87c9">FLASH_OBR_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga758a49a002547e2d7536c7f6249347e6">FLASH_OBR_DATA1_Msk</a></td></tr>
<tr class="separator:gae48a097cfc60d888756d3fda266d87c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2cba593e56feed77b6c08f544fd327b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_WRPR_WRP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gaa2cba593e56feed77b6c08f544fd327b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a>&#160;&#160;&#160;(0xFFFFFFFFUL &lt;&lt; FLASH_WRPR_WRP_Pos)</td></tr>
<tr class="separator:ga9ccbeafd9e71de3e99373fef601eacd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d">FLASH_WRPR_WRP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ccbeafd9e71de3e99373fef601eacd2">FLASH_WRPR_WRP_Msk</a></td></tr>
<tr class="separator:ga1d3842e780ec47c1127de0ed4a93821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28a398ac21eb5a7baeb264a594826e2a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_RDP_RDP_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga28a398ac21eb5a7baeb264a594826e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1afabbb941e194f9db3e1ff365432fd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1afabbb941e194f9db3e1ff365432fd8">FLASH_RDP_RDP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_RDP_RDP_Pos)</td></tr>
<tr class="separator:ga1afabbb941e194f9db3e1ff365432fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd716ae96657c56919fe5047cc0d65d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d">FLASH_RDP_RDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga1afabbb941e194f9db3e1ff365432fd8">FLASH_RDP_RDP_Msk</a></td></tr>
<tr class="separator:gaebd716ae96657c56919fe5047cc0d65d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da580365bc0d22af8411589971b205a"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_RDP_nRDP_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:ga6da580365bc0d22af8411589971b205a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ecea2b92a7fc17580e71e16c735f850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecea2b92a7fc17580e71e16c735f850">FLASH_RDP_nRDP_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_RDP_nRDP_Pos)</td></tr>
<tr class="separator:ga7ecea2b92a7fc17580e71e16c735f850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1145e521145389b9072e85252e54ca3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d">FLASH_RDP_nRDP</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga7ecea2b92a7fc17580e71e16c735f850">FLASH_RDP_nRDP_Msk</a></td></tr>
<tr class="separator:ga1145e521145389b9072e85252e54ca3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9571daed270089fdafe63f60f568f677"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_USER_USER_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:ga9571daed270089fdafe63f60f568f677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac302a075c1d89be311421063c0844e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac302a075c1d89be311421063c0844e95">FLASH_USER_USER_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_USER_USER_Pos)</td></tr>
<tr class="separator:gac302a075c1d89be311421063c0844e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0317a3e9f0e692213011164fb0d2de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de">FLASH_USER_USER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac302a075c1d89be311421063c0844e95">FLASH_USER_USER_Msk</a></td></tr>
<tr class="separator:gaab0317a3e9f0e692213011164fb0d2de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2db24371eed5cceb29a0ebded6e2e847"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_USER_nUSER_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga2db24371eed5cceb29a0ebded6e2e847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac324dec4382df4641ffcd048253cc829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gac324dec4382df4641ffcd048253cc829">FLASH_USER_nUSER_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_USER_nUSER_Pos)</td></tr>
<tr class="separator:gac324dec4382df4641ffcd048253cc829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0334d45dfeb5ab7fd84311ddd0379e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e">FLASH_USER_nUSER</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gac324dec4382df4641ffcd048253cc829">FLASH_USER_nUSER_Msk</a></td></tr>
<tr class="separator:ga6f0334d45dfeb5ab7fd84311ddd0379e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga972c8b093f645aad36c9109d0fe6c41e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_DATA0_DATA0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga972c8b093f645aad36c9109d0fe6c41e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga023b616921dce0fd1181810a911646ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga023b616921dce0fd1181810a911646ef">FLASH_DATA0_DATA0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_DATA0_DATA0_Pos)</td></tr>
<tr class="separator:ga023b616921dce0fd1181810a911646ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56179fa514ee5fa01267bcdc8a6695e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga56179fa514ee5fa01267bcdc8a6695e5">FLASH_DATA0_DATA0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga023b616921dce0fd1181810a911646ef">FLASH_DATA0_DATA0_Msk</a></td></tr>
<tr class="separator:ga56179fa514ee5fa01267bcdc8a6695e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91073fb1b00759b9675f5eae199e7b3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_DATA0_nDATA0_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaf91073fb1b00759b9675f5eae199e7b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga597ef27b0138fe150cef04fd7c986bf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga597ef27b0138fe150cef04fd7c986bf3">FLASH_DATA0_nDATA0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_DATA0_nDATA0_Pos)</td></tr>
<tr class="separator:ga597ef27b0138fe150cef04fd7c986bf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a2e88c10868d2c044a8010b12019e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga00a2e88c10868d2c044a8010b12019e8">FLASH_DATA0_nDATA0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga597ef27b0138fe150cef04fd7c986bf3">FLASH_DATA0_nDATA0_Msk</a></td></tr>
<tr class="separator:ga00a2e88c10868d2c044a8010b12019e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5f2cd42d301135a6f45e6d71e6432ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_DATA1_DATA1_Pos</b>&#160;&#160;&#160;(16U)</td></tr>
<tr class="separator:gaf5f2cd42d301135a6f45e6d71e6432ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa26b4a2f158852398788f3d8c7b707ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa26b4a2f158852398788f3d8c7b707ee">FLASH_DATA1_DATA1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_DATA1_DATA1_Pos)</td></tr>
<tr class="separator:gaa26b4a2f158852398788f3d8c7b707ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c7747463ef29d4d2638db99b2eb17af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga9c7747463ef29d4d2638db99b2eb17af">FLASH_DATA1_DATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa26b4a2f158852398788f3d8c7b707ee">FLASH_DATA1_DATA1_Msk</a></td></tr>
<tr class="separator:ga9c7747463ef29d4d2638db99b2eb17af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca5fe8819f4d1e9cdac13b409883516"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_DATA1_nDATA1_Pos</b>&#160;&#160;&#160;(24U)</td></tr>
<tr class="separator:ga1ca5fe8819f4d1e9cdac13b409883516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79c77df1c2fb140340a5342c97c25776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga79c77df1c2fb140340a5342c97c25776">FLASH_DATA1_nDATA1_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_DATA1_nDATA1_Pos)</td></tr>
<tr class="separator:ga79c77df1c2fb140340a5342c97c25776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f6704e3cbf43d8385d61656111f5e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gab7f6704e3cbf43d8385d61656111f5e8">FLASH_DATA1_nDATA1</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga79c77df1c2fb140340a5342c97c25776">FLASH_DATA1_nDATA1_Msk</a></td></tr>
<tr class="separator:gab7f6704e3cbf43d8385d61656111f5e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d54a195077065d5b4f4381c9d763de"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_WRP0_WRP0_Pos</b>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:gad4d54a195077065d5b4f4381c9d763de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf4334a7b9a979e3bb14b4f50e868bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gacbf4334a7b9a979e3bb14b4f50e868bc">FLASH_WRP0_WRP0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_WRP0_WRP0_Pos)</td></tr>
<tr class="separator:gacbf4334a7b9a979e3bb14b4f50e868bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa956fef145edf00d54046e44305a005a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a">FLASH_WRP0_WRP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gacbf4334a7b9a979e3bb14b4f50e868bc">FLASH_WRP0_WRP0_Msk</a></td></tr>
<tr class="separator:gaa956fef145edf00d54046e44305a005a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fa7e6d88d8294623d81ab614efbafa"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FLASH_WRP0_nWRP0_Pos</b>&#160;&#160;&#160;(8U)</td></tr>
<tr class="separator:gaa9fa7e6d88d8294623d81ab614efbafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0569c06e656e1357d42d9548ef266659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#ga0569c06e656e1357d42d9548ef266659">FLASH_WRP0_nWRP0_Msk</a>&#160;&#160;&#160;(0xFFUL &lt;&lt; FLASH_WRP0_nWRP0_Pos)</td></tr>
<tr class="separator:ga0569c06e656e1357d42d9548ef266659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff06814ffdd40e0f41b8abfb58a94533"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533">FLASH_WRP0_nWRP0</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569c06e656e1357d42d9548ef266659">FLASH_WRP0_nWRP0_Msk</a></td></tr>
<tr class="separator:gaff06814ffdd40e0f41b8abfb58a94533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_ADC_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;(((INSTANCE) == ADC1))</td></tr>
<tr class="separator:ga2204b62b378bcf08b3b9006c184c7c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8a5831c786b6b265531b890a194cbe2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_ADC_COMMON_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == ADC1_COMMON)</td></tr>
<tr class="separator:gad8a5831c786b6b265531b890a194cbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa088d7869d4bac4f4e56d1e8fd19d928"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_ADC_DMA_CAPABILITY_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == ADC1)</td></tr>
<tr class="separator:gaa088d7869d4bac4f4e56d1e8fd19d928"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_CRC_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == CRC)</td></tr>
<tr class="separator:gaa514941a7f02f65eb27450c05e4e8dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40beb02b397c5f47e22a83fc28034afe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_DMA_ALL_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga40beb02b397c5f47e22a83fc28034afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga783626dd2431afebea836a102e318957"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_GPIO_ALL_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga783626dd2431afebea836a102e318957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_GPIO_AF_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;IS_GPIO_ALL_INSTANCE(INSTANCE)</td></tr>
<tr class="separator:ga9d2e0c4bb80b983730a3a5d98d56f535"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa84537785f7bf8425db6e392187ea2e6"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_GPIO_LOCK_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;IS_GPIO_ALL_INSTANCE(INSTANCE)</td></tr>
<tr class="separator:gaa84537785f7bf8425db6e392187ea2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_I2C_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == I2C1)</td></tr>
<tr class="separator:gacdf0149a4e8c41a6814c13613c38a6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85b79d63f4643c0de9a7519290a0eceb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_SMBUS_ALL_INSTANCE</b>&#160;&#160;&#160;IS_I2C_ALL_INSTANCE</td></tr>
<tr class="separator:ga85b79d63f4643c0de9a7519290a0eceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_IWDG_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == IWDG)</td></tr>
<tr class="separator:gad9ec4c52f0572ee67d043e006f1d5e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_SPI_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == SPI1)</td></tr>
<tr class="separator:ga59c7619a86c03df3ebeb4bd8aaef982c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba506eb03409b21388d7c5a6401a4f98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gaba506eb03409b21388d7c5a6401a4f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ADVANCED_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga7e85353dbe9dc9d80ad06f0b935c12e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CC1_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga0c02efc77b1bfb640d7f6593f58ad464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CC2_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga6ef84d278cf917c7e420b94687b39c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CC3_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga0c37cb8f925fd43622cce7a4c00fd95e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae72b7182a73d81c33196265b31091c07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CC4_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gae72b7182a73d81c33196265b31091c07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ca20886f56bf7611ad511433b9caade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga0ca20886f56bf7611ad511433b9caade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga7beb8f84094e6a1567d10177cc4fdae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCKSOURCE_TIX_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gacbd23fd1f9f73dc249b16c89131a671c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCKSOURCE_ITRX_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga57882c3c75fddf0ccf0c6ecf99b3d3df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf2abf939c55a4c8284c184735accdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_OCXREF_CLEAR_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga7bf2abf939c55a4c8284c184735accdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb14170c4996e004849647d8cb626402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ENCODER_INTERFACE_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gacb14170c4996e004849647d8cb626402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e06388143bb7bb111c78a3686dd753a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_XOR_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga6e06388143bb7bb111c78a3686dd753a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98104b1522d066b0c20205ca179d0eba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_MASTER_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga98104b1522d066b0c20205ca179d0eba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_SLAVE_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga3ba7d4187dba8dfb4ffd610312e8af14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMABURST_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga1ed43d4e9823446a1b9d43afc452f42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68b8d9ca22720c9034753c604d83500d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_BREAK_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga68b8d9ca22720c9034753c604d83500d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6517a51ea79512a42bc53c718a77f18e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CCX_INSTANCE</b>(INSTANCE,  CHANNEL)</td></tr>
<tr class="separator:ga6517a51ea79512a42bc53c718a77f18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CCXN_INSTANCE</b>(INSTANCE,  CHANNEL)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga7181cfd1649c4e65e24b7c863e94a54f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_COUNTER_MODE_SELECT_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gaac0e3e7e7a18fd8eb81734b2baf9e3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b470612fd4c4e29fb985247056b1e07"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_REPETITION_COUNTER_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga3b470612fd4c4e29fb985247056b1e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_CLOCK_DIVISION_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gac54b9f42e8ab07c41abe7d96d13d698a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad51d77b3bcc12a3a5c308d727b561371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMA_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gad51d77b3bcc12a3a5c308d727b561371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80a186286ce3daa92249a8d52111aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_DMA_CC_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gad80a186286ce3daa92249a8d52111aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f61206c3c8b20784f9d237dce300afd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_COMMUTATION_EVENT_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:ga5f61206c3c8b20784f9d237dce300afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71942c3817f1a893ef84fefe69496b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_ETR_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gac71942c3817f1a893ef84fefe69496b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga979ea18ba0931f5ed15cc2f3ac84794b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac41867bf288927ff8ff10a85e67a591b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_TIM_32B_COUNTER_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;0U</td></tr>
<tr class="separator:gac41867bf288927ff8ff10a85e67a591b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbce654f84a7c994817453695ac91cbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_USART_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gafbce654f84a7c994817453695ac91cbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gacbd2efab4cd39d4867c4dbeacb87e84b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_HALFDUPLEX_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga69c4aa0c561c4c39c621710fbbb0cb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_LIN_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga7d2763df993c77cfa6e249ec7bc80482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_HWFLOW_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gaf9a11d0720f3efa780126414a4ac50ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2734c105403831749ccb34eeb058988"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_SMARTCARD_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gab2734c105403831749ccb34eeb058988"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ae6698dc54d8441fce553a65bf5429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_IRDA_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga98ae6698dc54d8441fce553a65bf5429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa814dadfb961c5b8f8db363e249f2313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_MULTIPROCESSOR_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:gaa814dadfb961c5b8f8db363e249f2313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga593805f0b99f2637ccc659d640700617"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_UART_DMA_INSTANCE</b>(INSTANCE)</td></tr>
<tr class="separator:ga593805f0b99f2637ccc659d640700617"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4230e8bd4d88adc4250f041d67375ce"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_RTC_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == RTC)</td></tr>
<tr class="separator:gab4230e8bd4d88adc4250f041d67375ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a8aaec233e19987232455643a04d6f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_WWDG_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == WWDG)</td></tr>
<tr class="separator:gac2a8aaec233e19987232455643a04d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaf663c55446f04fa69ee912b8890b32"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IS_PCD_ALL_INSTANCE</b>(INSTANCE)&#160;&#160;&#160;((INSTANCE) == USB)</td></tr>
<tr class="separator:gadaf663c55446f04fa69ee912b8890b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9882b19500d8f514fa6d252b7c25960"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSE_MIN</b>&#160;&#160;&#160;4000000U</td></tr>
<tr class="separator:gad9882b19500d8f514fa6d252b7c25960"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2515efe7dad3d4732efadaae74202124"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_HSE_MAX</b>&#160;&#160;&#160;16000000U</td></tr>
<tr class="separator:ga2515efe7dad3d4732efadaae74202124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aeea283003a2c787227347087b5b1f"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_MAX_FREQUENCY</b>&#160;&#160;&#160;72000000U</td></tr>
<tr class="separator:ga08aeea283003a2c787227347087b5b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac95a17672db11706ea2fcbae24a22ffb"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_2_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a></td></tr>
<tr class="separator:gac95a17672db11706ea2fcbae24a22ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cf08d17feae0f586b1a6aaf0d6c36d"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CEC_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a></td></tr>
<tr class="separator:gaf0cf08d17feae0f586b1a6aaf0d6c36d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf315fc723ea4d21a9e79d8d3d20437e9"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTG_FS_WKUP_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a></td></tr>
<tr class="separator:gaf315fc723ea4d21a9e79d8d3d20437e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac316ee3153abd9eb03c66d97e779ddd"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_HP_CAN1_TX_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a></td></tr>
<tr class="separator:gaac316ee3153abd9eb03c66d97e779ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2601e7e96ae0820e1c9c6891d654ed6c"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1_TX_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a></td></tr>
<tr class="separator:ga2601e7e96ae0820e1c9c6891d654ed6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7dffc92c171e414eb981fa219aa38f3"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1_RX0_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a></td></tr>
<tr class="separator:gac7dffc92c171e414eb981fa219aa38f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d7300df567745fac1931f12e0d2d563"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_LP_CAN1_RX0_IRQn</b>&#160;&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a></td></tr>
<tr class="separator:ga7d7300df567745fac1931f12e0d2d563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ADC1_2_IRQHandler</b>&#160;&#160;&#160;ADC1_IRQHandler</td></tr>
<tr class="separator:gabc7315be5ac997b8f347fe1e22f58adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac468e8a06613c37d2b6f05fe21c2777"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CEC_IRQHandler</b>&#160;&#160;&#160;USBWakeUp_IRQHandler</td></tr>
<tr class="separator:gaac468e8a06613c37d2b6f05fe21c2777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTG_FS_WKUP_IRQHandler</b>&#160;&#160;&#160;USBWakeUp_IRQHandler</td></tr>
<tr class="separator:ga8d10057f3ad0cec6a12f2f593ef8e4c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf66d2aa1abc9dc5a7d682eec529a45"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_HP_CAN1_TX_IRQHandler</b>&#160;&#160;&#160;USB_HP_IRQHandler</td></tr>
<tr class="separator:gabaf66d2aa1abc9dc5a7d682eec529a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1_TX_IRQHandler</b>&#160;&#160;&#160;USB_HP_IRQHandler</td></tr>
<tr class="separator:ga4fdbecfed2cdeadfec6210f7ec510fbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40873fbdcb268642576f45babaad5c2e"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CAN1_RX0_IRQHandler</b>&#160;&#160;&#160;USB_LP_IRQHandler</td></tr>
<tr class="separator:ga40873fbdcb268642576f45babaad5c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7ceb2996902190a3f28e169e247f5b"><td class="memItemLeft" align="right" valign="top">
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USB_LP_CAN1_RX0_IRQHandler</b>&#160;&#160;&#160;USB_LP_IRQHandler</td></tr>
<tr class="separator:ga3c7ceb2996902190a3f28e169e247f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a> { <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a> = 42
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e">TIM1_BRK_TIM15_IRQn</a> = 24
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646">TIM1_UP_TIM16_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c">TIM1_TRG_COM_TIM17_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a89f6adffcb926f8a420923833e3cbc7b">CEC_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787">TIM12_IRQn</a> = 43
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a">TIM13_IRQn</a> = 44
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 45
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45">TIM6_DAC_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a> = 26
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a7154e3b4ac190ef2ad83ef2f51fd0787">TIM12_IRQn</a> = 43
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a80f2859ba927482198af10dadcc9138a">TIM13_IRQn</a> = 44
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a> = 45
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a34f5005b5e508c84906c6f951f31c1bb">ADC1_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa1340f31ba333994815917c9cb9fee76">USB_HP_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a439338b15222bd9bb6c01c31ee63afec">USB_LP_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a">TIM8_BRK_IRQn</a> = 43
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9">TIM8_UP_IRQn</a> = 44
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb">TIM8_TRG_COM_IRQn</a> = 45
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6baa609f83561f41f7715ff14eeb7d0f">USB_HP_CAN1_TX_IRQn</a> = 19
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a44d80f3b50a6e2526b806ddc87c4ce86">USB_LP_CAN1_RX0_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab35b4ce63cfb11453f84a3695c6df368">TIM1_BRK_TIM9_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3879e49013035601e17f83a51e0829f">TIM1_UP_TIM10_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a744bdceb8eface6ff57dd036e608e">TIM1_TRG_COM_TIM11_IRQn</a> = 26
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ad262973688511beafcd1312ce78357">USBWakeUp_IRQn</a> = 42
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3e01328006d19f7d32354271b9f61dce">TIM8_BRK_TIM12_IRQn</a> = 43
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa8d8f67a98f24de6f0b36ad6b1f29a7d">TIM8_UP_TIM13_IRQn</a> = 44
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae252b31c3a341acbe9a467e243137307">TIM8_TRG_COM_TIM14_IRQn</a> = 45
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f">TIM8_CC_IRQn</a> = 46
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16">ADC3_IRQn</a> = 47
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a70450df88125476d5771f2ff3f562536">FSMC_IRQn</a> = 48
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a16fe70a39348f3f27906dc268b5654e3">SDIO_IRQn</a> = 49
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add23dc52c8ddb402d572fb9347924cc5">DMA2_Channel4_5_IRQn</a> = 59
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a> = -14
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a> = -13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a> = -12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af">BusFault_IRQn</a> = -11
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a> = -10
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a> = -5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a> = -4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a> = -2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a> = -1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a> = 0
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a> = 1
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a> = 2
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a> = 3
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a> = 4
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77">RCC_IRQn</a> = 5
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a> = 6
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a> = 7
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a> = 8
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a> = 9
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a> = 10
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a> = 11
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a> = 12
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a> = 13
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a> = 14
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a> = 15
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a> = 16
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a> = 17
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a">ADC1_2_IRQn</a> = 18
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877">CAN1_TX_IRQn</a> = 19
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5">CAN1_RX0_IRQn</a> = 20
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4">CAN1_RX1_IRQn</a> = 21
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274">CAN1_SCE_IRQn</a> = 22
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52">EXTI9_5_IRQn</a> = 23
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53b88408ead2373e64f39fd0c79fa88f">TIM1_BRK_IRQn</a> = 24
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a78ef1a20c5b8e93cb17bf90afc0c5bd9">TIM1_UP_IRQn</a> = 25
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac50e91f8ec34b86d84dec304e2b61a6c">TIM1_TRG_COM_IRQn</a> = 26
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9">TIM1_CC_IRQn</a> = 27
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a> = 28
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a> = 29
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a> = 30
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751">I2C1_EV_IRQn</a> = 31
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34">I2C1_ER_IRQn</a> = 32
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804">I2C2_EV_IRQn</a> = 33
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7">I2C2_ER_IRQn</a> = 34
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a> = 35
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a> = 36
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab">USART1_IRQn</a> = 37
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e">USART2_IRQn</a> = 38
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3">USART3_IRQn</a> = 39
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f">EXTI15_10_IRQn</a> = 40
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37">RTC_Alarm_IRQn</a> = 41
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f">OTG_FS_WKUP_IRQn</a> = 42
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a> = 50
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44">SPI3_IRQn</a> = 51
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5">UART4_IRQn</a> = 52
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09">UART5_IRQn</a> = 53
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a> = 54
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a> = 55
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0">DMA2_Channel1_IRQn</a> = 56
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490">DMA2_Channel2_IRQn</a> = 57
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898">DMA2_Channel3_IRQn</a> = 58
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0">DMA2_Channel4_IRQn</a> = 59
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a">DMA2_Channel5_IRQn</a> = 60
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ad71328dd95461b7c55b568cf25966f6a">ETH_IRQn</a> = 61
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a0485578005e12c2e2c0fb253a844ec6f">ETH_WKUP_IRQn</a> = 62
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8af6b8fbc990ac71c8425647bb684788a4">CAN2_TX_IRQn</a> = 63
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a851fd2f2ab1418710e7da80e1bdf348a">CAN2_RX0_IRQn</a> = 64
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8ab5023ff845be31a488ab63a0b8cf2b7a">CAN2_RX1_IRQn</a> = 65
, <br />
&#160;&#160;<a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a56c0b5758f26f31494e74aab9273f9fd">CAN2_SCE_IRQn</a> = 66
, <a class="el" href="group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e">OTG_FS_IRQn</a> = 67
<br />
 }</td></tr>
<tr class="memdesc:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">STM32F10x Interrupt Number Definition, according to the selected device in <a class="el" href="group___library__configuration__section.html">Library_configuration_section</a>.  <a href="group___peripheral__interrupt__number__definition.html#ga7e1129cd8a196f4284d41db3e82ad5c8">More...</a><br /></td></tr>
<tr class="separator:ga7e1129cd8a196f4284d41db3e82ad5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>CMSIS Cortex-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for STM32F1xx devices. <br  />
 </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<p>This file contains:</p><ul>
<li>Data structures and the address mapping for all peripherals</li>
<li>Peripheral's registers declarations and bits definition</li>
<li>Macros to access peripherals registers hardware</li>
</ul>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
