=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01 results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_test.sv dataset_code-complete-iccad2023/Prob121_2014_q3bfsm_ref.sv
Return code: 48

--- stdout ---


--- stderr ---
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:15: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:15: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:17: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:19: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:15: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:22: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:22: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:24: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:26: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:22: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:29: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:29: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:31: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:33: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:29: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:36: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:36: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:38: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:40: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:36: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:43: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:43: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:45: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:47: error: malformed statement
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:43: error: Incomprehensible case expression.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:51: error: Unbased SystemVerilog literal cannot have a size.
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:51: syntax error
results\gemma3_12b_0shot_temp0.0\Prob121_2014_q3bfsm/Prob121_2014_q3bfsm_sample01.sv:51: error: malformed statement
