vce_v2_0_set_dyn_cg	,	F_4
uint64_t	,	T_2
radeon_device	,	V_1
VCE_CLOCK_GATING_A	,	V_14
VCE_CLOCK_GATING_B	,	V_5
CGC_UENC_WAIT_AWAKE	,	V_17
CLOCK_ON_DELAY	,	F_10
VCE_VCPU_CACHE_OFFSET2	,	V_37
sw_cg	,	V_11
CLOCK_ON_DELAY_MASK	,	V_18
u32	,	T_1
tmp	,	V_4
enable	,	V_10
VCE_VCPU_CACHE_OFFSET1	,	V_34
VCE_VCPU_CACHE_OFFSET0	,	V_31
VCE_VCPU_CACHE_SIZE2	,	V_38
VCE_LMI_CACHE_CTRL	,	V_25
VCE_VCPU_CACHE_SIZE1	,	V_35
VCE_VCPU_CACHE_SIZE0	,	V_32
gated	,	V_3
WREG32_P	,	F_13
CGC_CLK_GATE_DLY_TIMER	,	F_8
VCE_LMI_VM_CTRL	,	V_28
size	,	V_23
VCE_LMI_CTRL	,	V_24
VCE_CGTT_CLK_OVERRIDE	,	V_8
vce_v2_0_resume	,	F_12
RADEON_VCE_HEAP_SIZE	,	V_36
CGC_CLK_GATER_OFF_DLY_TIMER	,	F_9
RADEON_VCE_STACK_SIZE	,	V_33
VCE_LMI_CTRL2	,	V_39
WREG32	,	F_3
CGC_CLK_GATER_OFF_DLY_TIMER_MASK	,	V_16
gpu_addr	,	V_22
VCE_SYS_INT_TRAP_INTERRUPT_EN	,	V_41
cg_flags	,	V_12
VCE_SYS_INT_EN	,	V_40
RREG32	,	F_2
RADEON_GPU_PAGE_ALIGN	,	F_14
rdev	,	V_2
vce	,	V_21
vce_v2_0_disable_cg	,	F_5
addr	,	V_20
VCE_LMI_VCPU_CACHE_40BIT_BAR	,	V_29
CLOCK_OFF_DELAY_MASK	,	V_19
vce_v2_0_init_cg	,	F_7
CGC_CLK_GATE_DLY_TIMER_MASK	,	V_15
vce_v2_0_enable_mgcg	,	F_6
vce_fw	,	V_30
VCE_UENC_CLOCK_GATING	,	V_6
RADEON_CG_SUPPORT_VCE_MGCG	,	V_13
uint32_t	,	T_3
vce_v2_0_set_sw_cg	,	F_1
CLOCK_OFF_DELAY	,	F_11
VCE_LMI_SWAP_CNTL	,	V_26
orig	,	V_9
VCE_UENC_REG_CLOCK_GATING	,	V_7
VCE_LMI_SWAP_CNTL1	,	V_27
