<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>PPCInstrInfo.cpp source code [llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>PowerPC</a>/<a href='PPCInstrInfo.cpp.html'>PPCInstrInfo.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- PPCInstrInfo.cpp - PowerPC Instruction Information ----------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the PowerPC implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="PPCInstrInfo.h.html">"PPCInstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="MCTargetDesc/PPCPredicates.h.html">"MCTargetDesc/PPCPredicates.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="PPC.h.html">"PPC.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="PPCHazardRecognizers.h.html">"PPCHazardRecognizers.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="PPCInstrBuilder.h.html">"PPCInstrBuilder.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="PPCMachineFunctionInfo.h.html">"PPCMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="PPCTargetMachine.h.html">"PPCTargetMachine.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/Analysis/AliasAnalysis.h.html">"llvm/Analysis/AliasAnalysis.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineConstantPool.h.html">"llvm/CodeGen/MachineConstantPool.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineMemOperand.h.html">"llvm/CodeGen/MachineMemOperand.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html">"llvm/CodeGen/MachineRegisterInfo.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html">"llvm/CodeGen/PseudoSourceValue.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html">"llvm/CodeGen/RegisterClassInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/CodeGen/RegisterPressure.h.html">"llvm/CodeGen/RegisterPressure.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/CodeGen/ScheduleDAG.h.html">"llvm/CodeGen/ScheduleDAG.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/CodeGen/SlotIndexes.h.html">"llvm/CodeGen/SlotIndexes.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/CodeGen/StackMaps.h.html">"llvm/CodeGen/StackMaps.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/MC/MCAsmInfo.h.html">"llvm/MC/MCAsmInfo.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "ppc-instr-info"</u></td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRMAP_INFO" data-ref="_M/GET_INSTRMAP_INFO">GET_INSTRMAP_INFO</dfn></u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_CTOR_DTOR" data-ref="_M/GET_INSTRINFO_CTOR_DTOR">GET_INSTRINFO_CTOR_DTOR</dfn></u></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html">"PPCGenInstrInfo.inc"</a></u></td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumStoreSPILLVSRRCAsVec = {&quot;ppc-instr-info&quot;, &quot;NumStoreSPILLVSRRCAsVec&quot;, &quot;Number of spillvsrrc spilled to stack as vec&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStoreSPILLVSRRCAsVec" title='NumStoreSPILLVSRRCAsVec' data-ref="NumStoreSPILLVSRRCAsVec" data-ref-filename="NumStoreSPILLVSRRCAsVec">NumStoreSPILLVSRRCAsVec</dfn>,</td></tr>
<tr><th id="53">53</th><td>          <q>"Number of spillvsrrc spilled to stack as vec"</q>);</td></tr>
<tr><th id="54">54</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumStoreSPILLVSRRCAsGpr = {&quot;ppc-instr-info&quot;, &quot;NumStoreSPILLVSRRCAsGpr&quot;, &quot;Number of spillvsrrc spilled to stack as gpr&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumStoreSPILLVSRRCAsGpr" title='NumStoreSPILLVSRRCAsGpr' data-ref="NumStoreSPILLVSRRCAsGpr" data-ref-filename="NumStoreSPILLVSRRCAsGpr">NumStoreSPILLVSRRCAsGpr</dfn>,</td></tr>
<tr><th id="55">55</th><td>          <q>"Number of spillvsrrc spilled to stack as gpr"</q>);</td></tr>
<tr><th id="56">56</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumGPRtoVSRSpill = {&quot;ppc-instr-info&quot;, &quot;NumGPRtoVSRSpill&quot;, &quot;Number of gpr spills to spillvsrrc&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumGPRtoVSRSpill" title='NumGPRtoVSRSpill' data-ref="NumGPRtoVSRSpill" data-ref-filename="NumGPRtoVSRSpill">NumGPRtoVSRSpill</dfn>, <q>"Number of gpr spills to spillvsrrc"</q>);</td></tr>
<tr><th id="57">57</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic CmpIselsConverted = {&quot;ppc-instr-info&quot;, &quot;CmpIselsConverted&quot;, &quot;Number of ISELs that depend on comparison of constants converted&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="CmpIselsConverted" title='CmpIselsConverted' data-ref="CmpIselsConverted" data-ref-filename="CmpIselsConverted">CmpIselsConverted</dfn>,</td></tr>
<tr><th id="58">58</th><td>          <q>"Number of ISELs that depend on comparison of constants converted"</q>);</td></tr>
<tr><th id="59">59</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic MissedConvertibleImmediateInstrs = {&quot;ppc-instr-info&quot;, &quot;MissedConvertibleImmediateInstrs&quot;, &quot;Number of compare-immediate instructions fed by constants&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="MissedConvertibleImmediateInstrs" title='MissedConvertibleImmediateInstrs' data-ref="MissedConvertibleImmediateInstrs" data-ref-filename="MissedConvertibleImmediateInstrs">MissedConvertibleImmediateInstrs</dfn>,</td></tr>
<tr><th id="60">60</th><td>          <q>"Number of compare-immediate instructions fed by constants"</q>);</td></tr>
<tr><th id="61">61</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#169" title="static llvm::Statistic NumRcRotatesConvertedToRcAnd = {&quot;ppc-instr-info&quot;, &quot;NumRcRotatesConvertedToRcAnd&quot;, &quot;Number of record-form rotates converted to record-form andi&quot;}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumRcRotatesConvertedToRcAnd" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd" data-ref-filename="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</dfn>,</td></tr>
<tr><th id="62">62</th><td>          <q>"Number of record-form rotates converted to record-form andi"</q>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><em>static</em> <span class="namespace">cl::</span></td></tr>
<tr><th id="65">65</th><td><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-type='cl::opt&lt;bool&gt;' data-ref="DisableCTRLoopAnal" data-ref-filename="DisableCTRLoopAnal">DisableCTRLoopAnal</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-ppc-ctrloop-analysis"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="66">66</th><td>            <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable analysis for CTR loops"</q>));</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="DisableCmpOpt" title='DisableCmpOpt' data-type='cl::opt&lt;bool&gt;' data-ref="DisableCmpOpt" data-ref-filename="DisableCmpOpt">DisableCmpOpt</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"disable-ppc-cmp-opt"</q>,</td></tr>
<tr><th id="69">69</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Disable compare instruction optimization"</q>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-type='cl::opt&lt;bool&gt;' data-ref="VSXSelfCopyCrash" data-ref-filename="VSXSelfCopyCrash">VSXSelfCopyCrash</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"crash-on-ppc-vsx-self-copy"</q>,</td></tr>
<tr><th id="72">72</th><td><span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Causes the backend to crash instead of generating a nop VSX copy"</q>),</td></tr>
<tr><th id="73">73</th><td><span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="76">76</th><td><dfn class="tu decl def" id="UseOldLatencyCalc" title='UseOldLatencyCalc' data-type='cl::opt&lt;bool&gt;' data-ref="UseOldLatencyCalc" data-ref-filename="UseOldLatencyCalc">UseOldLatencyCalc</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-old-latency-calc"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="77">77</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Use the old (incorrect) instruction latency calculation"</q>));</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>float</em>&gt;</td></tr>
<tr><th id="80">80</th><td>    <dfn class="tu decl def" id="FMARPFactor" title='FMARPFactor' data-type='cl::opt&lt;float&gt;' data-ref="FMARPFactor" data-ref-filename="FMARPFactor">FMARPFactor</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"ppc-fma-rp-factor"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>1.5</var>),</td></tr>
<tr><th id="81">81</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"register pressure factor for the transformations."</q>));</td></tr>
<tr><th id="82">82</th><td></td></tr>
<tr><th id="83">83</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt; <dfn class="tu decl def" id="EnableFMARegPressureReduction" title='EnableFMARegPressureReduction' data-type='cl::opt&lt;bool&gt;' data-ref="EnableFMARegPressureReduction" data-ref-filename="EnableFMARegPressureReduction">EnableFMARegPressureReduction</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="84">84</th><td>    <q>"ppc-fma-rp-reduction"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>, <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>),</td></tr>
<tr><th id="85">85</th><td>    <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"enable register pressure reduce in machine combiner pass."</q>));</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><i>// Pin the vtable to this file.</i></td></tr>
<tr><th id="88">88</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZN4llvm12PPCInstrInfo6anchorEv" title='llvm::PPCInstrInfo::anchor' data-ref="_ZN4llvm12PPCInstrInfo6anchorEv" data-ref-filename="_ZN4llvm12PPCInstrInfo6anchorEv">anchor</dfn>() {}</td></tr>
<tr><th id="89">89</th><td></td></tr>
<tr><th id="90">90</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" title='llvm::PPCInstrInfo::PPCInstrInfo' data-ref="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE" data-ref-filename="_ZN4llvm12PPCInstrInfoC1ERNS_12PPCSubtargetE">PPCInstrInfo</dfn>(<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col1 decl" id="1STI" title='STI' data-type='llvm::PPCSubtarget &amp;' data-ref="1STI" data-ref-filename="1STI">STI</dfn>)</td></tr>
<tr><th id="91">91</th><td>    : <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPCGenInstrInfo" title='llvm::PPCGenInstrInfo' data-ref="llvm::PPCGenInstrInfo" data-ref-filename="llvm..PPCGenInstrInfo">PPCGenInstrInfo</a><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#_ZN4llvm15PPCGenInstrInfoC1Eiiii" title='llvm::PPCGenInstrInfo::PPCGenInstrInfo' data-ref="_ZN4llvm15PPCGenInstrInfoC1Eiiii" data-ref-filename="_ZN4llvm15PPCGenInstrInfoC1Eiiii">(</a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADJCALLSTACKDOWN" title='llvm::PPC::ADJCALLSTACKDOWN' data-ref="llvm::PPC::ADJCALLSTACKDOWN" data-ref-filename="llvm..PPC..ADJCALLSTACKDOWN">ADJCALLSTACKDOWN</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADJCALLSTACKUP" title='llvm::PPC::ADJCALLSTACKUP' data-ref="llvm::PPC::ADJCALLSTACKUP" data-ref-filename="llvm..PPC..ADJCALLSTACKUP">ADJCALLSTACKUP</a>,</td></tr>
<tr><th id="92">92</th><td>                      <i>/* CatchRetOpcode */</i> -<var>1</var>,</td></tr>
<tr><th id="93">93</th><td>                      <a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BLR8" title='llvm::PPC::BLR8' data-ref="llvm::PPC::BLR8" data-ref-filename="llvm..PPC..BLR8">BLR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BLR" title='llvm::PPC::BLR' data-ref="llvm::PPC::BLR" data-ref-filename="llvm..PPC..BLR">BLR</a>),</td></tr>
<tr><th id="94">94</th><td>      <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>(<a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>), <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" title='llvm::PPCRegisterInfo::PPCRegisterInfo' data-ref="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE" data-ref-filename="_ZN4llvm15PPCRegisterInfoC1ERKNS_16PPCTargetMachineE">(</a><a class="local col1 ref" href="#1STI" title='STI' data-ref="1STI" data-ref-filename="1STI">STI</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getTargetMachineEv" title='llvm::PPCSubtarget::getTargetMachine' data-ref="_ZNK4llvm12PPCSubtarget16getTargetMachineEv" data-ref-filename="_ZNK4llvm12PPCSubtarget16getTargetMachineEv">getTargetMachine</a>()) {}</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td><i class="doc">/// CreateTargetHazardRecognizer - Return the hazard recognizer to use for</i></td></tr>
<tr><th id="97">97</th><td><i class="doc">/// this target when scheduling the DAG.</i></td></tr>
<tr><th id="98">98</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="99">99</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSubtargetInfo" title='llvm::TargetSubtargetInfo' data-ref="llvm::TargetSubtargetInfo" data-ref-filename="llvm..TargetSubtargetInfo">TargetSubtargetInfo</a> *<dfn class="local col2 decl" id="2STI" title='STI' data-type='const llvm::TargetSubtargetInfo *' data-ref="2STI" data-ref-filename="2STI">STI</dfn>,</td></tr>
<tr><th id="100">100</th><td>                                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col3 decl" id="3DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="3DAG" data-ref-filename="3DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="101">101</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="4Directive" title='Directive' data-type='unsigned int' data-ref="4Directive" data-ref-filename="4Directive">Directive</dfn> =</td></tr>
<tr><th id="102">102</th><td>      <b>static_cast</b>&lt;<em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> *&gt;(<a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI" data-ref-filename="2STI">STI</a>)-&gt;<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" title='llvm::PPCSubtarget::getCPUDirective' data-ref="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" data-ref-filename="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv">getCPUDirective</a>();</td></tr>
<tr><th id="103">103</th><td>  <b>if</b> (<a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive" data-ref-filename="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_440" title='llvm::PPC::DIR_440' data-ref="llvm::PPC::DIR_440" data-ref-filename="llvm..PPC..DIR_440">DIR_440</a> || <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive" data-ref-filename="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_A2" title='llvm::PPC::DIR_A2' data-ref="llvm::PPC::DIR_A2" data-ref-filename="llvm..PPC..DIR_A2">DIR_A2</a> ||</td></tr>
<tr><th id="104">104</th><td>      <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive" data-ref-filename="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E500mc" title='llvm::PPC::DIR_E500mc' data-ref="llvm::PPC::DIR_E500mc" data-ref-filename="llvm..PPC..DIR_E500mc">DIR_E500mc</a> || <a class="local col4 ref" href="#4Directive" title='Directive' data-ref="4Directive" data-ref-filename="4Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500" data-ref-filename="llvm..PPC..DIR_E5500">DIR_E5500</a>) {</td></tr>
<tr><th id="105">105</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col5 decl" id="5II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="5II" data-ref-filename="5II">II</dfn> =</td></tr>
<tr><th id="106">106</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> *&gt;(<a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI" data-ref-filename="2STI">STI</a>)-&gt;<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget21getInstrItineraryDataEv" title='llvm::PPCSubtarget::getInstrItineraryData' data-ref="_ZNK4llvm12PPCSubtarget21getInstrItineraryDataEv" data-ref-filename="_ZNK4llvm12PPCSubtarget21getInstrItineraryDataEv">getInstrItineraryData</a>();</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer" data-ref-filename="llvm..ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref fn" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" data-ref-filename="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col5 ref" href="#5II" title='II' data-ref="5II" data-ref-filename="5II">II</a>, <a class="local col3 ref" href="#3DAG" title='DAG' data-ref="3DAG" data-ref-filename="3DAG">DAG</a>);</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" title='llvm::TargetInstrInfo::CreateTargetHazardRecognizer' data-ref="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm15TargetInstrInfo28CreateTargetHazardRecognizerEPKNS_19TargetSubtargetInfoEPKNS_11ScheduleDAGE">CreateTargetHazardRecognizer</a>(<a class="local col2 ref" href="#2STI" title='STI' data-ref="2STI" data-ref-filename="2STI">STI</a>, <a class="local col3 ref" href="#3DAG" title='DAG' data-ref="3DAG" data-ref-filename="3DAG">DAG</a>);</td></tr>
<tr><th id="111">111</th><td>}</td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><i class="doc">/// CreateTargetPostRAHazardRecognizer - Return the postRA hazard recognizer</i></td></tr>
<tr><th id="114">114</th><td><i class="doc">/// to use for this target when scheduling the DAG.</i></td></tr>
<tr><th id="115">115</th><td><a class="type" href="../../../include/llvm/CodeGen/ScheduleHazardRecognizer.h.html#llvm::ScheduleHazardRecognizer" title='llvm::ScheduleHazardRecognizer' data-ref="llvm::ScheduleHazardRecognizer" data-ref-filename="llvm..ScheduleHazardRecognizer">ScheduleHazardRecognizer</a> *</td></tr>
<tr><th id="116">116</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCInstrInfo::CreateTargetPostRAHazardRecognizer' data-ref="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZNK4llvm12PPCInstrInfo34CreateTargetPostRAHazardRecognizerEPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">CreateTargetPostRAHazardRecognizer</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col6 decl" id="6II" title='II' data-type='const llvm::InstrItineraryData *' data-ref="6II" data-ref-filename="6II">II</dfn>,</td></tr>
<tr><th id="117">117</th><td>                                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG" title='llvm::ScheduleDAG' data-ref="llvm::ScheduleDAG" data-ref-filename="llvm..ScheduleDAG">ScheduleDAG</a> *<dfn class="local col7 decl" id="7DAG" title='DAG' data-type='const llvm::ScheduleDAG *' data-ref="7DAG" data-ref-filename="7DAG">DAG</dfn>) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="8Directive" title='Directive' data-type='unsigned int' data-ref="8Directive" data-ref-filename="8Directive">Directive</dfn> =</td></tr>
<tr><th id="119">119</th><td>      <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG" data-ref-filename="7DAG">DAG</a>-&gt;<a class="ref field" href="../../../include/llvm/CodeGen/ScheduleDAG.h.html#llvm::ScheduleDAG::MF" title='llvm::ScheduleDAG::MF' data-ref="llvm::ScheduleDAG::MF" data-ref-filename="llvm..ScheduleDAG..MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" title='llvm::PPCSubtarget::getCPUDirective' data-ref="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" data-ref-filename="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv">getCPUDirective</a>();</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <i>// FIXME: Leaving this as-is until we have POWER9 scheduling info</i></td></tr>
<tr><th id="122">122</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7" data-ref-filename="llvm..PPC..DIR_PWR7">DIR_PWR7</a> || <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> == <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8" data-ref-filename="llvm..PPC..DIR_PWR8">DIR_PWR8</a>)</td></tr>
<tr><th id="123">123</th><td>    <b>return</b> <b>new</b> <a class="type" href="PPCHazardRecognizers.h.html#llvm::PPCDispatchGroupSBHazardRecognizer" title='llvm::PPCDispatchGroupSBHazardRecognizer' data-ref="llvm::PPCDispatchGroupSBHazardRecognizer" data-ref-filename="llvm..PPCDispatchGroupSBHazardRecognizer">PPCDispatchGroupSBHazardRecognizer</a><a class="ref fn" href="PPCHazardRecognizers.h.html#_ZN4llvm34PPCDispatchGroupSBHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" title='llvm::PPCDispatchGroupSBHazardRecognizer::PPCDispatchGroupSBHazardRecognizer' data-ref="_ZN4llvm34PPCDispatchGroupSBHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE" data-ref-filename="_ZN4llvm34PPCDispatchGroupSBHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGE">(</a><a class="local col6 ref" href="#6II" title='II' data-ref="6II" data-ref-filename="6II">II</a>, <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG" data-ref-filename="7DAG">DAG</a>);</td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td>  <i>// Most subtargets use a PPC970 recognizer.</i></td></tr>
<tr><th id="126">126</th><td>  <b>if</b> (<a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_440" title='llvm::PPC::DIR_440' data-ref="llvm::PPC::DIR_440" data-ref-filename="llvm..PPC..DIR_440">DIR_440</a> &amp;&amp; <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_A2" title='llvm::PPC::DIR_A2' data-ref="llvm::PPC::DIR_A2" data-ref-filename="llvm..PPC..DIR_A2">DIR_A2</a> &amp;&amp;</td></tr>
<tr><th id="127">127</th><td>      <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E500mc" title='llvm::PPC::DIR_E500mc' data-ref="llvm::PPC::DIR_E500mc" data-ref-filename="llvm..PPC..DIR_E500mc">DIR_E500mc</a> &amp;&amp; <a class="local col8 ref" href="#8Directive" title='Directive' data-ref="8Directive" data-ref-filename="8Directive">Directive</a> != <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500" data-ref-filename="llvm..PPC..DIR_E5500">DIR_E5500</a>) {</td></tr>
<tr><th id="128">128</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DAG-&gt;TII &amp;&amp; <q>"No InstrInfo?"</q>);</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td>    <b>return</b> <b>new</b> <a class="type" href="PPCHazardRecognizers.h.html#llvm::PPCHazardRecognizer970" title='llvm::PPCHazardRecognizer970' data-ref="llvm::PPCHazardRecognizer970" data-ref-filename="llvm..PPCHazardRecognizer970">PPCHazardRecognizer970</a><a class="ref fn" href="PPCHazardRecognizers.h.html#_ZN4llvm22PPCHazardRecognizer970C1ERKNS_11ScheduleDAGE" title='llvm::PPCHazardRecognizer970::PPCHazardRecognizer970' data-ref="_ZN4llvm22PPCHazardRecognizer970C1ERKNS_11ScheduleDAGE" data-ref-filename="_ZN4llvm22PPCHazardRecognizer970C1ERKNS_11ScheduleDAGE">(</a>*<a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG" data-ref-filename="7DAG">DAG</a>);</td></tr>
<tr><th id="131">131</th><td>  }</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>return</b> <b>new</b> <a class="type" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#llvm::ScoreboardHazardRecognizer" title='llvm::ScoreboardHazardRecognizer' data-ref="llvm::ScoreboardHazardRecognizer" data-ref-filename="llvm..ScoreboardHazardRecognizer">ScoreboardHazardRecognizer</a><a class="ref fn" href="../../../include/llvm/CodeGen/ScoreboardHazardRecognizer.h.html#_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" title='llvm::ScoreboardHazardRecognizer::ScoreboardHazardRecognizer' data-ref="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc" data-ref-filename="_ZN4llvm26ScoreboardHazardRecognizerC1EPKNS_18InstrItineraryDataEPKNS_11ScheduleDAGEPKc">(</a><a class="local col6 ref" href="#6II" title='II' data-ref="6II" data-ref-filename="6II">II</a>, <a class="local col7 ref" href="#7DAG" title='DAG' data-ref="7DAG" data-ref-filename="7DAG">DAG</a>);</td></tr>
<tr><th id="134">134</th><td>}</td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col9 decl" id="9ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="9ItinData" data-ref-filename="9ItinData">ItinData</dfn>,</td></tr>
<tr><th id="137">137</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="10MI" data-ref-filename="10MI">MI</dfn>,</td></tr>
<tr><th id="138">138</th><td>                                       <em>unsigned</em> *<dfn class="local col1 decl" id="11PredCost" title='PredCost' data-type='unsigned int *' data-ref="11PredCost" data-ref-filename="11PredCost">PredCost</dfn>) <em>const</em> {</td></tr>
<tr><th id="139">139</th><td>  <b>if</b> (!<a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData" data-ref-filename="9ItinData">ItinData</a> || <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#UseOldLatencyCalc" title='UseOldLatencyCalc' data-use='m' data-ref="UseOldLatencyCalc" data-ref-filename="UseOldLatencyCalc">UseOldLatencyCalc</a>)</td></tr>
<tr><th id="140">140</th><td>    <b>return</b> <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPCGenInstrInfo" title='llvm::PPCGenInstrInfo' data-ref="llvm::PPCGenInstrInfo" data-ref-filename="llvm..PPCGenInstrInfo">PPCGenInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::TargetInstrInfo::getInstrLatency' data-ref="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm15TargetInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData" data-ref-filename="9ItinData">ItinData</a>, <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI" data-ref-filename="10MI">MI</a>, <a class="local col1 ref" href="#11PredCost" title='PredCost' data-ref="11PredCost" data-ref-filename="11PredCost">PredCost</a>);</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td>  <i>// The default implementation of getInstrLatency calls getStageLatency, but</i></td></tr>
<tr><th id="143">143</th><td><i>  // getStageLatency does not do the right thing for us. While we have</i></td></tr>
<tr><th id="144">144</th><td><i>  // itinerary, most cores are fully pipelined, and so the itineraries only</i></td></tr>
<tr><th id="145">145</th><td><i>  // express the first part of the pipeline, not every stage. Instead, we need</i></td></tr>
<tr><th id="146">146</th><td><i>  // to use the listed output operand cycle number (using operand 0 here, which</i></td></tr>
<tr><th id="147">147</th><td><i>  // is an output).</i></td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="12Latency" title='Latency' data-type='unsigned int' data-ref="12Latency" data-ref-filename="12Latency">Latency</dfn> = <var>1</var>;</td></tr>
<tr><th id="150">150</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="13DefClass" title='DefClass' data-type='unsigned int' data-ref="13DefClass" data-ref-filename="13DefClass">DefClass</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI" data-ref-filename="10MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc13getSchedClassEv" title='llvm::MCInstrDesc::getSchedClass' data-ref="_ZNK4llvm11MCInstrDesc13getSchedClassEv" data-ref-filename="_ZNK4llvm11MCInstrDesc13getSchedClassEv">getSchedClass</a>();</td></tr>
<tr><th id="151">151</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14i" title='i' data-type='unsigned int' data-ref="14i" data-ref-filename="14i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="15e" title='e' data-type='unsigned int' data-ref="15e" data-ref-filename="15e">e</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI" data-ref-filename="10MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a> != <a class="local col5 ref" href="#15e" title='e' data-ref="15e" data-ref-filename="15e">e</a>; ++<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>) {</td></tr>
<tr><th id="152">152</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="16MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="16MO" data-ref-filename="16MO">MO</dfn> = <a class="local col0 ref" href="#10MI" title='MI' data-ref="10MI" data-ref-filename="10MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>);</td></tr>
<tr><th id="153">153</th><td>    <b>if</b> (!<a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO" data-ref-filename="16MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO" data-ref-filename="16MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() || <a class="local col6 ref" href="#16MO" title='MO' data-ref="16MO" data-ref-filename="16MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="154">154</th><td>      <b>continue</b>;</td></tr>
<tr><th id="155">155</th><td></td></tr>
<tr><th id="156">156</th><td>    <em>int</em> <dfn class="local col7 decl" id="17Cycle" title='Cycle' data-type='int' data-ref="17Cycle" data-ref-filename="17Cycle">Cycle</dfn> = <a class="local col9 ref" href="#9ItinData" title='ItinData' data-ref="9ItinData" data-ref-filename="9ItinData">ItinData</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrItineraries.h.html#_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" title='llvm::InstrItineraryData::getOperandCycle' data-ref="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj" data-ref-filename="_ZNK4llvm18InstrItineraryData15getOperandCycleEjj">getOperandCycle</a>(<a class="local col3 ref" href="#13DefClass" title='DefClass' data-ref="13DefClass" data-ref-filename="13DefClass">DefClass</a>, <a class="local col4 ref" href="#14i" title='i' data-ref="14i" data-ref-filename="14i">i</a>);</td></tr>
<tr><th id="157">157</th><td>    <b>if</b> (<a class="local col7 ref" href="#17Cycle" title='Cycle' data-ref="17Cycle" data-ref-filename="17Cycle">Cycle</a> &lt; <var>0</var>)</td></tr>
<tr><th id="158">158</th><td>      <b>continue</b>;</td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td>    <a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency" data-ref-filename="12Latency">Latency</a> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency" data-ref-filename="12Latency">Latency</a>, (<em>unsigned</em>) <a class="local col7 ref" href="#17Cycle" title='Cycle' data-ref="17Cycle" data-ref-filename="17Cycle">Cycle</a>);</td></tr>
<tr><th id="161">161</th><td>  }</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <a class="local col2 ref" href="#12Latency" title='Latency' data-ref="12Latency" data-ref-filename="12Latency">Latency</a>;</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>int</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::PPCInstrInfo::getOperandLatency' data-ref="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrItineraries.h.html#llvm::InstrItineraryData" title='llvm::InstrItineraryData' data-ref="llvm::InstrItineraryData" data-ref-filename="llvm..InstrItineraryData">InstrItineraryData</a> *<dfn class="local col8 decl" id="18ItinData" title='ItinData' data-type='const llvm::InstrItineraryData *' data-ref="18ItinData" data-ref-filename="18ItinData">ItinData</dfn>,</td></tr>
<tr><th id="167">167</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="19DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="20DefIdx" title='DefIdx' data-type='unsigned int' data-ref="20DefIdx" data-ref-filename="20DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="168">168</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="21UseMI" data-ref-filename="21UseMI">UseMI</dfn>,</td></tr>
<tr><th id="169">169</th><td>                                    <em>unsigned</em> <dfn class="local col2 decl" id="22UseIdx" title='UseIdx' data-type='unsigned int' data-ref="22UseIdx" data-ref-filename="22UseIdx">UseIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="170">170</th><td>  <em>int</em> <dfn class="local col3 decl" id="23Latency" title='Latency' data-type='int' data-ref="23Latency" data-ref-filename="23Latency">Latency</dfn> = <a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPCGenInstrInfo" title='llvm::PPCGenInstrInfo' data-ref="llvm::PPCGenInstrInfo" data-ref-filename="llvm..PPCGenInstrInfo">PPCGenInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" title='llvm::TargetInstrInfo::getOperandLatency' data-ref="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j" data-ref-filename="_ZNK4llvm15TargetInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEjS6_j">getOperandLatency</a>(<a class="local col8 ref" href="#18ItinData" title='ItinData' data-ref="18ItinData" data-ref-filename="18ItinData">ItinData</a>, <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</a>, <a class="local col0 ref" href="#20DefIdx" title='DefIdx' data-ref="20DefIdx" data-ref-filename="20DefIdx">DefIdx</a>,</td></tr>
<tr><th id="171">171</th><td>                                                   <a class="local col1 ref" href="#21UseMI" title='UseMI' data-ref="21UseMI" data-ref-filename="21UseMI">UseMI</a>, <a class="local col2 ref" href="#22UseIdx" title='UseIdx' data-ref="22UseIdx" data-ref-filename="22UseIdx">UseIdx</a>);</td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td>  <b>if</b> (!<a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="174">174</th><td>    <b>return</b> <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency" data-ref-filename="23Latency">Latency</a>;</td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="24DefMO" title='DefMO' data-type='const llvm::MachineOperand &amp;' data-ref="24DefMO" data-ref-filename="24DefMO">DefMO</dfn> = <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#20DefIdx" title='DefIdx' data-ref="20DefIdx" data-ref-filename="20DefIdx">DefIdx</a>);</td></tr>
<tr><th id="177">177</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="25Reg" title='Reg' data-type='llvm::Register' data-ref="25Reg" data-ref-filename="25Reg">Reg</dfn> = <a class="local col4 ref" href="#24DefMO" title='DefMO' data-ref="24DefMO" data-ref-filename="24DefMO">DefMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>bool</em> <dfn class="local col6 decl" id="26IsRegCR" title='IsRegCR' data-type='bool' data-ref="26IsRegCR" data-ref-filename="26IsRegCR">IsRegCR</dfn>;</td></tr>
<tr><th id="180">180</th><td>  <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>)) {</td></tr>
<tr><th id="181">181</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="27MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="27MRI" data-ref-filename="27MRI">MRI</dfn> =</td></tr>
<tr><th id="182">182</th><td>        &amp;<a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="183">183</th><td>    <a class="local col6 ref" href="#26IsRegCR" title='IsRegCR' data-ref="26IsRegCR" data-ref-filename="26IsRegCR">IsRegCR</a> = <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI" data-ref-filename="27MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>) ||</td></tr>
<tr><th id="184">184</th><td>              <a class="local col7 ref" href="#27MRI" title='MRI' data-ref="27MRI" data-ref-filename="27MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>);</td></tr>
<tr><th id="185">185</th><td>  } <b>else</b> {</td></tr>
<tr><th id="186">186</th><td>    <a class="local col6 ref" href="#26IsRegCR" title='IsRegCR' data-ref="26IsRegCR" data-ref-filename="26IsRegCR">IsRegCR</a> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>) ||</td></tr>
<tr><th id="187">187</th><td>              <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#25Reg" title='Reg' data-ref="25Reg" data-ref-filename="25Reg">Reg</a>);</td></tr>
<tr><th id="188">188</th><td>  }</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="local col1 ref" href="#21UseMI" title='UseMI' data-ref="21UseMI" data-ref-filename="21UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <a class="local col6 ref" href="#26IsRegCR" title='IsRegCR' data-ref="26IsRegCR" data-ref-filename="26IsRegCR">IsRegCR</a>) {</td></tr>
<tr><th id="191">191</th><td>    <b>if</b> (<a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency" data-ref-filename="23Latency">Latency</a> &lt; <var>0</var>)</td></tr>
<tr><th id="192">192</th><td>      <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency" data-ref-filename="23Latency">Latency</a> = <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" title='llvm::PPCInstrInfo::getInstrLatency' data-ref="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getInstrLatencyEPKNS_18InstrItineraryDataERKNS_12MachineInstrEPj">getInstrLatency</a>(<a class="local col8 ref" href="#18ItinData" title='ItinData' data-ref="18ItinData" data-ref-filename="18ItinData">ItinData</a>, <a class="local col9 ref" href="#19DefMI" title='DefMI' data-ref="19DefMI" data-ref-filename="19DefMI">DefMI</a>);</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>    <i>// On some cores, there is an additional delay between writing to a condition</i></td></tr>
<tr><th id="195">195</th><td><i>    // register, and using it from a branch.</i></td></tr>
<tr><th id="196">196</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="28Directive" title='Directive' data-type='unsigned int' data-ref="28Directive" data-ref-filename="28Directive">Directive</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" title='llvm::PPCSubtarget::getCPUDirective' data-ref="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" data-ref-filename="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv">getCPUDirective</a>();</td></tr>
<tr><th id="197">197</th><td>    <b>switch</b> (<a class="local col8 ref" href="#28Directive" title='Directive' data-ref="28Directive" data-ref-filename="28Directive">Directive</a>) {</td></tr>
<tr><th id="198">198</th><td>    <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="199">199</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_7400" title='llvm::PPC::DIR_7400' data-ref="llvm::PPC::DIR_7400" data-ref-filename="llvm..PPC..DIR_7400">DIR_7400</a>:</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_750" title='llvm::PPC::DIR_750' data-ref="llvm::PPC::DIR_750" data-ref-filename="llvm..PPC..DIR_750">DIR_750</a>:</td></tr>
<tr><th id="201">201</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_970" title='llvm::PPC::DIR_970' data-ref="llvm::PPC::DIR_970" data-ref-filename="llvm..PPC..DIR_970">DIR_970</a>:</td></tr>
<tr><th id="202">202</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_E5500" title='llvm::PPC::DIR_E5500' data-ref="llvm::PPC::DIR_E5500" data-ref-filename="llvm..PPC..DIR_E5500">DIR_E5500</a>:</td></tr>
<tr><th id="203">203</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR4" title='llvm::PPC::DIR_PWR4' data-ref="llvm::PPC::DIR_PWR4" data-ref-filename="llvm..PPC..DIR_PWR4">DIR_PWR4</a>:</td></tr>
<tr><th id="204">204</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR5" title='llvm::PPC::DIR_PWR5' data-ref="llvm::PPC::DIR_PWR5" data-ref-filename="llvm..PPC..DIR_PWR5">DIR_PWR5</a>:</td></tr>
<tr><th id="205">205</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR5X" title='llvm::PPC::DIR_PWR5X' data-ref="llvm::PPC::DIR_PWR5X" data-ref-filename="llvm..PPC..DIR_PWR5X">DIR_PWR5X</a>:</td></tr>
<tr><th id="206">206</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6" title='llvm::PPC::DIR_PWR6' data-ref="llvm::PPC::DIR_PWR6" data-ref-filename="llvm..PPC..DIR_PWR6">DIR_PWR6</a>:</td></tr>
<tr><th id="207">207</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6X" title='llvm::PPC::DIR_PWR6X' data-ref="llvm::PPC::DIR_PWR6X" data-ref-filename="llvm..PPC..DIR_PWR6X">DIR_PWR6X</a>:</td></tr>
<tr><th id="208">208</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7" data-ref-filename="llvm..PPC..DIR_PWR7">DIR_PWR7</a>:</td></tr>
<tr><th id="209">209</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8" data-ref-filename="llvm..PPC..DIR_PWR8">DIR_PWR8</a>:</td></tr>
<tr><th id="210">210</th><td>    <i>// FIXME: Is this needed for POWER9?</i></td></tr>
<tr><th id="211">211</th><td>      <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency" data-ref-filename="23Latency">Latency</a> += <var>2</var>;</td></tr>
<tr><th id="212">212</th><td>      <b>break</b>;</td></tr>
<tr><th id="213">213</th><td>    }</td></tr>
<tr><th id="214">214</th><td>  }</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <b>return</b> <a class="local col3 ref" href="#23Latency" title='Latency' data-ref="23Latency" data-ref-filename="23Latency">Latency</a>;</td></tr>
<tr><th id="217">217</th><td>}</td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i class="doc">/// This is an architecture-specific helper function of reassociateOps.</i></td></tr>
<tr><th id="220">220</th><td><i class="doc">/// Set special operand attributes for new instructions after reassociation.</i></td></tr>
<tr><th id="221">221</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="29OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="29OldMI1" data-ref-filename="29OldMI1">OldMI1</dfn>,</td></tr>
<tr><th id="222">222</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="30OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="30OldMI2" data-ref-filename="30OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="223">223</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="31NewMI1" data-ref-filename="31NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="224">224</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="32NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="32NewMI2" data-ref-filename="32NewMI2">NewMI2</dfn>) <em>const</em> {</td></tr>
<tr><th id="225">225</th><td>  <i>// Propagate FP flags from the original instructions.</i></td></tr>
<tr><th id="226">226</th><td><i>  // But clear poison-generating flags because those may not be valid now.</i></td></tr>
<tr><th id="227">227</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="33IntersectedFlags" title='IntersectedFlags' data-type='uint16_t' data-ref="33IntersectedFlags" data-ref-filename="33IntersectedFlags">IntersectedFlags</dfn> = <a class="local col9 ref" href="#29OldMI1" title='OldMI1' data-ref="29OldMI1" data-ref-filename="29OldMI1">OldMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>() &amp; <a class="local col0 ref" href="#30OldMI2" title='OldMI2' data-ref="30OldMI2" data-ref-filename="30OldMI2">OldMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="228">228</th><td>  <a class="local col1 ref" href="#31NewMI1" title='NewMI1' data-ref="31NewMI1" data-ref-filename="31NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj" data-ref-filename="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="local col3 ref" href="#33IntersectedFlags" title='IntersectedFlags' data-ref="33IntersectedFlags" data-ref-filename="33IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="229">229</th><td>  <a class="local col1 ref" href="#31NewMI1" title='NewMI1' data-ref="31NewMI1" data-ref-filename="31NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="230">230</th><td>  <a class="local col1 ref" href="#31NewMI1" title='NewMI1' data-ref="31NewMI1" data-ref-filename="31NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoUWrap" title='llvm::MachineInstr::NoUWrap' data-ref="llvm::MachineInstr::NoUWrap" data-ref-filename="llvm..MachineInstr..NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="231">231</th><td>  <a class="local col1 ref" href="#31NewMI1" title='NewMI1' data-ref="31NewMI1" data-ref-filename="31NewMI1">NewMI1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IsExact" title='llvm::MachineInstr::IsExact' data-ref="llvm::MachineInstr::IsExact" data-ref-filename="llvm..MachineInstr..IsExact">IsExact</a>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <a class="local col2 ref" href="#32NewMI2" title='NewMI2' data-ref="32NewMI2" data-ref-filename="32NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj" data-ref-filename="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="local col3 ref" href="#33IntersectedFlags" title='IntersectedFlags' data-ref="33IntersectedFlags" data-ref-filename="33IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="234">234</th><td>  <a class="local col2 ref" href="#32NewMI2" title='NewMI2' data-ref="32NewMI2" data-ref-filename="32NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="235">235</th><td>  <a class="local col2 ref" href="#32NewMI2" title='NewMI2' data-ref="32NewMI2" data-ref-filename="32NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoUWrap" title='llvm::MachineInstr::NoUWrap' data-ref="llvm::MachineInstr::NoUWrap" data-ref-filename="llvm..MachineInstr..NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="236">236</th><td>  <a class="local col2 ref" href="#32NewMI2" title='NewMI2' data-ref="32NewMI2" data-ref-filename="32NewMI2">NewMI2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IsExact" title='llvm::MachineInstr::IsExact' data-ref="llvm::MachineInstr::IsExact" data-ref-filename="llvm..MachineInstr..IsExact">IsExact</a>);</td></tr>
<tr><th id="237">237</th><td>}</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="34MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="34MI" data-ref-filename="34MI">MI</dfn>,</td></tr>
<tr><th id="240">240</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="35Flags" title='Flags' data-type='uint16_t' data-ref="35Flags" data-ref-filename="35Flags">Flags</dfn>) <em>const</em> {</td></tr>
<tr><th id="241">241</th><td>  <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8setFlagsEj" title='llvm::MachineInstr::setFlags' data-ref="_ZN4llvm12MachineInstr8setFlagsEj" data-ref-filename="_ZN4llvm12MachineInstr8setFlagsEj">setFlags</a>(<a class="local col5 ref" href="#35Flags" title='Flags' data-ref="35Flags" data-ref-filename="35Flags">Flags</a>);</td></tr>
<tr><th id="242">242</th><td>  <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>);</td></tr>
<tr><th id="243">243</th><td>  <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoUWrap" title='llvm::MachineInstr::NoUWrap' data-ref="llvm::MachineInstr::NoUWrap" data-ref-filename="llvm..MachineInstr..NoUWrap">NoUWrap</a>);</td></tr>
<tr><th id="244">244</th><td>  <a class="local col4 ref" href="#34MI" title='MI' data-ref="34MI" data-ref-filename="34MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" title='llvm::MachineInstr::clearFlag' data-ref="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE" data-ref-filename="_ZN4llvm12MachineInstr9clearFlagENS0_6MIFlagE">clearFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::IsExact" title='llvm::MachineInstr::IsExact' data-ref="llvm::MachineInstr::IsExact" data-ref-filename="llvm..MachineInstr..IsExact">IsExact</a>);</td></tr>
<tr><th id="245">245</th><td>}</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td><i>// This function does not list all associative and commutative operations, but</i></td></tr>
<tr><th id="248">248</th><td><i>// only those worth feeding through the machine combiner in an attempt to</i></td></tr>
<tr><th id="249">249</th><td><i>// reduce the critical path. Mostly, this means floating-point operations,</i></td></tr>
<tr><th id="250">250</th><td><i>// because they have high latencies(&gt;=5) (compared to other operations, such as</i></td></tr>
<tr><th id="251">251</th><td><i>// and/or, which are also associative and commutative, but have low latencies).</i></td></tr>
<tr><th id="252">252</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="36Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="36Inst" data-ref-filename="36Inst">Inst</dfn>) <em>const</em> {</td></tr>
<tr><th id="253">253</th><td>  <b>switch</b> (<a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst" data-ref-filename="36Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="254">254</th><td>  <i>// Floating point:</i></td></tr>
<tr><th id="255">255</th><td><i>  // FP Add:</i></td></tr>
<tr><th id="256">256</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FADD" title='llvm::PPC::FADD' data-ref="llvm::PPC::FADD" data-ref-filename="llvm..PPC..FADD">FADD</a>:</td></tr>
<tr><th id="257">257</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FADDS" title='llvm::PPC::FADDS' data-ref="llvm::PPC::FADDS" data-ref-filename="llvm..PPC..FADDS">FADDS</a>:</td></tr>
<tr><th id="258">258</th><td>  <i>// FP Multiply:</i></td></tr>
<tr><th id="259">259</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMUL" title='llvm::PPC::FMUL' data-ref="llvm::PPC::FMUL" data-ref-filename="llvm..PPC..FMUL">FMUL</a>:</td></tr>
<tr><th id="260">260</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMULS" title='llvm::PPC::FMULS' data-ref="llvm::PPC::FMULS" data-ref-filename="llvm..PPC..FMULS">FMULS</a>:</td></tr>
<tr><th id="261">261</th><td>  <i>// Altivec Add:</i></td></tr>
<tr><th id="262">262</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VADDFP" title='llvm::PPC::VADDFP' data-ref="llvm::PPC::VADDFP" data-ref-filename="llvm..PPC..VADDFP">VADDFP</a>:</td></tr>
<tr><th id="263">263</th><td>  <i>// VSX Add:</i></td></tr>
<tr><th id="264">264</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSADDDP" title='llvm::PPC::XSADDDP' data-ref="llvm::PPC::XSADDDP" data-ref-filename="llvm..PPC..XSADDDP">XSADDDP</a>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVADDDP" title='llvm::PPC::XVADDDP' data-ref="llvm::PPC::XVADDDP" data-ref-filename="llvm..PPC..XVADDDP">XVADDDP</a>:</td></tr>
<tr><th id="266">266</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVADDSP" title='llvm::PPC::XVADDSP' data-ref="llvm::PPC::XVADDSP" data-ref-filename="llvm..PPC..XVADDSP">XVADDSP</a>:</td></tr>
<tr><th id="267">267</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSADDSP" title='llvm::PPC::XSADDSP' data-ref="llvm::PPC::XSADDSP" data-ref-filename="llvm..PPC..XSADDSP">XSADDSP</a>:</td></tr>
<tr><th id="268">268</th><td>  <i>// VSX Multiply:</i></td></tr>
<tr><th id="269">269</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMULDP" title='llvm::PPC::XSMULDP' data-ref="llvm::PPC::XSMULDP" data-ref-filename="llvm..PPC..XSMULDP">XSMULDP</a>:</td></tr>
<tr><th id="270">270</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMULDP" title='llvm::PPC::XVMULDP' data-ref="llvm::PPC::XVMULDP" data-ref-filename="llvm..PPC..XVMULDP">XVMULDP</a>:</td></tr>
<tr><th id="271">271</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMULSP" title='llvm::PPC::XVMULSP' data-ref="llvm::PPC::XVMULSP" data-ref-filename="llvm..PPC..XVMULSP">XVMULSP</a>:</td></tr>
<tr><th id="272">272</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMULSP" title='llvm::PPC::XSMULSP' data-ref="llvm::PPC::XSMULSP" data-ref-filename="llvm..PPC..XSMULSP">XSMULSP</a>:</td></tr>
<tr><th id="273">273</th><td>    <b>return</b> <a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst" data-ref-filename="36Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmReassoc" title='llvm::MachineInstr::FmReassoc' data-ref="llvm::MachineInstr::FmReassoc" data-ref-filename="llvm..MachineInstr..FmReassoc">FmReassoc</a>) &amp;&amp;</td></tr>
<tr><th id="274">274</th><td>           <a class="local col6 ref" href="#36Inst" title='Inst' data-ref="36Inst" data-ref-filename="36Inst">Inst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmNsz" title='llvm::MachineInstr::FmNsz' data-ref="llvm::MachineInstr::FmNsz" data-ref-filename="llvm..MachineInstr..FmNsz">FmNsz</a>);</td></tr>
<tr><th id="275">275</th><td>  <i>// Fixed point:</i></td></tr>
<tr><th id="276">276</th><td><i>  // Multiply:</i></td></tr>
<tr><th id="277">277</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MULHD" title='llvm::PPC::MULHD' data-ref="llvm::PPC::MULHD" data-ref-filename="llvm..PPC..MULHD">MULHD</a>:</td></tr>
<tr><th id="278">278</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MULLD" title='llvm::PPC::MULLD' data-ref="llvm::PPC::MULLD" data-ref-filename="llvm..PPC..MULLD">MULLD</a>:</td></tr>
<tr><th id="279">279</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MULHW" title='llvm::PPC::MULHW' data-ref="llvm::PPC::MULHW" data-ref-filename="llvm..PPC..MULHW">MULHW</a>:</td></tr>
<tr><th id="280">280</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MULLW" title='llvm::PPC::MULLW' data-ref="llvm::PPC::MULLW" data-ref-filename="llvm..PPC..MULLW">MULLW</a>:</td></tr>
<tr><th id="281">281</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="282">282</th><td>  <b>default</b>:</td></tr>
<tr><th id="283">283</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="284">284</th><td>  }</td></tr>
<tr><th id="285">285</th><td>}</td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxFMAInst" data-ref="_M/InfoArrayIdxFMAInst">InfoArrayIdxFMAInst</dfn> 0</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxFAddInst" data-ref="_M/InfoArrayIdxFAddInst">InfoArrayIdxFAddInst</dfn> 1</u></td></tr>
<tr><th id="289">289</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxFMULInst" data-ref="_M/InfoArrayIdxFMULInst">InfoArrayIdxFMULInst</dfn> 2</u></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxAddOpIdx" data-ref="_M/InfoArrayIdxAddOpIdx">InfoArrayIdxAddOpIdx</dfn> 3</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxMULOpIdx" data-ref="_M/InfoArrayIdxMULOpIdx">InfoArrayIdxMULOpIdx</dfn> 4</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/InfoArrayIdxFSubInst" data-ref="_M/InfoArrayIdxFSubInst">InfoArrayIdxFSubInst</dfn> 5</u></td></tr>
<tr><th id="293">293</th><td><i  data-doc="FMAOpIdxInfo">// Array keeps info for FMA instructions:</i></td></tr>
<tr><th id="294">294</th><td><i  data-doc="FMAOpIdxInfo">// Index 0(InfoArrayIdxFMAInst): FMA instruction;</i></td></tr>
<tr><th id="295">295</th><td><i  data-doc="FMAOpIdxInfo">// Index 1(InfoArrayIdxFAddInst): ADD instruction associated with FMA;</i></td></tr>
<tr><th id="296">296</th><td><i  data-doc="FMAOpIdxInfo">// Index 2(InfoArrayIdxFMULInst): MUL instruction associated with FMA;</i></td></tr>
<tr><th id="297">297</th><td><i  data-doc="FMAOpIdxInfo">// Index 3(InfoArrayIdxAddOpIdx): ADD operand index in FMA operands;</i></td></tr>
<tr><th id="298">298</th><td><i  data-doc="FMAOpIdxInfo">// Index 4(InfoArrayIdxMULOpIdx): first MUL operand index in FMA operands;</i></td></tr>
<tr><th id="299">299</th><td><i  data-doc="FMAOpIdxInfo">//                                second MUL operand index is plus 1;</i></td></tr>
<tr><th id="300">300</th><td><i  data-doc="FMAOpIdxInfo">// Index 5(InfoArrayIdxFSubInst): SUB instruction associated with FMA.</i></td></tr>
<tr><th id="301">301</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl def" id="FMAOpIdxInfo" title='FMAOpIdxInfo' data-type='const uint16_t [6][6]' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</dfn>[][<var>6</var>] = {</td></tr>
<tr><th id="302">302</th><td>    <i>// FIXME: Add more FMA instructions like XSNMADDADP and so on.</i></td></tr>
<tr><th id="303">303</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMADDADP" title='llvm::PPC::XSMADDADP' data-ref="llvm::PPC::XSMADDADP" data-ref-filename="llvm..PPC..XSMADDADP">XSMADDADP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSADDDP" title='llvm::PPC::XSADDDP' data-ref="llvm::PPC::XSADDDP" data-ref-filename="llvm..PPC..XSADDDP">XSADDDP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMULDP" title='llvm::PPC::XSMULDP' data-ref="llvm::PPC::XSMULDP" data-ref-filename="llvm..PPC..XSMULDP">XSMULDP</a>, <var>1</var>, <var>2</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSSUBDP" title='llvm::PPC::XSSUBDP' data-ref="llvm::PPC::XSSUBDP" data-ref-filename="llvm..PPC..XSSUBDP">XSSUBDP</a>},</td></tr>
<tr><th id="304">304</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMADDASP" title='llvm::PPC::XSMADDASP' data-ref="llvm::PPC::XSMADDASP" data-ref-filename="llvm..PPC..XSMADDASP">XSMADDASP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSADDSP" title='llvm::PPC::XSADDSP' data-ref="llvm::PPC::XSADDSP" data-ref-filename="llvm..PPC..XSADDSP">XSADDSP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMULSP" title='llvm::PPC::XSMULSP' data-ref="llvm::PPC::XSMULSP" data-ref-filename="llvm..PPC..XSMULSP">XSMULSP</a>, <var>1</var>, <var>2</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSSUBSP" title='llvm::PPC::XSSUBSP' data-ref="llvm::PPC::XSSUBSP" data-ref-filename="llvm..PPC..XSSUBSP">XSSUBSP</a>},</td></tr>
<tr><th id="305">305</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMADDADP" title='llvm::PPC::XVMADDADP' data-ref="llvm::PPC::XVMADDADP" data-ref-filename="llvm..PPC..XVMADDADP">XVMADDADP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVADDDP" title='llvm::PPC::XVADDDP' data-ref="llvm::PPC::XVADDDP" data-ref-filename="llvm..PPC..XVADDDP">XVADDDP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMULDP" title='llvm::PPC::XVMULDP' data-ref="llvm::PPC::XVMULDP" data-ref-filename="llvm..PPC..XVMULDP">XVMULDP</a>, <var>1</var>, <var>2</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVSUBDP" title='llvm::PPC::XVSUBDP' data-ref="llvm::PPC::XVSUBDP" data-ref-filename="llvm..PPC..XVSUBDP">XVSUBDP</a>},</td></tr>
<tr><th id="306">306</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMADDASP" title='llvm::PPC::XVMADDASP' data-ref="llvm::PPC::XVMADDASP" data-ref-filename="llvm..PPC..XVMADDASP">XVMADDASP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVADDSP" title='llvm::PPC::XVADDSP' data-ref="llvm::PPC::XVADDSP" data-ref-filename="llvm..PPC..XVADDSP">XVADDSP</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVMULSP" title='llvm::PPC::XVMULSP' data-ref="llvm::PPC::XVMULSP" data-ref-filename="llvm..PPC..XVMULSP">XVMULSP</a>, <var>1</var>, <var>2</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XVSUBSP" title='llvm::PPC::XVSUBSP' data-ref="llvm::PPC::XVSUBSP" data-ref-filename="llvm..PPC..XVSUBSP">XVSUBSP</a>},</td></tr>
<tr><th id="307">307</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMADD" title='llvm::PPC::FMADD' data-ref="llvm::PPC::FMADD" data-ref-filename="llvm..PPC..FMADD">FMADD</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FADD" title='llvm::PPC::FADD' data-ref="llvm::PPC::FADD" data-ref-filename="llvm..PPC..FADD">FADD</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMUL" title='llvm::PPC::FMUL' data-ref="llvm::PPC::FMUL" data-ref-filename="llvm..PPC..FMUL">FMUL</a>, <var>3</var>, <var>1</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FSUB" title='llvm::PPC::FSUB' data-ref="llvm::PPC::FSUB" data-ref-filename="llvm..PPC..FSUB">FSUB</a>},</td></tr>
<tr><th id="308">308</th><td>    {<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMADDS" title='llvm::PPC::FMADDS' data-ref="llvm::PPC::FMADDS" data-ref-filename="llvm..PPC..FMADDS">FMADDS</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FADDS" title='llvm::PPC::FADDS' data-ref="llvm::PPC::FADDS" data-ref-filename="llvm..PPC..FADDS">FADDS</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMULS" title='llvm::PPC::FMULS' data-ref="llvm::PPC::FMULS" data-ref-filename="llvm..PPC..FMULS">FMULS</a>, <var>3</var>, <var>1</var>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FSUBS" title='llvm::PPC::FSUBS' data-ref="llvm::PPC::FSUBS" data-ref-filename="llvm..PPC..FSUBS">FSUBS</a>}};</td></tr>
<tr><th id="309">309</th><td></td></tr>
<tr><th id="310">310</th><td><i>// Check if an opcode is a FMA instruction. If it is, return the index in array</i></td></tr>
<tr><th id="311">311</th><td><i>// FMAOpIdxInfo. Otherwise, return -1.</i></td></tr>
<tr><th id="312">312</th><td><a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="37Opcode" title='Opcode' data-type='unsigned int' data-ref="37Opcode" data-ref-filename="37Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="313">313</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="38I" title='I' data-type='unsigned int' data-ref="38I" data-ref-filename="38I">I</dfn> = <var>0</var>; <a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a> &lt; <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>); <a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>++)</td></tr>
<tr><th id="314">314</th><td>    <b>if</b> (<a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>][<a class="macro" href="#287" title="0" data-ref="_M/InfoArrayIdxFMAInst">InfoArrayIdxFMAInst</a>] == <a class="local col7 ref" href="#37Opcode" title='Opcode' data-ref="37Opcode" data-ref-filename="37Opcode">Opcode</a>)</td></tr>
<tr><th id="315">315</th><td>      <b>return</b> <a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>;</td></tr>
<tr><th id="316">316</th><td>  <b>return</b> -<var>1</var>;</td></tr>
<tr><th id="317">317</th><td>}</td></tr>
<tr><th id="318">318</th><td></td></tr>
<tr><th id="319">319</th><td><i>// On PowerPC target, we have two kinds of patterns related to FMA:</i></td></tr>
<tr><th id="320">320</th><td><i>// 1: Improve ILP.</i></td></tr>
<tr><th id="321">321</th><td><i>// Try to reassociate FMA chains like below:</i></td></tr>
<tr><th id="322">322</th><td><i>//</i></td></tr>
<tr><th id="323">323</th><td><i>// Pattern 1:</i></td></tr>
<tr><th id="324">324</th><td><i>//   A =  FADD X,  Y          (Leaf)</i></td></tr>
<tr><th id="325">325</th><td><i>//   B =  FMA  A,  M21,  M22  (Prev)</i></td></tr>
<tr><th id="326">326</th><td><i>//   C =  FMA  B,  M31,  M32  (Root)</i></td></tr>
<tr><th id="327">327</th><td><i>// --&gt;</i></td></tr>
<tr><th id="328">328</th><td><i>//   A =  FMA  X,  M21,  M22</i></td></tr>
<tr><th id="329">329</th><td><i>//   B =  FMA  Y,  M31,  M32</i></td></tr>
<tr><th id="330">330</th><td><i>//   C =  FADD A,  B</i></td></tr>
<tr><th id="331">331</th><td><i>//</i></td></tr>
<tr><th id="332">332</th><td><i>// Pattern 2:</i></td></tr>
<tr><th id="333">333</th><td><i>//   A =  FMA  X,  M11,  M12  (Leaf)</i></td></tr>
<tr><th id="334">334</th><td><i>//   B =  FMA  A,  M21,  M22  (Prev)</i></td></tr>
<tr><th id="335">335</th><td><i>//   C =  FMA  B,  M31,  M32  (Root)</i></td></tr>
<tr><th id="336">336</th><td><i>// --&gt;</i></td></tr>
<tr><th id="337">337</th><td><i>//   A =  FMUL M11,  M12</i></td></tr>
<tr><th id="338">338</th><td><i>//   B =  FMA  X,  M21,  M22</i></td></tr>
<tr><th id="339">339</th><td><i>//   D =  FMA  A,  M31,  M32</i></td></tr>
<tr><th id="340">340</th><td><i>//   C =  FADD B,  D</i></td></tr>
<tr><th id="341">341</th><td><i>//</i></td></tr>
<tr><th id="342">342</th><td><i>// breaking the dependency between A and B, allowing FMA to be executed in</i></td></tr>
<tr><th id="343">343</th><td><i>// parallel (or back-to-back in a pipeline) instead of depending on each other.</i></td></tr>
<tr><th id="344">344</th><td><i>//</i></td></tr>
<tr><th id="345">345</th><td><i>// 2: Reduce register pressure.</i></td></tr>
<tr><th id="346">346</th><td><i>// Try to reassociate FMA with FSUB and a constant like below:</i></td></tr>
<tr><th id="347">347</th><td><i>// C is a floatint point const.</i></td></tr>
<tr><th id="348">348</th><td><i>//</i></td></tr>
<tr><th id="349">349</th><td><i>// Pattern 1:</i></td></tr>
<tr><th id="350">350</th><td><i>//   A = FSUB  X,  Y      (Leaf)</i></td></tr>
<tr><th id="351">351</th><td><i>//   D = FMA   B,  C,  A  (Root)</i></td></tr>
<tr><th id="352">352</th><td><i>// --&gt;</i></td></tr>
<tr><th id="353">353</th><td><i>//   A = FMA   B,  Y,  -C</i></td></tr>
<tr><th id="354">354</th><td><i>//   D = FMA   A,  X,  C</i></td></tr>
<tr><th id="355">355</th><td><i>//</i></td></tr>
<tr><th id="356">356</th><td><i>// Pattern 2:</i></td></tr>
<tr><th id="357">357</th><td><i>//   A = FSUB  X,  Y      (Leaf)</i></td></tr>
<tr><th id="358">358</th><td><i>//   D = FMA   B,  A,  C  (Root)</i></td></tr>
<tr><th id="359">359</th><td><i>// --&gt;</i></td></tr>
<tr><th id="360">360</th><td><i>//   A = FMA   B,  Y,  -C</i></td></tr>
<tr><th id="361">361</th><td><i>//   D = FMA   A,  X,  C</i></td></tr>
<tr><th id="362">362</th><td><i>//</i></td></tr>
<tr><th id="363">363</th><td><i>//  Before the transformation, A must be assigned with different hardware</i></td></tr>
<tr><th id="364">364</th><td><i>//  register with D. After the transformation, A and D must be assigned with</i></td></tr>
<tr><th id="365">365</th><td><i>//  same hardware register due to TIE attricute of FMA instructions.</i></td></tr>
<tr><th id="366">366</th><td><i>//</i></td></tr>
<tr><th id="367">367</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::PPCInstrInfo::getFMAPatterns' data-ref="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getFMAPatterns</dfn>(</td></tr>
<tr><th id="368">368</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="39Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="39Root" data-ref-filename="39Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col0 decl" id="40Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="40Patterns" data-ref-filename="40Patterns">Patterns</dfn>,</td></tr>
<tr><th id="369">369</th><td>    <em>bool</em> <dfn class="local col1 decl" id="41DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="41DoRegPressureReduce" data-ref-filename="41DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em> {</td></tr>
<tr><th id="370">370</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="42MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="42MBB" data-ref-filename="42MBB">MBB</dfn> = <a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="371">371</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="43MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="43MRI" data-ref-filename="43MRI">MRI</dfn> = &amp;<a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="372">372</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="44TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="44TRI" data-ref-filename="44TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td>  <em>auto</em> <dfn class="local col5 decl" id="45IsAllOpsVirtualReg" title='IsAllOpsVirtualReg' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:374:29)' data-ref="45IsAllOpsVirtualReg" data-ref-filename="45IsAllOpsVirtualReg">IsAllOpsVirtualReg</dfn> = [](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="46Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="46Instr" data-ref-filename="46Instr">Instr</dfn>) {</td></tr>
<tr><th id="375">375</th><td>    <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="47MO" data-ref-filename="47MO">MO</dfn> : <a class="local col6 ref" href="#46Instr" title='Instr' data-ref="46Instr" data-ref-filename="46Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZNK4llvm12MachineInstr17explicit_operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>())</td></tr>
<tr><th id="376">376</th><td>      <b>if</b> (!(<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO" data-ref-filename="47MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO" data-ref-filename="47MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())))</td></tr>
<tr><th id="377">377</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="378">378</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="379">379</th><td>  };</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <em>auto</em> <dfn class="local col8 decl" id="48IsReassociableAddOrSub" title='IsReassociableAddOrSub' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:381:33)' data-ref="48IsReassociableAddOrSub" data-ref-filename="48IsReassociableAddOrSub">IsReassociableAddOrSub</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="49Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="49Instr" data-ref-filename="49Instr">Instr</dfn>,</td></tr>
<tr><th id="382">382</th><td>                                    <em>unsigned</em> <dfn class="local col0 decl" id="50OpType" title='OpType' data-type='unsigned int' data-ref="50OpType" data-ref-filename="50OpType">OpType</dfn>) {</td></tr>
<tr><th id="383">383</th><td>    <b>if</b> (<a class="local col9 ref" href="#49Instr" title='Instr' data-ref="49Instr" data-ref-filename="49Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() !=</td></tr>
<tr><th id="384">384</th><td>        <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</a>(<a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())][<a class="local col0 ref" href="#50OpType" title='OpType' data-ref="50OpType" data-ref-filename="50OpType">OpType</a>])</td></tr>
<tr><th id="385">385</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>    <i>// Instruction can be reassociated.</i></td></tr>
<tr><th id="388">388</th><td><i>    // fast math flags may prohibit reassociation.</i></td></tr>
<tr><th id="389">389</th><td>    <b>if</b> (!(<a class="local col9 ref" href="#49Instr" title='Instr' data-ref="49Instr" data-ref-filename="49Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmReassoc" title='llvm::MachineInstr::FmReassoc' data-ref="llvm::MachineInstr::FmReassoc" data-ref-filename="llvm..MachineInstr..FmReassoc">FmReassoc</a>) &amp;&amp;</td></tr>
<tr><th id="390">390</th><td>          <a class="local col9 ref" href="#49Instr" title='Instr' data-ref="49Instr" data-ref-filename="49Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmNsz" title='llvm::MachineInstr::FmNsz' data-ref="llvm::MachineInstr::FmNsz" data-ref-filename="llvm..MachineInstr..FmNsz">FmNsz</a>)))</td></tr>
<tr><th id="391">391</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>    <i>// Instruction operands are virtual registers for reassociation.</i></td></tr>
<tr><th id="394">394</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45IsAllOpsVirtualReg" title='IsAllOpsVirtualReg' data-ref="45IsAllOpsVirtualReg" data-ref-filename="45IsAllOpsVirtualReg">IsAllOpsVirtualReg</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_">(<a class="local col9 ref" href="#49Instr" title='Instr' data-ref="49Instr" data-ref-filename="49Instr">Instr</a>)</a>)</td></tr>
<tr><th id="395">395</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <i>// For register pressure reassociation, the FSub must have only one use as</i></td></tr>
<tr><th id="398">398</th><td><i>    // we want to delete the sub to save its def.</i></td></tr>
<tr><th id="399">399</th><td>    <b>if</b> (<a class="local col0 ref" href="#50OpType" title='OpType' data-ref="50OpType" data-ref-filename="50OpType">OpType</a> == <a class="macro" href="#292" title="5" data-ref="_M/InfoArrayIdxFSubInst">InfoArrayIdxFSubInst</a> &amp;&amp;</td></tr>
<tr><th id="400">400</th><td>        !<a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col9 ref" href="#49Instr" title='Instr' data-ref="49Instr" data-ref-filename="49Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="401">401</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="404">404</th><td>  };</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <em>auto</em> <dfn class="local col1 decl" id="51IsReassociableFMA" title='IsReassociableFMA' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:406:28)' data-ref="51IsReassociableFMA" data-ref-filename="51IsReassociableFMA">IsReassociableFMA</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="52Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="52Instr" data-ref-filename="52Instr">Instr</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> &amp;<dfn class="local col3 decl" id="53AddOpIdx" title='AddOpIdx' data-type='int16_t &amp;' data-ref="53AddOpIdx" data-ref-filename="53AddOpIdx">AddOpIdx</dfn>,</td></tr>
<tr><th id="407">407</th><td>                               <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> &amp;<dfn class="local col4 decl" id="54MulOpIdx" title='MulOpIdx' data-type='int16_t &amp;' data-ref="54MulOpIdx" data-ref-filename="54MulOpIdx">MulOpIdx</dfn>, <em>bool</em> <dfn class="local col5 decl" id="55IsLeaf" title='IsLeaf' data-type='bool' data-ref="55IsLeaf" data-ref-filename="55IsLeaf">IsLeaf</dfn>) {</td></tr>
<tr><th id="408">408</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col6 decl" id="56Idx" title='Idx' data-type='int16_t' data-ref="56Idx" data-ref-filename="56Idx">Idx</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</a>(<a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr" data-ref-filename="52Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="409">409</th><td>    <b>if</b> (<a class="local col6 ref" href="#56Idx" title='Idx' data-ref="56Idx" data-ref-filename="56Idx">Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="410">410</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td>    <i>// Instruction can be reassociated.</i></td></tr>
<tr><th id="413">413</th><td><i>    // fast math flags may prohibit reassociation.</i></td></tr>
<tr><th id="414">414</th><td>    <b>if</b> (!(<a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr" data-ref-filename="52Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmReassoc" title='llvm::MachineInstr::FmReassoc' data-ref="llvm::MachineInstr::FmReassoc" data-ref-filename="llvm..MachineInstr..FmReassoc">FmReassoc</a>) &amp;&amp;</td></tr>
<tr><th id="415">415</th><td>          <a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr" data-ref-filename="52Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::MIFlag" title='llvm::MachineInstr::MIFlag' data-ref="llvm::MachineInstr::MIFlag" data-ref-filename="llvm..MachineInstr..MIFlag">MIFlag</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::FmNsz" title='llvm::MachineInstr::FmNsz' data-ref="llvm::MachineInstr::FmNsz" data-ref-filename="llvm..MachineInstr..FmNsz">FmNsz</a>)))</td></tr>
<tr><th id="416">416</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>    <i>// Instruction operands are virtual registers for reassociation.</i></td></tr>
<tr><th id="419">419</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45IsAllOpsVirtualReg" title='IsAllOpsVirtualReg' data-ref="45IsAllOpsVirtualReg" data-ref-filename="45IsAllOpsVirtualReg">IsAllOpsVirtualReg</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_0clERKS1_">(<a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr" data-ref-filename="52Instr">Instr</a>)</a>)</td></tr>
<tr><th id="420">420</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>    <a class="local col4 ref" href="#54MulOpIdx" title='MulOpIdx' data-ref="54MulOpIdx" data-ref-filename="54MulOpIdx">MulOpIdx</a> = <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col6 ref" href="#56Idx" title='Idx' data-ref="56Idx" data-ref-filename="56Idx">Idx</a>][<a class="macro" href="#291" title="4" data-ref="_M/InfoArrayIdxMULOpIdx">InfoArrayIdxMULOpIdx</a>];</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (<a class="local col5 ref" href="#55IsLeaf" title='IsLeaf' data-ref="55IsLeaf" data-ref-filename="55IsLeaf">IsLeaf</a>)</td></tr>
<tr><th id="424">424</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="425">425</th><td></td></tr>
<tr><th id="426">426</th><td>    <a class="local col3 ref" href="#53AddOpIdx" title='AddOpIdx' data-ref="53AddOpIdx" data-ref-filename="53AddOpIdx">AddOpIdx</a> = <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col6 ref" href="#56Idx" title='Idx' data-ref="56Idx" data-ref-filename="56Idx">Idx</a>][<a class="macro" href="#290" title="3" data-ref="_M/InfoArrayIdxAddOpIdx">InfoArrayIdxAddOpIdx</a>];</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="57OpAdd" title='OpAdd' data-type='const llvm::MachineOperand &amp;' data-ref="57OpAdd" data-ref-filename="57OpAdd">OpAdd</dfn> = <a class="local col2 ref" href="#52Instr" title='Instr' data-ref="52Instr" data-ref-filename="52Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#53AddOpIdx" title='AddOpIdx' data-ref="53AddOpIdx" data-ref-filename="53AddOpIdx">AddOpIdx</a>);</td></tr>
<tr><th id="429">429</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="58MIAdd" title='MIAdd' data-type='llvm::MachineInstr *' data-ref="58MIAdd" data-ref-filename="58MIAdd">MIAdd</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col7 ref" href="#57OpAdd" title='OpAdd' data-ref="57OpAdd" data-ref-filename="57OpAdd">OpAdd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="430">430</th><td>    <i>// If 'add' operand's def is not in current block, don't do ILP related opt.</i></td></tr>
<tr><th id="431">431</th><td>    <b>if</b> (!<a class="local col8 ref" href="#58MIAdd" title='MIAdd' data-ref="58MIAdd" data-ref-filename="58MIAdd">MIAdd</a> || <a class="local col8 ref" href="#58MIAdd" title='MIAdd' data-ref="58MIAdd" data-ref-filename="58MIAdd">MIAdd</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#42MBB" title='MBB' data-ref="42MBB" data-ref-filename="42MBB">MBB</a>)</td></tr>
<tr><th id="432">432</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>    <i>// If this is not Leaf FMA Instr, its 'add' operand should only have one use</i></td></tr>
<tr><th id="435">435</th><td><i>    // as this fma will be changed later.</i></td></tr>
<tr><th id="436">436</th><td>    <b>return</b> <a class="local col5 ref" href="#55IsLeaf" title='IsLeaf' data-ref="55IsLeaf" data-ref-filename="55IsLeaf">IsLeaf</a> ? <b>true</b> : <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneNonDBGUse' data-ref="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15hasOneNonDBGUseENS_8RegisterE">hasOneNonDBGUse</a>(<a class="local col7 ref" href="#57OpAdd" title='OpAdd' data-ref="57OpAdd" data-ref-filename="57OpAdd">OpAdd</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="437">437</th><td>  };</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col9 decl" id="59AddOpIdx" title='AddOpIdx' data-type='int16_t' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="440">440</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col0 decl" id="60MulOpIdx" title='MulOpIdx' data-type='int16_t' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</dfn> = -<var>1</var>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <em>bool</em> <dfn class="local col1 decl" id="61IsUsedOnceL" title='IsUsedOnceL' data-type='bool' data-ref="61IsUsedOnceL" data-ref-filename="61IsUsedOnceL">IsUsedOnceL</dfn> = <b>false</b>;</td></tr>
<tr><th id="443">443</th><td>  <em>bool</em> <dfn class="local col2 decl" id="62IsUsedOnceR" title='IsUsedOnceR' data-type='bool' data-ref="62IsUsedOnceR" data-ref-filename="62IsUsedOnceR">IsUsedOnceR</dfn> = <b>false</b>;</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63MULInstrL" title='MULInstrL' data-type='llvm::MachineInstr *' data-ref="63MULInstrL" data-ref-filename="63MULInstrL">MULInstrL</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="445">445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64MULInstrR" title='MULInstrR' data-type='llvm::MachineInstr *' data-ref="64MULInstrR" data-ref-filename="64MULInstrR">MULInstrR</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td>  <em>auto</em> <dfn class="local col5 decl" id="65IsRPReductionCandidate" title='IsRPReductionCandidate' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:447:33)' data-ref="65IsRPReductionCandidate" data-ref-filename="65IsRPReductionCandidate">IsRPReductionCandidate</dfn> = [&amp;]() {</td></tr>
<tr><th id="448">448</th><td>    <i>// Currently, we only support float and double.</i></td></tr>
<tr><th id="449">449</th><td><i>    // FIXME: add support for other types.</i></td></tr>
<tr><th id="450">450</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="66Opcode" title='Opcode' data-type='unsigned int' data-ref="66Opcode" data-ref-filename="66Opcode">Opcode</dfn> = <a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="451">451</th><td>    <b>if</b> (<a class="local col6 ref" href="#66Opcode" title='Opcode' data-ref="66Opcode" data-ref-filename="66Opcode">Opcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMADDASP" title='llvm::PPC::XSMADDASP' data-ref="llvm::PPC::XSMADDASP" data-ref-filename="llvm..PPC..XSMADDASP">XSMADDASP</a> &amp;&amp; <a class="local col6 ref" href="#66Opcode" title='Opcode' data-ref="66Opcode" data-ref-filename="66Opcode">Opcode</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSMADDADP" title='llvm::PPC::XSMADDADP' data-ref="llvm::PPC::XSMADDADP" data-ref-filename="llvm..PPC..XSMADDADP">XSMADDADP</a>)</td></tr>
<tr><th id="452">452</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="453">453</th><td></td></tr>
<tr><th id="454">454</th><td>    <i>// Root must be a valid FMA like instruction.</i></td></tr>
<tr><th id="455">455</th><td><i>    // Treat it as leaf as we don't care its add operand.</i></td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (<a class="local col1 ref" href="#51IsReassociableFMA" title='IsReassociableFMA' data-ref="51IsReassociableFMA" data-ref-filename="51IsReassociableFMA">IsReassociableFMA</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b">(<a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>, <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>, <a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>, <b>true</b>)</a>) {</td></tr>
<tr><th id="457">457</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MulOpIdx &gt;= <var>0</var>) &amp;&amp; <q>"mul operand index not right!"</q>);</td></tr>
<tr><th id="458">458</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="67MULRegL" title='MULRegL' data-type='llvm::Register' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</dfn> = <a class="local col4 ref" href="#44TRI" title='TRI' data-ref="44TRI" data-ref-filename="44TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruSingleUseCopyChain' data-ref="_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruSingleUseCopyChain</a>(</td></tr>
<tr><th id="459">459</th><td>          <a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>);</td></tr>
<tr><th id="460">460</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="68MULRegR" title='MULRegR' data-type='llvm::Register' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</dfn> = <a class="local col4 ref" href="#44TRI" title='TRI' data-ref="44TRI" data-ref-filename="44TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruSingleUseCopyChain' data-ref="_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo26lookThruSingleUseCopyChainENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruSingleUseCopyChain</a>(</td></tr>
<tr><th id="461">461</th><td>          <a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>);</td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a> &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a>)</td></tr>
<tr><th id="463">463</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a> &amp;&amp; !<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a>) {</td></tr>
<tr><th id="466">466</th><td>        <a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="467">467</th><td>            <a class="local col4 ref" href="#44TRI" title='TRI' data-ref="44TRI" data-ref-filename="44TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>);</td></tr>
<tr><th id="468">468</th><td>        <a class="local col1 ref" href="#61IsUsedOnceL" title='IsUsedOnceL' data-ref="61IsUsedOnceL" data-ref-filename="61IsUsedOnceL">IsUsedOnceL</a> = <b>true</b>;</td></tr>
<tr><th id="469">469</th><td>      } <b>else</b> <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a>) {</td></tr>
<tr><th id="470">470</th><td>        <a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="471">471</th><td>            <a class="local col4 ref" href="#44TRI" title='TRI' data-ref="44TRI" data-ref-filename="44TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>);</td></tr>
<tr><th id="472">472</th><td>        <a class="local col2 ref" href="#62IsUsedOnceR" title='IsUsedOnceR' data-ref="62IsUsedOnceR" data-ref-filename="62IsUsedOnceR">IsUsedOnceR</a> = <b>true</b>;</td></tr>
<tr><th id="473">473</th><td>      } <b>else</b> {</td></tr>
<tr><th id="474">474</th><td>        <a class="local col1 ref" href="#61IsUsedOnceL" title='IsUsedOnceL' data-ref="61IsUsedOnceL" data-ref-filename="61IsUsedOnceL">IsUsedOnceL</a> = <b>true</b>;</td></tr>
<tr><th id="475">475</th><td>        <a class="local col2 ref" href="#62IsUsedOnceR" title='IsUsedOnceR' data-ref="62IsUsedOnceR" data-ref-filename="62IsUsedOnceR">IsUsedOnceR</a> = <b>true</b>;</td></tr>
<tr><th id="476">476</th><td>      }</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a>) ||</td></tr>
<tr><th id="479">479</th><td>          !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a>))</td></tr>
<tr><th id="480">480</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>      <a class="local col3 ref" href="#63MULInstrL" title='MULInstrL' data-ref="63MULInstrL" data-ref-filename="63MULInstrL">MULInstrL</a> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#67MULRegL" title='MULRegL' data-ref="67MULRegL" data-ref-filename="67MULRegL">MULRegL</a>);</td></tr>
<tr><th id="483">483</th><td>      <a class="local col4 ref" href="#64MULInstrR" title='MULInstrR' data-ref="64MULInstrR" data-ref-filename="64MULInstrR">MULInstrR</a> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#68MULRegR" title='MULRegR' data-ref="68MULRegR" data-ref-filename="68MULRegR">MULRegR</a>);</td></tr>
<tr><th id="484">484</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="485">485</th><td>    }</td></tr>
<tr><th id="486">486</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="487">487</th><td>  };</td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td>  <i>// Register pressure fma reassociation patterns.</i></td></tr>
<tr><th id="490">490</th><td>  <b>if</b> (<a class="local col1 ref" href="#41DoRegPressureReduce" title='DoRegPressureReduce' data-ref="41DoRegPressureReduce" data-ref-filename="41DoRegPressureReduce">DoRegPressureReduce</a> &amp;&amp; <a class="local col5 ref" href="#65IsRPReductionCandidate" title='IsRPReductionCandidate' data-ref="65IsRPReductionCandidate" data-ref-filename="65IsRPReductionCandidate">IsRPReductionCandidate</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_2clEv" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_2clEv" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_2clEv">()</a>) {</td></tr>
<tr><th id="491">491</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MULInstrL &amp;&amp; MULInstrR) &amp;&amp; <q>"wrong register preduction candidate!"</q>);</td></tr>
<tr><th id="492">492</th><td>    <i>// Register pressure pattern 1</i></td></tr>
<tr><th id="493">493</th><td>    <b>if</b> (<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::isLoadFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE">isLoadFromConstantPool</a>(<a class="local col3 ref" href="#63MULInstrL" title='MULInstrL' data-ref="63MULInstrL" data-ref-filename="63MULInstrL">MULInstrL</a>) &amp;&amp; <a class="local col2 ref" href="#62IsUsedOnceR" title='IsUsedOnceR' data-ref="62IsUsedOnceR" data-ref-filename="62IsUsedOnceR">IsUsedOnceR</a> &amp;&amp;</td></tr>
<tr><th id="494">494</th><td>        <a class="local col8 ref" href="#48IsReassociableAddOrSub" title='IsReassociableAddOrSub' data-ref="48IsReassociableAddOrSub" data-ref-filename="48IsReassociableAddOrSub">IsReassociableAddOrSub</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j">(*<a class="local col4 ref" href="#64MULInstrR" title='MULInstrR' data-ref="64MULInstrR" data-ref-filename="64MULInstrR">MULInstrR</a>, <a class="macro" href="#292" title="5" data-ref="_M/InfoArrayIdxFSubInst">InfoArrayIdxFSubInst</a>)</a>) {</td></tr>
<tr><th id="495">495</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"add pattern REASSOC_XY_BCA\n"</q>);</td></tr>
<tr><th id="496">496</th><td>      <a class="local col0 ref" href="#40Patterns" title='Patterns' data-ref="40Patterns" data-ref-filename="40Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>);</td></tr>
<tr><th id="497">497</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="498">498</th><td>    }</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td>    <i>// Register pressure pattern 2</i></td></tr>
<tr><th id="501">501</th><td>    <b>if</b> ((<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::isLoadFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE">isLoadFromConstantPool</a>(<a class="local col4 ref" href="#64MULInstrR" title='MULInstrR' data-ref="64MULInstrR" data-ref-filename="64MULInstrR">MULInstrR</a>) &amp;&amp; <a class="local col1 ref" href="#61IsUsedOnceL" title='IsUsedOnceL' data-ref="61IsUsedOnceL" data-ref-filename="61IsUsedOnceL">IsUsedOnceL</a> &amp;&amp;</td></tr>
<tr><th id="502">502</th><td>         <a class="local col8 ref" href="#48IsReassociableAddOrSub" title='IsReassociableAddOrSub' data-ref="48IsReassociableAddOrSub" data-ref-filename="48IsReassociableAddOrSub">IsReassociableAddOrSub</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j">(*<a class="local col3 ref" href="#63MULInstrL" title='MULInstrL' data-ref="63MULInstrL" data-ref-filename="63MULInstrL">MULInstrL</a>, <a class="macro" href="#292" title="5" data-ref="_M/InfoArrayIdxFSubInst">InfoArrayIdxFSubInst</a>)</a>)) {</td></tr>
<tr><th id="503">503</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"add pattern REASSOC_XY_BAC\n"</q>);</td></tr>
<tr><th id="504">504</th><td>      <a class="local col0 ref" href="#40Patterns" title='Patterns' data-ref="40Patterns" data-ref-filename="40Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</a>);</td></tr>
<tr><th id="505">505</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="506">506</th><td>    }</td></tr>
<tr><th id="507">507</th><td>  }</td></tr>
<tr><th id="508">508</th><td></td></tr>
<tr><th id="509">509</th><td>  <i>// ILP fma reassociation patterns.</i></td></tr>
<tr><th id="510">510</th><td><i>  // Root must be a valid FMA like instruction.</i></td></tr>
<tr><th id="511">511</th><td>  <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a> = -<var>1</var>;</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51IsReassociableFMA" title='IsReassociableFMA' data-ref="51IsReassociableFMA" data-ref-filename="51IsReassociableFMA">IsReassociableFMA</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b">(<a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>, <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>, <a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>, <b>false</b>)</a>)</td></tr>
<tr><th id="513">513</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((AddOpIdx &gt;= <var>0</var>) &amp;&amp; <q>"add operand index not right!"</q>);</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="69RegB" title='RegB' data-type='llvm::Register' data-ref="69RegB" data-ref-filename="69RegB">RegB</dfn> = <a class="local col9 ref" href="#39Root" title='Root' data-ref="39Root" data-ref-filename="39Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="518">518</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="70Prev" title='Prev' data-type='llvm::MachineInstr *' data-ref="70Prev" data-ref-filename="70Prev">Prev</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69RegB" title='RegB' data-ref="69RegB" data-ref-filename="69RegB">RegB</a>);</td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td>  <i>// Prev must be a valid FMA like instruction.</i></td></tr>
<tr><th id="521">521</th><td>  <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a> = -<var>1</var>;</td></tr>
<tr><th id="522">522</th><td>  <b>if</b> (!<a class="local col1 ref" href="#51IsReassociableFMA" title='IsReassociableFMA' data-ref="51IsReassociableFMA" data-ref-filename="51IsReassociableFMA">IsReassociableFMA</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b">(*<a class="local col0 ref" href="#70Prev" title='Prev' data-ref="70Prev" data-ref-filename="70Prev">Prev</a>, <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>, <a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>, <b>false</b>)</a>)</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((AddOpIdx &gt;= <var>0</var>) &amp;&amp; <q>"add operand index not right!"</q>);</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="71RegA" title='RegA' data-type='llvm::Register' data-ref="71RegA" data-ref-filename="71RegA">RegA</dfn> = <a class="local col0 ref" href="#70Prev" title='Prev' data-ref="70Prev" data-ref-filename="70Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="528">528</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72Leaf" title='Leaf' data-type='llvm::MachineInstr *' data-ref="72Leaf" data-ref-filename="72Leaf">Leaf</dfn> = <a class="local col3 ref" href="#43MRI" title='MRI' data-ref="43MRI" data-ref-filename="43MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#71RegA" title='RegA' data-ref="71RegA" data-ref-filename="71RegA">RegA</a>);</td></tr>
<tr><th id="529">529</th><td>  <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a> = -<var>1</var>;</td></tr>
<tr><th id="530">530</th><td>  <b>if</b> (<a class="local col1 ref" href="#51IsReassociableFMA" title='IsReassociableFMA' data-ref="51IsReassociableFMA" data-ref-filename="51IsReassociableFMA">IsReassociableFMA</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_1clERKS1_RsSA_b">(*<a class="local col2 ref" href="#72Leaf" title='Leaf' data-ref="72Leaf" data-ref-filename="72Leaf">Leaf</a>, <a class="local col9 ref" href="#59AddOpIdx" title='AddOpIdx' data-ref="59AddOpIdx" data-ref-filename="59AddOpIdx">AddOpIdx</a>, <a class="local col0 ref" href="#60MulOpIdx" title='MulOpIdx' data-ref="60MulOpIdx" data-ref-filename="60MulOpIdx">MulOpIdx</a>, <b>true</b>)</a>) {</td></tr>
<tr><th id="531">531</th><td>    <a class="local col0 ref" href="#40Patterns" title='Patterns' data-ref="40Patterns" data-ref-filename="40Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>);</td></tr>
<tr><th id="532">532</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"add pattern REASSOC_XMM_AMM_BMM\n"</q>);</td></tr>
<tr><th id="533">533</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td>  <b>if</b> (<a class="local col8 ref" href="#48IsReassociableAddOrSub" title='IsReassociableAddOrSub' data-ref="48IsReassociableAddOrSub" data-ref-filename="48IsReassociableAddOrSub">IsReassociableAddOrSub</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" title='llvm::PPCInstrInfo::getFMAPatterns(llvm::MachineInstr &amp;, SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;, bool)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEbENK3$_3clERKS1_j">(*<a class="local col2 ref" href="#72Leaf" title='Leaf' data-ref="72Leaf" data-ref-filename="72Leaf">Leaf</a>, <a class="macro" href="#288" title="1" data-ref="_M/InfoArrayIdxFAddInst">InfoArrayIdxFAddInst</a>)</a>) {</td></tr>
<tr><th id="536">536</th><td>    <a class="local col0 ref" href="#40Patterns" title='Patterns' data-ref="40Patterns" data-ref-filename="40Patterns">Patterns</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>);</td></tr>
<tr><th id="537">537</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"add pattern REASSOC_XY_AMM_BMM\n"</q>);</td></tr>
<tr><th id="538">538</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="539">539</th><td>  }</td></tr>
<tr><th id="540">540</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="541">541</th><td>}</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE" title='llvm::PPCInstrInfo::finalizeInsInstrs' data-ref="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17finalizeInsInstrsERNS_12MachineInstrERNS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EE">finalizeInsInstrs</dfn>(</td></tr>
<tr><th id="544">544</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="73Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="73Root" data-ref-filename="73Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> &amp;<dfn class="local col4 decl" id="74P" title='P' data-type='llvm::MachineCombinerPattern &amp;' data-ref="74P" data-ref-filename="74P">P</dfn>,</td></tr>
<tr><th id="545">545</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="75InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="75InsInstrs" data-ref-filename="75InsInstrs">InsInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="546">546</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!InsInstrs.empty() &amp;&amp; <q>"Instructions set to be inserted is empty!"</q>);</td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="76MF" title='MF' data-type='llvm::MachineFunction *' data-ref="76MF" data-ref-filename="76MF">MF</dfn> = <a class="local col3 ref" href="#73Root" title='Root' data-ref="73Root" data-ref-filename="73Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="549">549</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="77MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="77MRI" data-ref-filename="77MRI">MRI</dfn> = &amp;<a class="local col6 ref" href="#76MF" title='MF' data-ref="76MF" data-ref-filename="76MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="550">550</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="78TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="78TRI" data-ref-filename="78TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="551">551</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col9 decl" id="79MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="79MCP" data-ref-filename="79MCP">MCP</dfn> = <a class="local col6 ref" href="#76MF" title='MF' data-ref="76MF" data-ref-filename="76MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="552">552</th><td></td></tr>
<tr><th id="553">553</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col0 decl" id="80Idx" title='Idx' data-type='int16_t' data-ref="80Idx" data-ref-filename="80Idx">Idx</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</a>(<a class="local col3 ref" href="#73Root" title='Root' data-ref="73Root" data-ref-filename="73Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="554">554</th><td>  <b>if</b> (<a class="local col0 ref" href="#80Idx" title='Idx' data-ref="80Idx" data-ref-filename="80Idx">Idx</a> &lt; <var>0</var>)</td></tr>
<tr><th id="555">555</th><td>    <b>return</b>;</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="81FirstMulOpIdx" title='FirstMulOpIdx' data-type='uint16_t' data-ref="81FirstMulOpIdx" data-ref-filename="81FirstMulOpIdx">FirstMulOpIdx</dfn> = <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#80Idx" title='Idx' data-ref="80Idx" data-ref-filename="80Idx">Idx</a>][<a class="macro" href="#291" title="4" data-ref="_M/InfoArrayIdxMULOpIdx">InfoArrayIdxMULOpIdx</a>];</td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td>  <i>// For now we only need to fix up placeholder for register pressure reduce</i></td></tr>
<tr><th id="560">560</th><td><i>  // patterns.</i></td></tr>
<tr><th id="561">561</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="82ConstReg" title='ConstReg' data-type='llvm::Register' data-ref="82ConstReg" data-ref-filename="82ConstReg">ConstReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="562">562</th><td>  <b>switch</b> (<a class="local col4 ref" href="#74P" title='P' data-ref="74P" data-ref-filename="74P">P</a>) {</td></tr>
<tr><th id="563">563</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>:</td></tr>
<tr><th id="564">564</th><td>    <a class="local col2 ref" href="#82ConstReg" title='ConstReg' data-ref="82ConstReg" data-ref-filename="82ConstReg">ConstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="565">565</th><td>        <a class="local col8 ref" href="#78TRI" title='TRI' data-ref="78TRI" data-ref-filename="78TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col3 ref" href="#73Root" title='Root' data-ref="73Root" data-ref-filename="73Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81FirstMulOpIdx" title='FirstMulOpIdx' data-ref="81FirstMulOpIdx" data-ref-filename="81FirstMulOpIdx">FirstMulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#77MRI" title='MRI' data-ref="77MRI" data-ref-filename="77MRI">MRI</a>);</td></tr>
<tr><th id="566">566</th><td>    <b>break</b>;</td></tr>
<tr><th id="567">567</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</a>:</td></tr>
<tr><th id="568">568</th><td>    <a class="local col2 ref" href="#82ConstReg" title='ConstReg' data-ref="82ConstReg" data-ref-filename="82ConstReg">ConstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a></td></tr>
<tr><th id="569">569</th><td>        <a class="local col8 ref" href="#78TRI" title='TRI' data-ref="78TRI" data-ref-filename="78TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col3 ref" href="#73Root" title='Root' data-ref="73Root" data-ref-filename="73Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#81FirstMulOpIdx" title='FirstMulOpIdx' data-ref="81FirstMulOpIdx" data-ref-filename="81FirstMulOpIdx">FirstMulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col7 ref" href="#77MRI" title='MRI' data-ref="77MRI" data-ref-filename="77MRI">MRI</a>);</td></tr>
<tr><th id="570">570</th><td>    <b>break</b>;</td></tr>
<tr><th id="571">571</th><td>  <b>default</b>:</td></tr>
<tr><th id="572">572</th><td>    <i>// Not register pressure reduce patterns.</i></td></tr>
<tr><th id="573">573</th><td>    <b>return</b>;</td></tr>
<tr><th id="574">574</th><td>  }</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="83ConstDefInstr" title='ConstDefInstr' data-type='llvm::MachineInstr *' data-ref="83ConstDefInstr" data-ref-filename="83ConstDefInstr">ConstDefInstr</dfn> = <a class="local col7 ref" href="#77MRI" title='MRI' data-ref="77MRI" data-ref-filename="77MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#82ConstReg" title='ConstReg' data-ref="82ConstReg" data-ref-filename="82ConstReg">ConstReg</a>);</td></tr>
<tr><th id="577">577</th><td>  <i>// Get const value from const pool.</i></td></tr>
<tr><th id="578">578</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col4 decl" id="84C" title='C' data-type='const llvm::Constant *' data-ref="84C" data-ref-filename="84C">C</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::getConstantFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE">getConstantFromConstantPool</a>(<a class="local col3 ref" href="#83ConstDefInstr" title='ConstDefInstr' data-ref="83ConstDefInstr" data-ref-filename="83ConstDefInstr">ConstDefInstr</a>);</td></tr>
<tr><th id="579">579</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isa&lt;llvm::ConstantFP&gt;(C) &amp;&amp; <q>"not a valid constant!"</q>);</td></tr>
<tr><th id="580">580</th><td></td></tr>
<tr><th id="581">581</th><td>  <i>// Get negative fp const.</i></td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../../include/llvm/ADT/APFloat.h.html#llvm::APFloat" title='llvm::APFloat' data-ref="llvm::APFloat" data-ref-filename="llvm..APFloat">APFloat</a> <dfn class="local col5 decl" id="85F1" title='F1' data-type='llvm::APFloat' data-ref="85F1" data-ref-filename="85F1">F1</dfn><a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloatC1ERKS0_" title='llvm::APFloat::APFloat' data-ref="_ZN4llvm7APFloatC1ERKS0_" data-ref-filename="_ZN4llvm7APFloatC1ERKS0_">(</a>(<a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col4 ref" href="#84C" title='C' data-ref="84C" data-ref-filename="84C">C</a>))-&gt;<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZNK4llvm10ConstantFP11getValueAPFEv" title='llvm::ConstantFP::getValueAPF' data-ref="_ZNK4llvm10ConstantFP11getValueAPFEv" data-ref-filename="_ZNK4llvm10ConstantFP11getValueAPFEv">getValueAPF</a>());</td></tr>
<tr><th id="583">583</th><td>  <a class="local col5 ref" href="#85F1" title='F1' data-ref="85F1" data-ref-filename="85F1">F1</a>.<a class="ref fn" href="../../../include/llvm/ADT/APFloat.h.html#_ZN4llvm7APFloat10changeSignEv" title='llvm::APFloat::changeSign' data-ref="_ZN4llvm7APFloat10changeSignEv" data-ref-filename="_ZN4llvm7APFloat10changeSignEv">changeSign</a>();</td></tr>
<tr><th id="584">584</th><td>  <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *<dfn class="local col6 decl" id="86NegC" title='NegC' data-type='llvm::Constant *' data-ref="86NegC" data-ref-filename="86NegC">NegC</dfn> = <a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>::<a class="ref fn" href="../../../include/llvm/IR/Constants.h.html#_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE" title='llvm::ConstantFP::get' data-ref="_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE" data-ref-filename="_ZN4llvm10ConstantFP3getERNS_11LLVMContextERKNS_7APFloatE">get</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Constants.h.html#llvm::ConstantFP" title='llvm::ConstantFP' data-ref="llvm::ConstantFP" data-ref-filename="llvm..ConstantFP">ConstantFP</a>&gt;(<a class="local col4 ref" href="#84C" title='C' data-ref="84C" data-ref-filename="84C">C</a>)-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value10getContextEv" title='llvm::Value::getContext' data-ref="_ZNK4llvm5Value10getContextEv" data-ref-filename="_ZNK4llvm5Value10getContextEv">getContext</a>()</span>, <a class="local col5 ref" href="#85F1" title='F1' data-ref="85F1" data-ref-filename="85F1">F1</a>);</td></tr>
<tr><th id="585">585</th><td>  <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col7 decl" id="87Alignment" title='Alignment' data-type='llvm::Align' data-ref="87Alignment" data-ref-filename="87Alignment">Alignment</dfn> = <a class="local col6 ref" href="#76MF" title='MF' data-ref="76MF" data-ref-filename="76MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlign' data-ref="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE">getPrefTypeAlign</a>(<a class="local col4 ref" href="#84C" title='C' data-ref="84C" data-ref-filename="84C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>());</td></tr>
<tr><th id="586">586</th><td></td></tr>
<tr><th id="587">587</th><td>  <i>// Put negative fp const into constant pool.</i></td></tr>
<tr><th id="588">588</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88ConstPoolIdx" title='ConstPoolIdx' data-type='unsigned int' data-ref="88ConstPoolIdx" data-ref-filename="88ConstPoolIdx">ConstPoolIdx</dfn> = <a class="local col9 ref" href="#79MCP" title='MCP' data-ref="79MCP" data-ref-filename="79MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPKNS_8ConstantENS_5AlignE">getConstantPoolIndex</a>(<a class="local col6 ref" href="#86NegC" title='NegC' data-ref="86NegC" data-ref-filename="86NegC">NegC</a>, <a class="ref fn fake" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1ERKS0_" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1ERKS0_" data-ref-filename="_ZN4llvm5AlignC1ERKS0_"></a><a class="local col7 ref" href="#87Alignment" title='Alignment' data-ref="87Alignment" data-ref-filename="87Alignment">Alignment</a>);</td></tr>
<tr><th id="589">589</th><td></td></tr>
<tr><th id="590">590</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col9 decl" id="89Placeholder" title='Placeholder' data-type='llvm::MachineOperand *' data-ref="89Placeholder" data-ref-filename="89Placeholder">Placeholder</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="591">591</th><td>  <i>// Record the placeholder PPC::ZERO8 we add in reassociateFMA.</i></td></tr>
<tr><th id="592">592</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col0 decl" id="90Inst" title='Inst' data-type='llvm::MachineInstr *' data-ref="90Inst" data-ref-filename="90Inst">Inst</dfn> : <a class="local col5 ref" href="#75InsInstrs" title='InsInstrs' data-ref="75InsInstrs" data-ref-filename="75InsInstrs">InsInstrs</a>) {</td></tr>
<tr><th id="593">593</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="91Operand" title='Operand' data-type='llvm::MachineOperand &amp;' data-ref="91Operand" data-ref-filename="91Operand">Operand</dfn> : <a class="local col0 ref" href="#90Inst" title='Inst' data-ref="90Inst" data-ref-filename="90Inst">Inst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>()) {</td></tr>
<tr><th id="594">594</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Operand.isReg() &amp;&amp; <q>"Invalid instruction in InsInstrs!"</q>);</td></tr>
<tr><th id="595">595</th><td>      <b>if</b> (<a class="local col1 ref" href="#91Operand" title='Operand' data-ref="91Operand" data-ref-filename="91Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a>) {</td></tr>
<tr><th id="596">596</th><td>        <a class="local col9 ref" href="#89Placeholder" title='Placeholder' data-ref="89Placeholder" data-ref-filename="89Placeholder">Placeholder</a> = &amp;<a class="local col1 ref" href="#91Operand" title='Operand' data-ref="91Operand" data-ref-filename="91Operand">Operand</a>;</td></tr>
<tr><th id="597">597</th><td>        <b>break</b>;</td></tr>
<tr><th id="598">598</th><td>      }</td></tr>
<tr><th id="599">599</th><td>    }</td></tr>
<tr><th id="600">600</th><td>  }</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Placeholder &amp;&amp; <q>"Placeholder does not exist!"</q>);</td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td>  <i>// Generate instructions to load the const fp from constant pool.</i></td></tr>
<tr><th id="605">605</th><td><i>  // We only support PPC64 and medium code model.</i></td></tr>
<tr><th id="606">606</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92LoadNewConst" title='LoadNewConst' data-type='llvm::Register' data-ref="92LoadNewConst" data-ref-filename="92LoadNewConst">LoadNewConst</dfn> =</td></tr>
<tr><th id="607">607</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" title='llvm::PPCInstrInfo::generateLoadForNewConst' data-ref="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" data-ref-filename="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE">generateLoadForNewConst</a>(<a class="local col8 ref" href="#88ConstPoolIdx" title='ConstPoolIdx' data-ref="88ConstPoolIdx" data-ref-filename="88ConstPoolIdx">ConstPoolIdx</a>, &amp;<a class="local col3 ref" href="#73Root" title='Root' data-ref="73Root" data-ref-filename="73Root">Root</a>, <a class="local col4 ref" href="#84C" title='C' data-ref="84C" data-ref-filename="84C">C</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value7getTypeEv" title='llvm::Value::getType' data-ref="_ZNK4llvm5Value7getTypeEv" data-ref-filename="_ZNK4llvm5Value7getTypeEv">getType</a>(), <span class='refarg'><a class="local col5 ref" href="#75InsInstrs" title='InsInstrs' data-ref="75InsInstrs" data-ref-filename="75InsInstrs">InsInstrs</a></span>);</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td>  <i>// Fill the placeholder with the new load from constant pool.</i></td></tr>
<tr><th id="610">610</th><td>  <a class="local col9 ref" href="#89Placeholder" title='Placeholder' data-ref="89Placeholder" data-ref-filename="89Placeholder">Placeholder</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92LoadNewConst" title='LoadNewConst' data-ref="92LoadNewConst" data-ref-filename="92LoadNewConst">LoadNewConst</a>);</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE" title='llvm::PPCInstrInfo::shouldReduceRegisterPressure' data-ref="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoE">shouldReduceRegisterPressure</dfn>(</td></tr>
<tr><th id="614">614</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="93MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="93MBB" data-ref-filename="93MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/RegisterClassInfo.h.html#llvm::RegisterClassInfo" title='llvm::RegisterClassInfo' data-ref="llvm::RegisterClassInfo" data-ref-filename="llvm..RegisterClassInfo">RegisterClassInfo</a> *<dfn class="local col4 decl" id="94RegClassInfo" title='RegClassInfo' data-type='llvm::RegisterClassInfo *' data-ref="94RegClassInfo" data-ref-filename="94RegClassInfo">RegClassInfo</dfn>) <em>const</em> {</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#EnableFMARegPressureReduction" title='EnableFMARegPressureReduction' data-use='m' data-ref="EnableFMARegPressureReduction" data-ref-filename="EnableFMARegPressureReduction">EnableFMARegPressureReduction</a>)</td></tr>
<tr><th id="617">617</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <i>// Currently, we only enable register pressure reducing in machine combiner</i></td></tr>
<tr><th id="620">620</th><td><i>  // for: 1: PPC64; 2: Code Model is Medium; 3: Power9 which also has vector</i></td></tr>
<tr><th id="621">621</th><td><i>  // support.</i></td></tr>
<tr><th id="622">622</th><td><i>  //</i></td></tr>
<tr><th id="623">623</th><td><i>  // So we need following instructions to access a TOC entry:</i></td></tr>
<tr><th id="624">624</th><td><i>  //</i></td></tr>
<tr><th id="625">625</th><td><i>  // %6:g8rc_and_g8rc_nox0 = ADDIStocHA8 $x2, %const.0</i></td></tr>
<tr><th id="626">626</th><td><i>  // %7:vssrc = DFLOADf32 target-flags(ppc-toc-lo) %const.0,</i></td></tr>
<tr><th id="627">627</th><td><i>  //   killed %6:g8rc_and_g8rc_nox0, implicit $x2 :: (load 4 from constant-pool)</i></td></tr>
<tr><th id="628">628</th><td><i>  //</i></td></tr>
<tr><th id="629">629</th><td><i>  // FIXME: add more supported targets, like Small and Large code model, PPC32,</i></td></tr>
<tr><th id="630">630</th><td><i>  // AIX.</i></td></tr>
<tr><th id="631">631</th><td>  <b>if</b> (!(<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() &amp;&amp; <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>() &amp;&amp;</td></tr>
<tr><th id="632">632</th><td>        <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getTargetMachineEv" title='llvm::PPCSubtarget::getTargetMachine' data-ref="_ZNK4llvm12PPCSubtarget16getTargetMachineEv" data-ref-filename="_ZNK4llvm12PPCSubtarget16getTargetMachineEv">getTargetMachine</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getCodeModelEv" title='llvm::TargetMachine::getCodeModel' data-ref="_ZNK4llvm13TargetMachine12getCodeModelEv" data-ref-filename="_ZNK4llvm13TargetMachine12getCodeModelEv">getCodeModel</a>() == <span class="namespace">CodeModel::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeModel::Medium" title='llvm::CodeModel::Medium' data-ref="llvm::CodeModel::Medium" data-ref-filename="llvm..CodeModel..Medium">Medium</a>))</td></tr>
<tr><th id="633">633</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="95TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="95TRI" data-ref-filename="95TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="636">636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="96MF" title='MF' data-type='llvm::MachineFunction *' data-ref="96MF" data-ref-filename="96MF">MF</dfn> = <a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB" data-ref-filename="93MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="637">637</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="97MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="97MRI" data-ref-filename="97MRI">MRI</dfn> = &amp;<a class="local col6 ref" href="#96MF" title='MF' data-ref="96MF" data-ref-filename="96MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="638">638</th><td></td></tr>
<tr><th id="639">639</th><td>  <em>auto</em> <dfn class="local col8 decl" id="98GetMBBPressure" title='GetMBBPressure' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:639:25)' data-ref="98GetMBBPressure" data-ref-filename="98GetMBBPressure">GetMBBPressure</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="99MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="99MBB" data-ref-filename="99MBB">MBB</dfn>) -&gt; <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; {</td></tr>
<tr><th id="640">640</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegionPressure" title='llvm::RegionPressure' data-ref="llvm::RegionPressure" data-ref-filename="llvm..RegionPressure">RegionPressure</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#83" title='llvm::RegionPressure::RegionPressure' data-ref="_ZN4llvm14RegionPressureC1Ev" data-ref-filename="_ZN4llvm14RegionPressureC1Ev"></a><dfn class="local col0 decl" id="100Pressure" title='Pressure' data-type='llvm::RegionPressure' data-ref="100Pressure" data-ref-filename="100Pressure">Pressure</dfn>;</td></tr>
<tr><th id="641">641</th><td>    <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegPressureTracker" title='llvm::RegPressureTracker' data-ref="llvm::RegPressureTracker" data-ref-filename="llvm..RegPressureTracker">RegPressureTracker</a> <dfn class="local col1 decl" id="101RPTracker" title='RPTracker' data-type='llvm::RegPressureTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE" title='llvm::RegPressureTracker::RegPressureTracker' data-ref="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE" data-ref-filename="_ZN4llvm18RegPressureTrackerC1ERNS_14RegionPressureE">(</a><a class="local col0 ref" href="#100Pressure" title='Pressure' data-ref="100Pressure" data-ref-filename="100Pressure">Pressure</a>);</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td>    <i>// Initialize the register pressure tracker.</i></td></tr>
<tr><th id="644">644</th><td>    <a class="local col1 ref" href="#101RPTracker" title='RPTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" title='llvm::RegPressureTracker::init' data-ref="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404" data-ref-filename="_ZN4llvm18RegPressureTracker4initEPKNS_15MachineFunctionEPKNS_17RegisterClassInfoEPKNS_13LiveIntervalsEPKNS_17MachineBasicBlockENS_26MachineInstrBundl9302404">init</a>(<a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="local col4 ref" href="#94RegClassInfo" title='RegClassInfo' data-ref="94RegClassInfo" data-ref-filename="94RegClassInfo">RegClassInfo</a>, <b>nullptr</b>, <a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ERKNS_26MachineInstrBundleIteratorITL0__XT0_EEENSt9enable_ifIXsr3std14is_convertibleIPS2_PT_EE5valueEPvE4typeE"></a><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(),</td></tr>
<tr><th id="645">645</th><td>                   <i>/*TrackLaneMasks*/</i> <b>false</b>, <i>/*TrackUntiedDefs=*/</i><b>true</b>);</td></tr>
<tr><th id="646">646</th><td></td></tr>
<tr><th id="647">647</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="102MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="102MII" data-ref-filename="102MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>(),</td></tr>
<tr><th id="648">648</th><td>                                     <dfn class="local col3 decl" id="103MIE" title='MIE' data-type='MachineBasicBlock::iterator' data-ref="103MIE" data-ref-filename="103MIE">MIE</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#99MBB" title='MBB' data-ref="99MBB" data-ref-filename="99MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>();</td></tr>
<tr><th id="649">649</th><td>         <a class="local col2 ref" href="#102MII" title='MII' data-ref="102MII" data-ref-filename="102MII">MII</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col3 ref" href="#103MIE" title='MIE' data-ref="103MIE" data-ref-filename="103MIE">MIE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col2 ref" href="#102MII" title='MII' data-ref="102MII" data-ref-filename="102MII">MII</a>) {</td></tr>
<tr><th id="650">650</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="104MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="104MI" data-ref-filename="104MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#102MII" title='MII' data-ref="102MII" data-ref-filename="102MII">MII</a>);</td></tr>
<tr><th id="651">651</th><td>      <b>if</b> (<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugValueEv" title='llvm::MachineInstr::isDebugValue' data-ref="_ZNK4llvm12MachineInstr12isDebugValueEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugValueEv">isDebugValue</a>() || <a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugLabelEv" title='llvm::MachineInstr::isDebugLabel' data-ref="_ZNK4llvm12MachineInstr12isDebugLabelEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugLabelEv">isDebugLabel</a>())</td></tr>
<tr><th id="652">652</th><td>        <b>continue</b>;</td></tr>
<tr><th id="653">653</th><td>      <a class="type" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterOperands" title='llvm::RegisterOperands' data-ref="llvm::RegisterOperands" data-ref-filename="llvm..RegisterOperands">RegisterOperands</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#167" title='llvm::RegisterOperands::RegisterOperands' data-ref="_ZN4llvm16RegisterOperandsC1Ev" data-ref-filename="_ZN4llvm16RegisterOperandsC1Ev"></a><dfn class="local col5 decl" id="105RegOpers" title='RegOpers' data-type='llvm::RegisterOperands' data-ref="105RegOpers" data-ref-filename="105RegOpers">RegOpers</dfn>;</td></tr>
<tr><th id="654">654</th><td>      <a class="local col5 ref" href="#105RegOpers" title='RegOpers' data-ref="105RegOpers" data-ref-filename="105RegOpers">RegOpers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" title='llvm::RegisterOperands::collect' data-ref="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb" data-ref-filename="_ZN4llvm16RegisterOperands7collectERKNS_12MachineInstrERKNS_18TargetRegisterInfoERKNS_19MachineRegisterInfoEbb">collect</a>(<a class="local col4 ref" href="#104MI" title='MI' data-ref="104MI" data-ref-filename="104MI">MI</a>, *<a class="local col5 ref" href="#95TRI" title='TRI' data-ref="95TRI" data-ref-filename="95TRI">TRI</a>, *<a class="local col7 ref" href="#97MRI" title='MRI' data-ref="97MRI" data-ref-filename="97MRI">MRI</a>, <b>false</b>, <b>false</b>);</td></tr>
<tr><th id="655">655</th><td>      <a class="local col1 ref" href="#101RPTracker" title='RPTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" title='llvm::RegPressureTracker::recedeSkipDebugValues' data-ref="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv" data-ref-filename="_ZN4llvm18RegPressureTracker21recedeSkipDebugValuesEv">recedeSkipDebugValues</a>();</td></tr>
<tr><th id="656">656</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;*RPTracker.getPos() == &amp;MI &amp;&amp; <q>"RPTracker sync error!"</q>);</td></tr>
<tr><th id="657">657</th><td>      <a class="local col1 ref" href="#101RPTracker" title='RPTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" title='llvm::RegPressureTracker::recede' data-ref="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE" data-ref-filename="_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE">recede</a>(<a class="local col5 ref" href="#105RegOpers" title='RegOpers' data-ref="105RegOpers" data-ref-filename="105RegOpers">RegOpers</a>);</td></tr>
<tr><th id="658">658</th><td>    }</td></tr>
<tr><th id="659">659</th><td></td></tr>
<tr><th id="660">660</th><td>    <i>// Close the RPTracker to finalize live ins.</i></td></tr>
<tr><th id="661">661</th><td>    <a class="local col1 ref" href="#101RPTracker" title='RPTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11closeRegionEv" title='llvm::RegPressureTracker::closeRegion' data-ref="_ZN4llvm18RegPressureTracker11closeRegionEv" data-ref-filename="_ZN4llvm18RegPressureTracker11closeRegionEv">closeRegion</a>();</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>    <b>return</b> <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1ERKSt6vectorIT_T0_E" data-ref-filename="_ZNSt6vectorC1ERKSt6vectorIT_T0_E"></span><a class="local col1 ref" href="#101RPTracker" title='RPTracker' data-ref="101RPTracker" data-ref-filename="101RPTracker">RPTracker</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#_ZN4llvm18RegPressureTracker11getPressureEv" title='llvm::RegPressureTracker::getPressure' data-ref="_ZN4llvm18RegPressureTracker11getPressureEv" data-ref-filename="_ZN4llvm18RegPressureTracker11getPressureEv">getPressure</a>().<a class="ref field" href="../../../include/llvm/CodeGen/RegisterPressure.h.html#llvm::RegisterPressure::MaxSetPressure" title='llvm::RegisterPressure::MaxSetPressure' data-ref="llvm::RegisterPressure::MaxSetPressure" data-ref-filename="llvm..RegisterPressure..MaxSetPressure">MaxSetPressure</a>;</td></tr>
<tr><th id="664">664</th><td>  };</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td>  <i>// For now we only care about float and double type fma.</i></td></tr>
<tr><th id="667">667</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106VSSRCLimit" title='VSSRCLimit' data-type='unsigned int' data-ref="106VSSRCLimit" data-ref-filename="106VSSRCLimit">VSSRCLimit</dfn> = <a class="local col5 ref" href="#95TRI" title='TRI' data-ref="95TRI" data-ref-filename="95TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" title='llvm::TargetRegisterInfo::getRegPressureSetLimit' data-ref="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo22getRegPressureSetLimitERKNS_15MachineFunctionEj">getRegPressureSetLimit</a>(</td></tr>
<tr><th id="668">668</th><td>      *<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB" data-ref-filename="93MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <span class="namespace">PPC::</span><a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::RegisterPressureSets" title='llvm::PPC::RegisterPressureSets' data-ref="llvm::PPC::RegisterPressureSets" data-ref-filename="llvm..PPC..RegisterPressureSets">RegisterPressureSets</a>::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRC" title='llvm::PPC::VSSRC' data-ref="llvm::PPC::VSSRC" data-ref-filename="llvm..PPC..VSSRC">VSSRC</a>);</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i>// Only reduce register pressure when pressure is high.</i></td></tr>
<tr><th id="671">671</th><td>  <b>return</b> <a class="local col8 ref" href="#98GetMBBPressure" title='GetMBBPressure' data-ref="98GetMBBPressure" data-ref-filename="98GetMBBPressure">GetMBBPressure</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoEENK3$_4clES2_" title='llvm::PPCInstrInfo::shouldReduceRegisterPressure(llvm::MachineBasicBlock *, llvm::RegisterClassInfo *)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoEENK3$_4clES2_" data-ref-filename="_ZZNK4llvm12PPCInstrInfo28shouldReduceRegisterPressureEPNS_17MachineBasicBlockEPNS_17RegisterClassInfoEENK3$_4clES2_">(<a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB" data-ref-filename="93MBB">MBB</a>)</a><span class='ref fn' title='std::vector::operator[]' data-ref="_ZNSt6vectorixEm" data-ref-filename="_ZNSt6vectorixEm">[<span class="namespace">PPC::</span><a class="type" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::RegisterPressureSets" title='llvm::PPC::RegisterPressureSets' data-ref="llvm::PPC::RegisterPressureSets" data-ref-filename="llvm..PPC..RegisterPressureSets">RegisterPressureSets</a>::<a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRC" title='llvm::PPC::VSSRC' data-ref="llvm::PPC::VSSRC" data-ref-filename="llvm..PPC..VSSRC">VSSRC</a>]</span> &gt;</td></tr>
<tr><th id="672">672</th><td>         (<em>float</em>)<a class="local col6 ref" href="#106VSSRCLimit" title='VSSRCLimit' data-ref="106VSSRCLimit" data-ref-filename="106VSSRCLimit">VSSRCLimit</a> * <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#FMARPFactor" title='FMARPFactor' data-use='m' data-ref="FMARPFactor" data-ref-filename="FMARPFactor">FMARPFactor</a>;</td></tr>
<tr><th id="673">673</th><td>}</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::isLoadFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22isLoadFromConstantPoolEPNS_12MachineInstrE">isLoadFromConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="107I" title='I' data-type='llvm::MachineInstr *' data-ref="107I" data-ref-filename="107I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="676">676</th><td>  <i>// I has only one memory operand which is load from constant pool.</i></td></tr>
<tr><th id="677">677</th><td>  <b>if</b> (!<a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="678">678</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="679">679</th><td></td></tr>
<tr><th id="680">680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col8 decl" id="108Op" title='Op' data-type='llvm::MachineMemOperand *' data-ref="108Op" data-ref-filename="108Op">Op</dfn> = <a class="local col7 ref" href="#107I" title='I' data-ref="107I" data-ref-filename="107I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>()<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>;</td></tr>
<tr><th id="681">681</th><td>  <b>return</b> <a class="local col8 ref" href="#108Op" title='Op' data-ref="108Op" data-ref-filename="108Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand6isLoadEv" title='llvm::MachineMemOperand::isLoad' data-ref="_ZNK4llvm17MachineMemOperand6isLoadEv" data-ref-filename="_ZNK4llvm17MachineMemOperand6isLoadEv">isLoad</a>() &amp;&amp; <a class="local col8 ref" href="#108Op" title='Op' data-ref="108Op" data-ref-filename="108Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>() &amp;&amp;</td></tr>
<tr><th id="682">682</th><td>         <a class="local col8 ref" href="#108Op" title='Op' data-ref="108Op" data-ref-filename="108Op">Op</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand14getPseudoValueEv" title='llvm::MachineMemOperand::getPseudoValue' data-ref="_ZNK4llvm17MachineMemOperand14getPseudoValueEv" data-ref-filename="_ZNK4llvm17MachineMemOperand14getPseudoValueEv">getPseudoValue</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#_ZNK4llvm17PseudoSourceValue4kindEv" title='llvm::PseudoSourceValue::kind' data-ref="_ZNK4llvm17PseudoSourceValue4kindEv" data-ref-filename="_ZNK4llvm17PseudoSourceValue4kindEv">kind</a>() == <a class="type" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue" title='llvm::PseudoSourceValue' data-ref="llvm::PseudoSourceValue" data-ref-filename="llvm..PseudoSourceValue">PseudoSourceValue</a>::<a class="enum" href="../../../include/llvm/CodeGen/PseudoSourceValue.h.html#llvm::PseudoSourceValue::ConstantPool" title='llvm::PseudoSourceValue::ConstantPool' data-ref="llvm::PseudoSourceValue::ConstantPool" data-ref-filename="llvm..PseudoSourceValue..ConstantPool">ConstantPool</a>;</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" title='llvm::PPCInstrInfo::generateLoadForNewConst' data-ref="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE" data-ref-filename="_ZNK4llvm12PPCInstrInfo23generateLoadForNewConstEjPNS_12MachineInstrEPNS_4TypeERNS_15SmallVectorImplIS2_EE">generateLoadForNewConst</dfn>(</td></tr>
<tr><th id="686">686</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="109Idx" title='Idx' data-type='unsigned int' data-ref="109Idx" data-ref-filename="109Idx">Idx</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="110MI" title='MI' data-type='llvm::MachineInstr *' data-ref="110MI" data-ref-filename="110MI">MI</dfn>, <a class="type" href="../../../include/llvm/IR/Type.h.html#llvm::Type" title='llvm::Type' data-ref="llvm::Type" data-ref-filename="llvm..Type">Type</a> *<dfn class="local col1 decl" id="111Ty" title='Ty' data-type='llvm::Type *' data-ref="111Ty" data-ref-filename="111Ty">Ty</dfn>,</td></tr>
<tr><th id="687">687</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col2 decl" id="112InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="112InsInstrs" data-ref-filename="112InsInstrs">InsInstrs</dfn>) <em>const</em> {</td></tr>
<tr><th id="688">688</th><td>  <i>// Now we only support PPC64, Medium code model and P9 with vector.</i></td></tr>
<tr><th id="689">689</th><td><i>  // We have immutable pattern to access const pool. See function</i></td></tr>
<tr><th id="690">690</th><td><i>  // shouldReduceRegisterPressure.</i></td></tr>
<tr><th id="691">691</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Subtarget.isPPC64() &amp;&amp; Subtarget.hasP9Vector() &amp;&amp;</td></tr>
<tr><th id="692">692</th><td>          Subtarget.getTargetMachine().getCodeModel() == CodeModel::Medium) &amp;&amp;</td></tr>
<tr><th id="693">693</th><td>         <q>"Target not supported!\n"</q>);</td></tr>
<tr><th id="694">694</th><td></td></tr>
<tr><th id="695">695</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="113MF" title='MF' data-type='llvm::MachineFunction *' data-ref="113MF" data-ref-filename="113MF">MF</dfn> = <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI" data-ref-filename="110MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="696">696</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="114MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="114MRI" data-ref-filename="114MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <i>// Generate ADDIStocHA8</i></td></tr>
<tr><th id="699">699</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="115VReg1" title='VReg1' data-type='llvm::Register' data-ref="115VReg1" data-ref-filename="115VReg1">VReg1</dfn> = <a class="local col4 ref" href="#114MRI" title='MRI' data-ref="114MRI" data-ref-filename="114MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_and_G8RC_NOX0RegClass" title='llvm::PPC::G8RC_and_G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_and_G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_and_G8RC_NOX0RegClass">G8RC_and_G8RC_NOX0RegClass</a>);</td></tr>
<tr><th id="700">700</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="116TOCOffset" title='TOCOffset' data-type='llvm::MachineInstrBuilder' data-ref="116TOCOffset" data-ref-filename="116TOCOffset">TOCOffset</dfn> =</td></tr>
<tr><th id="701">701</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a></span>, <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI" data-ref-filename="110MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIStocHA8" title='llvm::PPC::ADDIStocHA8' data-ref="llvm::PPC::ADDIStocHA8" data-ref-filename="llvm..PPC..ADDIStocHA8">ADDIStocHA8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#115VReg1" title='VReg1' data-ref="115VReg1" data-ref-filename="115VReg1">VReg1</a>)</td></tr>
<tr><th id="702">702</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X2" title='llvm::PPC::X2' data-ref="llvm::PPC::X2" data-ref-filename="llvm..PPC..X2">X2</a>)</td></tr>
<tr><th id="703">703</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col9 ref" href="#109Idx" title='Idx' data-ref="109Idx" data-ref-filename="109Idx">Idx</a>);</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Ty-&gt;isFloatTy() || Ty-&gt;isDoubleTy()) &amp;&amp;</td></tr>
<tr><th id="706">706</th><td>         <q>"Only float and double are supported!"</q>);</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="117LoadOpcode" title='LoadOpcode' data-type='unsigned int' data-ref="117LoadOpcode" data-ref-filename="117LoadOpcode">LoadOpcode</dfn>;</td></tr>
<tr><th id="709">709</th><td>  <i>// Should be float type or double type.</i></td></tr>
<tr><th id="710">710</th><td>  <b>if</b> (<a class="local col1 ref" href="#111Ty" title='Ty' data-ref="111Ty" data-ref-filename="111Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type9isFloatTyEv" title='llvm::Type::isFloatTy' data-ref="_ZNK4llvm4Type9isFloatTyEv" data-ref-filename="_ZNK4llvm4Type9isFloatTyEv">isFloatTy</a>())</td></tr>
<tr><th id="711">711</th><td>    <a class="local col7 ref" href="#117LoadOpcode" title='LoadOpcode' data-ref="117LoadOpcode" data-ref-filename="117LoadOpcode">LoadOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>;</td></tr>
<tr><th id="712">712</th><td>  <b>else</b></td></tr>
<tr><th id="713">713</th><td>    <a class="local col7 ref" href="#117LoadOpcode" title='LoadOpcode' data-ref="117LoadOpcode" data-ref-filename="117LoadOpcode">LoadOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>;</td></tr>
<tr><th id="714">714</th><td></td></tr>
<tr><th id="715">715</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="118RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="118RC" data-ref-filename="118RC">RC</dfn> = <a class="local col4 ref" href="#114MRI" title='MRI' data-ref="114MRI" data-ref-filename="114MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI" data-ref-filename="110MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="716">716</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="119VReg2" title='VReg2' data-type='llvm::Register' data-ref="119VReg2" data-ref-filename="119VReg2">VReg2</dfn> = <a class="local col4 ref" href="#114MRI" title='MRI' data-ref="114MRI" data-ref-filename="114MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#118RC" title='RC' data-ref="118RC" data-ref-filename="118RC">RC</a>);</td></tr>
<tr><th id="717">717</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col0 decl" id="120MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="120MMO" data-ref-filename="120MMO">MMO</dfn> = <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="718">718</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" title='llvm::MachinePointerInfo::getConstantPool' data-ref="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE" data-ref-filename="_ZN4llvm18MachinePointerInfo15getConstantPoolERNS_15MachineFunctionE">getConstantPool</a>(<span class='refarg'>*<a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a></span>), <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>,</td></tr>
<tr><th id="719">719</th><td>      <a class="local col1 ref" href="#111Ty" title='Ty' data-ref="111Ty" data-ref-filename="111Ty">Ty</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Type.h.html#_ZNK4llvm4Type19getScalarSizeInBitsEv" title='llvm::Type::getScalarSizeInBits' data-ref="_ZNK4llvm4Type19getScalarSizeInBitsEv" data-ref-filename="_ZNK4llvm4Type19getScalarSizeInBitsEv">getScalarSizeInBits</a>() / <var>8</var>, <a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction13getDataLayoutEv" title='llvm::MachineFunction::getDataLayout' data-ref="_ZNK4llvm15MachineFunction13getDataLayoutEv" data-ref-filename="_ZNK4llvm15MachineFunction13getDataLayoutEv">getDataLayout</a>().<a class="ref fn" href="../../../include/llvm/IR/DataLayout.h.html#_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" title='llvm::DataLayout::getPrefTypeAlign' data-ref="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE" data-ref-filename="_ZNK4llvm10DataLayout16getPrefTypeAlignEPNS_4TypeE">getPrefTypeAlign</a>(<a class="local col1 ref" href="#111Ty" title='Ty' data-ref="111Ty" data-ref-filename="111Ty">Ty</a>));</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>  <i>// Generate Load from constant pool.</i></td></tr>
<tr><th id="722">722</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="121Load" title='Load' data-type='llvm::MachineInstrBuilder' data-ref="121Load" data-ref-filename="121Load">Load</dfn> =</td></tr>
<tr><th id="723">723</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#113MF" title='MF' data-ref="113MF" data-ref-filename="113MF">MF</a></span>, <a class="local col0 ref" href="#110MI" title='MI' data-ref="110MI" data-ref-filename="110MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#117LoadOpcode" title='LoadOpcode' data-ref="117LoadOpcode" data-ref-filename="117LoadOpcode">LoadOpcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#119VReg2" title='VReg2' data-ref="119VReg2" data-ref-filename="119VReg2">VReg2</a>)</td></tr>
<tr><th id="724">724</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col9 ref" href="#109Idx" title='Idx' data-ref="109Idx" data-ref-filename="109Idx">Idx</a>)</td></tr>
<tr><th id="725">725</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#115VReg1" title='VReg1' data-ref="115VReg1" data-ref-filename="115VReg1">VReg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="726">726</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" title='llvm::MachineInstrBuilder::addMemOperand' data-ref="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder13addMemOperandEPNS_17MachineMemOperandE">addMemOperand</a>(<a class="local col0 ref" href="#120MMO" title='MMO' data-ref="120MMO" data-ref-filename="120MMO">MMO</a>);</td></tr>
<tr><th id="727">727</th><td></td></tr>
<tr><th id="728">728</th><td>  <a class="local col1 ref" href="#121Load" title='Load' data-ref="121Load" data-ref-filename="121Load">Load</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::MO_TOC_LO" title='llvm::PPCII::MO_TOC_LO' data-ref="llvm::PPCII::MO_TOC_LO" data-ref-filename="llvm..PPCII..MO_TOC_LO">MO_TOC_LO</a>);</td></tr>
<tr><th id="729">729</th><td></td></tr>
<tr><th id="730">730</th><td>  <i>// Insert the toc load instructions into InsInstrs.</i></td></tr>
<tr><th id="731">731</th><td>  <a class="local col2 ref" href="#112InsInstrs" title='InsInstrs' data-ref="112InsInstrs" data-ref-filename="112InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947" data-ref-filename="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947">insert</a>(<a class="local col2 ref" href="#112InsInstrs" title='InsInstrs' data-ref="112InsInstrs" data-ref-filename="112InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#121Load" title='Load' data-ref="121Load" data-ref-filename="121Load">Load</a>);</td></tr>
<tr><th id="732">732</th><td>  <a class="local col2 ref" href="#112InsInstrs" title='InsInstrs' data-ref="112InsInstrs" data-ref-filename="112InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947" title='llvm::SmallVectorImpl::insert' data-ref="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947" data-ref-filename="_ZN4llvm15SmallVectorImpl6insertENS_23SmallVectorTemplateBaseIT_Xaaaasr31is_trivially_copy_constructibleIS2_EE5valuesr31is_trivially_move_constructibl294947">insert</a>(<a class="local col2 ref" href="#112InsInstrs" title='InsInstrs' data-ref="112InsInstrs" data-ref-filename="112InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#116TOCOffset" title='TOCOffset' data-ref="116TOCOffset" data-ref-filename="116TOCOffset">TOCOffset</a>);</td></tr>
<tr><th id="733">733</th><td>  <b>return</b> <a class="local col9 ref" href="#119VReg2" title='VReg2' data-ref="119VReg2" data-ref-filename="119VReg2">VReg2</a>;</td></tr>
<tr><th id="734">734</th><td>}</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td><i>// This function returns the const value in constant pool if the \p I is a load</i></td></tr>
<tr><th id="737">737</th><td><i>// from constant pool.</i></td></tr>
<tr><th id="738">738</th><td><em>const</em> <a class="type" href="../../../include/llvm/IR/Constant.h.html#llvm::Constant" title='llvm::Constant' data-ref="llvm::Constant" data-ref-filename="llvm..Constant">Constant</a> *</td></tr>
<tr><th id="739">739</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" title='llvm::PPCInstrInfo::getConstantFromConstantPool' data-ref="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getConstantFromConstantPoolEPNS_12MachineInstrE">getConstantFromConstantPool</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="122I" title='I' data-type='llvm::MachineInstr *' data-ref="122I" data-ref-filename="122I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="123MF" title='MF' data-type='llvm::MachineFunction *' data-ref="123MF" data-ref-filename="123MF">MF</dfn> = <a class="local col2 ref" href="#122I" title='I' data-ref="122I" data-ref-filename="122I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="741">741</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="124MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="124MRI" data-ref-filename="124MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="742">742</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col5 decl" id="125MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="125MCP" data-ref-filename="125MCP">MCP</dfn> = <a class="local col3 ref" href="#123MF" title='MF' data-ref="123MF" data-ref-filename="123MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="743">743</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I-&gt;mayLoad() &amp;&amp; <q>"Should be a load instruction.\n"</q>);</td></tr>
<tr><th id="744">744</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="126MO" title='MO' data-type='llvm::MachineOperand' data-ref="126MO" data-ref-filename="126MO">MO</dfn> : <a class="local col2 ref" href="#122I" title='I' data-ref="122I" data-ref-filename="122I">I</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>()) {</td></tr>
<tr><th id="745">745</th><td>    <b>if</b> (!<a class="local col6 ref" href="#126MO" title='MO' data-ref="126MO" data-ref-filename="126MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="746">746</th><td>      <b>continue</b>;</td></tr>
<tr><th id="747">747</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="127Reg" title='Reg' data-type='llvm::Register' data-ref="127Reg" data-ref-filename="127Reg">Reg</dfn> = <a class="local col6 ref" href="#126MO" title='MO' data-ref="126MO" data-ref-filename="126MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="748">748</th><td>    <b>if</b> (<a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <var>0</var> || !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a>))</td></tr>
<tr><th id="749">749</th><td>      <b>continue</b>;</td></tr>
<tr><th id="750">750</th><td>    <i>// Find the toc address.</i></td></tr>
<tr><th id="751">751</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="128DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="128DefMI" data-ref-filename="128DefMI">DefMI</dfn> = <a class="local col4 ref" href="#124MRI" title='MRI' data-ref="124MRI" data-ref-filename="124MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#127Reg" title='Reg' data-ref="127Reg" data-ref-filename="127Reg">Reg</a>);</td></tr>
<tr><th id="752">752</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="129MO2" title='MO2' data-type='llvm::MachineOperand' data-ref="129MO2" data-ref-filename="129MO2">MO2</dfn> : <a class="local col8 ref" href="#128DefMI" title='DefMI' data-ref="128DefMI" data-ref-filename="128DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr4usesEv" title='llvm::MachineInstr::uses' data-ref="_ZN4llvm12MachineInstr4usesEv" data-ref-filename="_ZN4llvm12MachineInstr4usesEv">uses</a>())</td></tr>
<tr><th id="753">753</th><td>      <b>if</b> (<a class="local col9 ref" href="#129MO2" title='MO2' data-ref="129MO2" data-ref-filename="129MO2">MO2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>())</td></tr>
<tr><th id="754">754</th><td>        <b>return</b> (<a class="local col5 ref" href="#125MCP" title='MCP' data-ref="125MCP" data-ref-filename="125MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZNK4llvm19MachineConstantPool12getConstantsEv" title='llvm::MachineConstantPool::getConstants' data-ref="_ZNK4llvm19MachineConstantPool12getConstantsEv" data-ref-filename="_ZNK4llvm19MachineConstantPool12getConstantsEv">getConstants</a>())<span class='ref fn' title='std::vector::operator[]' data-ref="_ZNKSt6vectorixEm" data-ref-filename="_ZNKSt6vectorixEm">[<a class="local col9 ref" href="#129MO2" title='MO2' data-ref="129MO2" data-ref-filename="129MO2">MO2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()]</span>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::Val" title='llvm::MachineConstantPoolEntry::Val' data-ref="llvm::MachineConstantPoolEntry::Val" data-ref-filename="llvm..MachineConstantPoolEntry..Val">Val</a>.<a class="ref field" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" title='llvm::MachineConstantPoolEntry::(anonymous union)::ConstVal' data-ref="llvm::MachineConstantPoolEntry::(anonymous)::ConstVal" data-ref-filename="llvm..MachineConstantPoolEntry..(anonymous)..ConstVal">ConstVal</a>;</td></tr>
<tr><th id="755">755</th><td>  }</td></tr>
<tr><th id="756">756</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="757">757</th><td>}</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::PPCInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</dfn>(</td></tr>
<tr><th id="760">760</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="130Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="130Root" data-ref-filename="130Root">Root</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>&gt; &amp;<dfn class="local col1 decl" id="131Patterns" title='Patterns' data-type='SmallVectorImpl&lt;llvm::MachineCombinerPattern&gt; &amp;' data-ref="131Patterns" data-ref-filename="131Patterns">Patterns</dfn>,</td></tr>
<tr><th id="761">761</th><td>    <em>bool</em> <dfn class="local col2 decl" id="132DoRegPressureReduce" title='DoRegPressureReduce' data-type='bool' data-ref="132DoRegPressureReduce" data-ref-filename="132DoRegPressureReduce">DoRegPressureReduce</dfn>) <em>const</em> {</td></tr>
<tr><th id="762">762</th><td>  <i>// Using the machine combiner in this way is potentially expensive, so</i></td></tr>
<tr><th id="763">763</th><td><i>  // restrict to when aggressive optimizations are desired.</i></td></tr>
<tr><th id="764">764</th><td>  <b>if</b> (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getTargetMachineEv" title='llvm::PPCSubtarget::getTargetMachine' data-ref="_ZNK4llvm12PPCSubtarget16getTargetMachineEv" data-ref-filename="_ZNK4llvm12PPCSubtarget16getTargetMachineEv">getTargetMachine</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine11getOptLevelEv" title='llvm::TargetMachine::getOptLevel' data-ref="_ZNK4llvm13TargetMachine11getOptLevelEv" data-ref-filename="_ZNK4llvm13TargetMachine11getOptLevelEv">getOptLevel</a>() != <span class="namespace">CodeGenOpt::</span><a class="enum" href="../../../include/llvm/Support/CodeGen.h.html#llvm::CodeGenOpt::Aggressive" title='llvm::CodeGenOpt::Aggressive' data-ref="llvm::CodeGenOpt::Aggressive" data-ref-filename="llvm..CodeGenOpt..Aggressive">Aggressive</a>)</td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::PPCInstrInfo::getFMAPatterns' data-ref="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getFMAPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getFMAPatterns</a>(<span class='refarg'><a class="local col0 ref" href="#130Root" title='Root' data-ref="130Root" data-ref-filename="130Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#131Patterns" title='Patterns' data-ref="131Patterns" data-ref-filename="131Patterns">Patterns</a></span>, <a class="local col2 ref" href="#132DoRegPressureReduce" title='DoRegPressureReduce' data-ref="132DoRegPressureReduce" data-ref-filename="132DoRegPressureReduce">DoRegPressureReduce</a>))</td></tr>
<tr><th id="768">768</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" title='llvm::TargetInstrInfo::getMachineCombinerPatterns' data-ref="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb" data-ref-filename="_ZNK4llvm15TargetInstrInfo26getMachineCombinerPatternsERNS_12MachineInstrERNS_15SmallVectorImplINS_22MachineCombinerPatternEEEb">getMachineCombinerPatterns</a>(<span class='refarg'><a class="local col0 ref" href="#130Root" title='Root' data-ref="130Root" data-ref-filename="130Root">Root</a></span>, <span class='refarg'><a class="local col1 ref" href="#131Patterns" title='Patterns' data-ref="131Patterns" data-ref-filename="131Patterns">Patterns</a></span>,</td></tr>
<tr><th id="771">771</th><td>                                                     <a class="local col2 ref" href="#132DoRegPressureReduce" title='DoRegPressureReduce' data-ref="132DoRegPressureReduce" data-ref-filename="132DoRegPressureReduce">DoRegPressureReduce</a>);</td></tr>
<tr><th id="772">772</th><td>}</td></tr>
<tr><th id="773">773</th><td></td></tr>
<tr><th id="774">774</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899" title='llvm::PPCInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899" data-ref-filename="_ZNK4llvm12PPCInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_15227899">genAlternativeCodeSequence</dfn>(</td></tr>
<tr><th id="775">775</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="133Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="133Root" data-ref-filename="133Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col4 decl" id="134Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="134Pattern" data-ref-filename="134Pattern">Pattern</dfn>,</td></tr>
<tr><th id="776">776</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col5 decl" id="135InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="135InsInstrs" data-ref-filename="135InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="777">777</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col6 decl" id="136DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="136DelInstrs" data-ref-filename="136DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="778">778</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="137InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="137InstrIdxForVirtReg" data-ref-filename="137InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="779">779</th><td>  <b>switch</b> (<a class="local col4 ref" href="#134Pattern" title='Pattern' data-ref="134Pattern" data-ref-filename="134Pattern">Pattern</a>) {</td></tr>
<tr><th id="780">780</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>:</td></tr>
<tr><th id="781">781</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>:</td></tr>
<tr><th id="782">782</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>:</td></tr>
<tr><th id="783">783</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</a>:</td></tr>
<tr><th id="784">784</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" title='llvm::PPCInstrInfo::reassociateFMA' data-ref="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" data-ref-filename="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189">reassociateFMA</a>(<span class='refarg'><a class="local col3 ref" href="#133Root" title='Root' data-ref="133Root" data-ref-filename="133Root">Root</a></span>, <a class="local col4 ref" href="#134Pattern" title='Pattern' data-ref="134Pattern" data-ref-filename="134Pattern">Pattern</a>, <span class='refarg'><a class="local col5 ref" href="#135InsInstrs" title='InsInstrs' data-ref="135InsInstrs" data-ref-filename="135InsInstrs">InsInstrs</a></span>, <span class='refarg'><a class="local col6 ref" href="#136DelInstrs" title='DelInstrs' data-ref="136DelInstrs" data-ref-filename="136DelInstrs">DelInstrs</a></span>, <span class='refarg'><a class="local col7 ref" href="#137InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="137InstrIdxForVirtReg" data-ref-filename="137InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>);</td></tr>
<tr><th id="785">785</th><td>    <b>break</b>;</td></tr>
<tr><th id="786">786</th><td>  <b>default</b>:</td></tr>
<tr><th id="787">787</th><td>    <i>// Reassociate default patterns.</i></td></tr>
<tr><th id="788">788</th><td>    <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" title='llvm::TargetInstrInfo::genAlternativeCodeSequence' data-ref="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931" data-ref-filename="_ZNK4llvm15TargetInstrInfo26genAlternativeCodeSequenceERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjN16378931">genAlternativeCodeSequence</a>(<span class='refarg'><a class="local col3 ref" href="#133Root" title='Root' data-ref="133Root" data-ref-filename="133Root">Root</a></span>, <a class="local col4 ref" href="#134Pattern" title='Pattern' data-ref="134Pattern" data-ref-filename="134Pattern">Pattern</a>, <span class='refarg'><a class="local col5 ref" href="#135InsInstrs" title='InsInstrs' data-ref="135InsInstrs" data-ref-filename="135InsInstrs">InsInstrs</a></span>,</td></tr>
<tr><th id="789">789</th><td>                                                <span class='refarg'><a class="local col6 ref" href="#136DelInstrs" title='DelInstrs' data-ref="136DelInstrs" data-ref-filename="136DelInstrs">DelInstrs</a></span>, <span class='refarg'><a class="local col7 ref" href="#137InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="137InstrIdxForVirtReg" data-ref-filename="137InstrIdxForVirtReg">InstrIdxForVirtReg</a></span>);</td></tr>
<tr><th id="790">790</th><td>    <b>break</b>;</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td>}</td></tr>
<tr><th id="793">793</th><td></td></tr>
<tr><th id="794">794</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" title='llvm::PPCInstrInfo::reassociateFMA' data-ref="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189" data-ref-filename="_ZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapInf9768189">reassociateFMA</dfn>(</td></tr>
<tr><th id="795">795</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="138Root" title='Root' data-type='llvm::MachineInstr &amp;' data-ref="138Root" data-ref-filename="138Root">Root</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a> <dfn class="local col9 decl" id="139Pattern" title='Pattern' data-type='llvm::MachineCombinerPattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</dfn>,</td></tr>
<tr><th id="796">796</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="140InsInstrs" title='InsInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</dfn>,</td></tr>
<tr><th id="797">797</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col1 decl" id="141DelInstrs" title='DelInstrs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="141DelInstrs" data-ref-filename="141DelInstrs">DelInstrs</dfn>,</td></tr>
<tr><th id="798">798</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap" data-ref-filename="llvm..DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="142InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-type='DenseMap&lt;unsigned int, unsigned int&gt; &amp;' data-ref="142InstrIdxForVirtReg" data-ref-filename="142InstrIdxForVirtReg">InstrIdxForVirtReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="799">799</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="143MF" title='MF' data-type='llvm::MachineFunction *' data-ref="143MF" data-ref-filename="143MF">MF</dfn> = <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>();</td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="144MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="144MRI" data-ref-filename="144MRI">MRI</dfn> = <a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="801">801</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="145TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="145TRI" data-ref-filename="145TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="802">802</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="146OpC" title='OpC' data-type='llvm::MachineOperand &amp;' data-ref="146OpC" data-ref-filename="146OpC">OpC</dfn> = <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="803">803</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="147RegC" title='RegC' data-type='llvm::Register' data-ref="147RegC" data-ref-filename="147RegC">RegC</dfn> = <a class="local col6 ref" href="#146OpC" title='OpC' data-ref="146OpC" data-ref-filename="146OpC">OpC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="804">804</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="148RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="148RC" data-ref-filename="148RC">RC</dfn> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147RegC" title='RegC' data-ref="147RegC" data-ref-filename="147RegC">RegC</a>);</td></tr>
<tr><th id="805">805</th><td>  <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147RegC" title='RegC' data-ref="147RegC" data-ref-filename="147RegC">RegC</a>, <a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC" data-ref-filename="148RC">RC</a>);</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="149FmaOp" title='FmaOp' data-type='unsigned int' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</dfn> = <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="808">808</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col0 decl" id="150Idx" title='Idx' data-type='int16_t' data-ref="150Idx" data-ref-filename="150Idx">Idx</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" title='llvm::PPCInstrInfo::getFMAOpIdxInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getFMAOpIdxInfoEj">getFMAOpIdxInfo</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>);</td></tr>
<tr><th id="809">809</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Idx &gt;= <var>0</var> &amp;&amp; <q>"Root must be a FMA instruction"</q>);</td></tr>
<tr><th id="810">810</th><td></td></tr>
<tr><th id="811">811</th><td>  <em>bool</em> <dfn class="local col1 decl" id="151IsILPReassociate" title='IsILPReassociate' data-type='bool' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</dfn> =</td></tr>
<tr><th id="812">812</th><td>      (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>) ||</td></tr>
<tr><th id="813">813</th><td>      (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>);</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="152AddOpIdx" title='AddOpIdx' data-type='uint16_t' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</dfn> = <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#150Idx" title='Idx' data-ref="150Idx" data-ref-filename="150Idx">Idx</a>][<a class="macro" href="#290" title="3" data-ref="_M/InfoArrayIdxAddOpIdx">InfoArrayIdxAddOpIdx</a>];</td></tr>
<tr><th id="816">816</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="153FirstMulOpIdx" title='FirstMulOpIdx' data-type='uint16_t' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</dfn> = <a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#150Idx" title='Idx' data-ref="150Idx" data-ref-filename="150Idx">Idx</a>][<a class="macro" href="#291" title="4" data-ref="_M/InfoArrayIdxMULOpIdx">InfoArrayIdxMULOpIdx</a>];</td></tr>
<tr><th id="817">817</th><td></td></tr>
<tr><th id="818">818</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="154Prev" title='Prev' data-type='llvm::MachineInstr *' data-ref="154Prev" data-ref-filename="154Prev">Prev</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="819">819</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155Leaf" title='Leaf' data-type='llvm::MachineInstr *' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="820">820</th><td>  <b>switch</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a>) {</td></tr>
<tr><th id="821">821</th><td>  <b>default</b>:</td></tr>
<tr><th id="822">822</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not recognized pattern!"</q>);</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>:</td></tr>
<tr><th id="824">824</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>:</td></tr>
<tr><th id="825">825</th><td>    <a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="826">826</th><td>    <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="827">827</th><td>    <b>break</b>;</td></tr>
<tr><th id="828">828</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</a>: {</td></tr>
<tr><th id="829">829</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="156MULReg" title='MULReg' data-type='llvm::Register' data-ref="156MULReg" data-ref-filename="156MULReg">MULReg</dfn> =</td></tr>
<tr><th id="830">830</th><td>        <a class="local col5 ref" href="#145TRI" title='TRI' data-ref="145TRI" data-ref-filename="145TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), &amp;<a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>);</td></tr>
<tr><th id="831">831</th><td>    <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#156MULReg" title='MULReg' data-ref="156MULReg" data-ref-filename="156MULReg">MULReg</a>);</td></tr>
<tr><th id="832">832</th><td>    <b>break</b>;</td></tr>
<tr><th id="833">833</th><td>  }</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>: {</td></tr>
<tr><th id="835">835</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="157MULReg" title='MULReg' data-type='llvm::Register' data-ref="157MULReg" data-ref-filename="157MULReg">MULReg</dfn> = <a class="local col5 ref" href="#145TRI" title='TRI' data-ref="145TRI" data-ref-filename="145TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(</td></tr>
<tr><th id="836">836</th><td>        <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), &amp;<a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>);</td></tr>
<tr><th id="837">837</th><td>    <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#157MULReg" title='MULReg' data-ref="157MULReg" data-ref-filename="157MULReg">MULReg</a>);</td></tr>
<tr><th id="838">838</th><td>    <b>break</b>;</td></tr>
<tr><th id="839">839</th><td>  }</td></tr>
<tr><th id="840">840</th><td>  }</td></tr>
<tr><th id="841">841</th><td></td></tr>
<tr><th id="842">842</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="158IntersectedFlags" title='IntersectedFlags' data-type='uint16_t' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</dfn> = <var>0</var>;</td></tr>
<tr><th id="843">843</th><td>  <b>if</b> (<a class="local col1 ref" href="#151IsILPReassociate" title='IsILPReassociate' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</a>)</td></tr>
<tr><th id="844">844</th><td>    <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a> = <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>() &amp; <a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>() &amp; <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="845">845</th><td>  <b>else</b></td></tr>
<tr><th id="846">846</th><td>    <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a> = <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>() &amp; <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="847">847</th><td></td></tr>
<tr><th id="848">848</th><td>  <em>auto</em> <dfn class="local col9 decl" id="159GetOperandInfo" title='GetOperandInfo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:848:25)' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="160Operand" title='Operand' data-type='const llvm::MachineOperand &amp;' data-ref="160Operand" data-ref-filename="160Operand">Operand</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col1 decl" id="161Reg" title='Reg' data-type='llvm::Register &amp;' data-ref="161Reg" data-ref-filename="161Reg">Reg</dfn>,</td></tr>
<tr><th id="849">849</th><td>                            <em>bool</em> &amp;<dfn class="local col2 decl" id="162KillFlag" title='KillFlag' data-type='bool &amp;' data-ref="162KillFlag" data-ref-filename="162KillFlag">KillFlag</dfn>) {</td></tr>
<tr><th id="850">850</th><td>    <a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg" data-ref-filename="161Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col0 ref" href="#160Operand" title='Operand' data-ref="160Operand" data-ref-filename="160Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="851">851</th><td>    <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" title='llvm::MachineRegisterInfo::constrainRegClass' data-ref="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj" data-ref-filename="_ZN4llvm19MachineRegisterInfo17constrainRegClassENS_8RegisterEPKNS_19TargetRegisterClassEj">constrainRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#161Reg" title='Reg' data-ref="161Reg" data-ref-filename="161Reg">Reg</a>, <a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC" data-ref-filename="148RC">RC</a>);</td></tr>
<tr><th id="852">852</th><td>    <a class="local col2 ref" href="#162KillFlag" title='KillFlag' data-ref="162KillFlag" data-ref-filename="162KillFlag">KillFlag</a> = <a class="local col0 ref" href="#160Operand" title='Operand' data-ref="160Operand" data-ref-filename="160Operand">Operand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="853">853</th><td>  };</td></tr>
<tr><th id="854">854</th><td></td></tr>
<tr><th id="855">855</th><td>  <em>auto</em> <dfn class="local col3 decl" id="163GetFMAInstrInfo" title='GetFMAInstrInfo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:855:26)' data-ref="163GetFMAInstrInfo" data-ref-filename="163GetFMAInstrInfo">GetFMAInstrInfo</dfn> = [&amp;](<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="164Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="164Instr" data-ref-filename="164Instr">Instr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col5 decl" id="165MulOp1" title='MulOp1' data-type='llvm::Register &amp;' data-ref="165MulOp1" data-ref-filename="165MulOp1">MulOp1</dfn>,</td></tr>
<tr><th id="856">856</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="166MulOp2" title='MulOp2' data-type='llvm::Register &amp;' data-ref="166MulOp2" data-ref-filename="166MulOp2">MulOp2</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="167AddOp" title='AddOp' data-type='llvm::Register &amp;' data-ref="167AddOp" data-ref-filename="167AddOp">AddOp</dfn>,</td></tr>
<tr><th id="857">857</th><td>                             <em>bool</em> &amp;<dfn class="local col8 decl" id="168MulOp1KillFlag" title='MulOp1KillFlag' data-type='bool &amp;' data-ref="168MulOp1KillFlag" data-ref-filename="168MulOp1KillFlag">MulOp1KillFlag</dfn>, <em>bool</em> &amp;<dfn class="local col9 decl" id="169MulOp2KillFlag" title='MulOp2KillFlag' data-type='bool &amp;' data-ref="169MulOp2KillFlag" data-ref-filename="169MulOp2KillFlag">MulOp2KillFlag</dfn>,</td></tr>
<tr><th id="858">858</th><td>                             <em>bool</em> &amp;<dfn class="local col0 decl" id="170AddOpKillFlag" title='AddOpKillFlag' data-type='bool &amp;' data-ref="170AddOpKillFlag" data-ref-filename="170AddOpKillFlag">AddOpKillFlag</dfn>) {</td></tr>
<tr><th id="859">859</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col4 ref" href="#164Instr" title='Instr' data-ref="164Instr" data-ref-filename="164Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a>), <a class="local col5 ref" href="#165MulOp1" title='MulOp1' data-ref="165MulOp1" data-ref-filename="165MulOp1">MulOp1</a>, <a class="local col8 ref" href="#168MulOp1KillFlag" title='MulOp1KillFlag' data-ref="168MulOp1KillFlag" data-ref-filename="168MulOp1KillFlag">MulOp1KillFlag</a>)</a>;</td></tr>
<tr><th id="860">860</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col4 ref" href="#164Instr" title='Instr' data-ref="164Instr" data-ref-filename="164Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a> + <var>1</var>), <a class="local col6 ref" href="#166MulOp2" title='MulOp2' data-ref="166MulOp2" data-ref-filename="166MulOp2">MulOp2</a>, <a class="local col9 ref" href="#169MulOp2KillFlag" title='MulOp2KillFlag' data-ref="169MulOp2KillFlag" data-ref-filename="169MulOp2KillFlag">MulOp2KillFlag</a>)</a>;</td></tr>
<tr><th id="861">861</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col4 ref" href="#164Instr" title='Instr' data-ref="164Instr" data-ref-filename="164Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>), <a class="local col7 ref" href="#167AddOp" title='AddOp' data-ref="167AddOp" data-ref-filename="167AddOp">AddOp</a>, <a class="local col0 ref" href="#170AddOpKillFlag" title='AddOpKillFlag' data-ref="170AddOpKillFlag" data-ref-filename="170AddOpKillFlag">AddOpKillFlag</a>)</a>;</td></tr>
<tr><th id="862">862</th><td>  };</td></tr>
<tr><th id="863">863</th><td></td></tr>
<tr><th id="864">864</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="171RegM11" title='RegM11' data-type='llvm::Register' data-ref="171RegM11" data-ref-filename="171RegM11">RegM11</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="172RegM12" title='RegM12' data-type='llvm::Register' data-ref="172RegM12" data-ref-filename="172RegM12">RegM12</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="173RegX" title='RegX' data-type='llvm::Register' data-ref="173RegX" data-ref-filename="173RegX">RegX</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col4 decl" id="174RegY" title='RegY' data-type='llvm::Register' data-ref="174RegY" data-ref-filename="174RegY">RegY</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col5 decl" id="175RegM21" title='RegM21' data-type='llvm::Register' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col6 decl" id="176RegM22" title='RegM22' data-type='llvm::Register' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col7 decl" id="177RegM31" title='RegM31' data-type='llvm::Register' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col8 decl" id="178RegM32" title='RegM32' data-type='llvm::Register' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col9 decl" id="179RegA11" title='RegA11' data-type='llvm::Register' data-ref="179RegA11" data-ref-filename="179RegA11">RegA11</dfn>,</td></tr>
<tr><th id="865">865</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col0 decl" id="180RegA21" title='RegA21' data-type='llvm::Register' data-ref="180RegA21" data-ref-filename="180RegA21">RegA21</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col1 decl" id="181RegB" title='RegB' data-type='llvm::Register' data-ref="181RegB" data-ref-filename="181RegB">RegB</dfn>;</td></tr>
<tr><th id="866">866</th><td>  <em>bool</em> <dfn class="local col2 decl" id="182KillX" title='KillX' data-type='bool' data-ref="182KillX" data-ref-filename="182KillX">KillX</dfn> = <b>false</b>, <dfn class="local col3 decl" id="183KillY" title='KillY' data-type='bool' data-ref="183KillY" data-ref-filename="183KillY">KillY</dfn> = <b>false</b>, <dfn class="local col4 decl" id="184KillM11" title='KillM11' data-type='bool' data-ref="184KillM11" data-ref-filename="184KillM11">KillM11</dfn> = <b>false</b>, <dfn class="local col5 decl" id="185KillM12" title='KillM12' data-type='bool' data-ref="185KillM12" data-ref-filename="185KillM12">KillM12</dfn> = <b>false</b>,</td></tr>
<tr><th id="867">867</th><td>       <dfn class="local col6 decl" id="186KillM21" title='KillM21' data-type='bool' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</dfn> = <b>false</b>, <dfn class="local col7 decl" id="187KillM22" title='KillM22' data-type='bool' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</dfn> = <b>false</b>, <dfn class="local col8 decl" id="188KillM31" title='KillM31' data-type='bool' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</dfn> = <b>false</b>, <dfn class="local col9 decl" id="189KillM32" title='KillM32' data-type='bool' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</dfn> = <b>false</b>,</td></tr>
<tr><th id="868">868</th><td>       <dfn class="local col0 decl" id="190KillA11" title='KillA11' data-type='bool' data-ref="190KillA11" data-ref-filename="190KillA11">KillA11</dfn> = <b>false</b>, <dfn class="local col1 decl" id="191KillA21" title='KillA21' data-type='bool' data-ref="191KillA21" data-ref-filename="191KillA21">KillA21</dfn> = <b>false</b>, <dfn class="local col2 decl" id="192KillB" title='KillB' data-type='bool' data-ref="192KillB" data-ref-filename="192KillB">KillB</dfn> = <b>false</b>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>  <a class="local col3 ref" href="#163GetFMAInstrInfo" title='GetFMAInstrInfo' data-ref="163GetFMAInstrInfo" data-ref-filename="163GetFMAInstrInfo">GetFMAInstrInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906">(<a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>, <a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>, <a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>, <a class="local col1 ref" href="#181RegB" title='RegB' data-ref="181RegB" data-ref-filename="181RegB">RegB</a>, <a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>, <a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>, <a class="local col2 ref" href="#192KillB" title='KillB' data-ref="192KillB" data-ref-filename="192KillB">KillB</a>)</a>;</td></tr>
<tr><th id="871">871</th><td></td></tr>
<tr><th id="872">872</th><td>  <b>if</b> (<a class="local col1 ref" href="#151IsILPReassociate" title='IsILPReassociate' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</a>)</td></tr>
<tr><th id="873">873</th><td>    <a class="local col3 ref" href="#163GetFMAInstrInfo" title='GetFMAInstrInfo' data-ref="163GetFMAInstrInfo" data-ref-filename="163GetFMAInstrInfo">GetFMAInstrInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906">(*<a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>, <a class="local col5 ref" href="#175RegM21" title='RegM21' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</a>, <a class="local col6 ref" href="#176RegM22" title='RegM22' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</a>, <a class="local col0 ref" href="#180RegA21" title='RegA21' data-ref="180RegA21" data-ref-filename="180RegA21">RegA21</a>, <a class="local col6 ref" href="#186KillM21" title='KillM21' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</a>, <a class="local col7 ref" href="#187KillM22" title='KillM22' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</a>, <a class="local col1 ref" href="#191KillA21" title='KillA21' data-ref="191KillA21" data-ref-filename="191KillA21">KillA21</a>)</a>;</td></tr>
<tr><th id="874">874</th><td></td></tr>
<tr><th id="875">875</th><td>  <b>if</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>) {</td></tr>
<tr><th id="876">876</th><td>    <a class="local col3 ref" href="#163GetFMAInstrInfo" title='GetFMAInstrInfo' data-ref="163GetFMAInstrInfo" data-ref-filename="163GetFMAInstrInfo">GetFMAInstrInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14029906">(*<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>, <a class="local col1 ref" href="#171RegM11" title='RegM11' data-ref="171RegM11" data-ref-filename="171RegM11">RegM11</a>, <a class="local col2 ref" href="#172RegM12" title='RegM12' data-ref="172RegM12" data-ref-filename="172RegM12">RegM12</a>, <a class="local col9 ref" href="#179RegA11" title='RegA11' data-ref="179RegA11" data-ref-filename="179RegA11">RegA11</a>, <a class="local col4 ref" href="#184KillM11" title='KillM11' data-ref="184KillM11" data-ref-filename="184KillM11">KillM11</a>, <a class="local col5 ref" href="#185KillM12" title='KillM12' data-ref="185KillM12" data-ref-filename="185KillM12">KillM12</a>, <a class="local col0 ref" href="#190KillA11" title='KillA11' data-ref="190KillA11" data-ref-filename="190KillA11">KillA11</a>)</a>;</td></tr>
<tr><th id="877">877</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>), <a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>)</a>;</td></tr>
<tr><th id="878">878</th><td>  } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>) {</td></tr>
<tr><th id="879">879</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>)</a>;</td></tr>
<tr><th id="880">880</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col4 ref" href="#174RegY" title='RegY' data-ref="174RegY" data-ref-filename="174RegY">RegY</a>, <a class="local col3 ref" href="#183KillY" title='KillY' data-ref="183KillY" data-ref-filename="183KillY">KillY</a>)</a>;</td></tr>
<tr><th id="881">881</th><td>  } <b>else</b> {</td></tr>
<tr><th id="882">882</th><td>    <i>// Get FSUB instruction info.</i></td></tr>
<tr><th id="883">883</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>), <a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>)</a>;</td></tr>
<tr><th id="884">884</th><td>    <a class="local col9 ref" href="#159GetOperandInfo" title='GetOperandInfo' data-ref="159GetOperandInfo" data-ref-filename="159GetOperandInfo">GetOperandInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn14227804">(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>), <a class="local col4 ref" href="#174RegY" title='RegY' data-ref="174RegY" data-ref-filename="174RegY">RegY</a>, <a class="local col3 ref" href="#183KillY" title='KillY' data-ref="183KillY" data-ref-filename="183KillY">KillY</a>)</a>;</td></tr>
<tr><th id="885">885</th><td>  }</td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td>  <i>// Create new virtual registers for the new results instead of</i></td></tr>
<tr><th id="888">888</th><td><i>  // recycling legacy ones because the MachineCombiner's computation of the</i></td></tr>
<tr><th id="889">889</th><td><i>  // critical path requires a new register definition rather than an existing</i></td></tr>
<tr><th id="890">890</th><td><i>  // one.</i></td></tr>
<tr><th id="891">891</th><td><i>  // For register pressure reassociation, we only need create one virtual</i></td></tr>
<tr><th id="892">892</th><td><i>  // register for the new fma.</i></td></tr>
<tr><th id="893">893</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="193NewVRA" title='NewVRA' data-type='llvm::Register' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</dfn> = <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC" data-ref-filename="148RC">RC</a>);</td></tr>
<tr><th id="894">894</th><td>  <a class="local col2 ref" href="#142InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="142InstrIdxForVirtReg" data-ref-filename="142InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a></span>, <var>0</var>));</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="194NewVRB" title='NewVRB' data-type='llvm::Register' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="897">897</th><td>  <b>if</b> (<a class="local col1 ref" href="#151IsILPReassociate" title='IsILPReassociate' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</a>) {</td></tr>
<tr><th id="898">898</th><td>    <a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC" data-ref-filename="148RC">RC</a>);</td></tr>
<tr><th id="899">899</th><td>    <a class="local col2 ref" href="#142InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="142InstrIdxForVirtReg" data-ref-filename="142InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a></span>, <var>1</var>));</td></tr>
<tr><th id="900">900</th><td>  }</td></tr>
<tr><th id="901">901</th><td></td></tr>
<tr><th id="902">902</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="195NewVRD" title='NewVRD' data-type='llvm::Register' data-ref="195NewVRD" data-ref-filename="195NewVRD">NewVRD</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="903">903</th><td>  <b>if</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>) {</td></tr>
<tr><th id="904">904</th><td>    <a class="local col5 ref" href="#195NewVRD" title='NewVRD' data-ref="195NewVRD" data-ref-filename="195NewVRD">NewVRD</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#144MRI" title='MRI' data-ref="144MRI" data-ref-filename="144MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col8 ref" href="#148RC" title='RC' data-ref="148RC" data-ref-filename="148RC">RC</a>);</td></tr>
<tr><th id="905">905</th><td>    <a class="local col2 ref" href="#142InstrIdxForVirtReg" title='InstrIdxForVirtReg' data-ref="142InstrIdxForVirtReg" data-ref-filename="142InstrIdxForVirtReg">InstrIdxForVirtReg</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" data-ref-filename="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class='ref fn fake' title='std::pair::pair&lt;_T1, _T2&gt;' data-ref="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt4pairC1EOSt4pairITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<span class='refarg'><a class="local col5 ref" href="#195NewVRD" title='NewVRD' data-ref="195NewVRD" data-ref-filename="195NewVRD">NewVRD</a></span>, <var>2</var>));</td></tr>
<tr><th id="906">906</th><td>  }</td></tr>
<tr><th id="907">907</th><td></td></tr>
<tr><th id="908">908</th><td>  <em>auto</em> <dfn class="local col6 decl" id="196AdjustOperandOrder" title='AdjustOperandOrder' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:908:29)' data-ref="196AdjustOperandOrder" data-ref-filename="196AdjustOperandOrder">AdjustOperandOrder</dfn> = [&amp;](<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="197MI" title='MI' data-type='llvm::MachineInstr *' data-ref="197MI" data-ref-filename="197MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="198RegAdd" title='RegAdd' data-type='llvm::Register' data-ref="198RegAdd" data-ref-filename="198RegAdd">RegAdd</dfn>, <em>bool</em> <dfn class="local col9 decl" id="199KillAdd" title='KillAdd' data-type='bool' data-ref="199KillAdd" data-ref-filename="199KillAdd">KillAdd</dfn>,</td></tr>
<tr><th id="909">909</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="200RegMul1" title='RegMul1' data-type='llvm::Register' data-ref="200RegMul1" data-ref-filename="200RegMul1">RegMul1</dfn>, <em>bool</em> <dfn class="local col1 decl" id="201KillRegMul1" title='KillRegMul1' data-type='bool' data-ref="201KillRegMul1" data-ref-filename="201KillRegMul1">KillRegMul1</dfn>,</td></tr>
<tr><th id="910">910</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="202RegMul2" title='RegMul2' data-type='llvm::Register' data-ref="202RegMul2" data-ref-filename="202RegMul2">RegMul2</dfn>, <em>bool</em> <dfn class="local col3 decl" id="203KillRegMul2" title='KillRegMul2' data-type='bool' data-ref="203KillRegMul2" data-ref-filename="203KillRegMul2">KillRegMul2</dfn>) {</td></tr>
<tr><th id="911">911</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#198RegAdd" title='RegAdd' data-ref="198RegAdd" data-ref-filename="198RegAdd">RegAdd</a>);</td></tr>
<tr><th id="912">912</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col9 ref" href="#199KillAdd" title='KillAdd' data-ref="199KillAdd" data-ref-filename="199KillAdd">KillAdd</a>);</td></tr>
<tr><th id="913">913</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#200RegMul1" title='RegMul1' data-ref="200RegMul1" data-ref-filename="200RegMul1">RegMul1</a>);</td></tr>
<tr><th id="914">914</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col1 ref" href="#201KillRegMul1" title='KillRegMul1' data-ref="201KillRegMul1" data-ref-filename="201KillRegMul1">KillRegMul1</a>);</td></tr>
<tr><th id="915">915</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#202RegMul2" title='RegMul2' data-ref="202RegMul2" data-ref-filename="202RegMul2">RegMul2</a>);</td></tr>
<tr><th id="916">916</th><td>    <a class="local col7 ref" href="#197MI" title='MI' data-ref="197MI" data-ref-filename="197MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#153FirstMulOpIdx" title='FirstMulOpIdx' data-ref="153FirstMulOpIdx" data-ref-filename="153FirstMulOpIdx">FirstMulOpIdx</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col3 ref" href="#203KillRegMul2" title='KillRegMul2' data-ref="203KillRegMul2" data-ref-filename="203KillRegMul2">KillRegMul2</a>);</td></tr>
<tr><th id="917">917</th><td>  };</td></tr>
<tr><th id="918">918</th><td></td></tr>
<tr><th id="919">919</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="204NewARegPressure" title='NewARegPressure' data-type='llvm::MachineInstrBuilder' data-ref="204NewARegPressure" data-ref-filename="204NewARegPressure">NewARegPressure</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="205NewCRegPressure" title='NewCRegPressure' data-type='llvm::MachineInstrBuilder' data-ref="205NewCRegPressure" data-ref-filename="205NewCRegPressure">NewCRegPressure</dfn>;</td></tr>
<tr><th id="920">920</th><td>  <b>switch</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a>) {</td></tr>
<tr><th id="921">921</th><td>  <b>default</b>:</td></tr>
<tr><th id="922">922</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"not recognized pattern!"</q>);</td></tr>
<tr><th id="923">923</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_AMM_BMM">REASSOC_XY_AMM_BMM</a>: {</td></tr>
<tr><th id="924">924</th><td>    <i>// Create new instructions for insertion.</i></td></tr>
<tr><th id="925">925</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="206MINewB" title='MINewB' data-type='llvm::MachineInstrBuilder' data-ref="206MINewB" data-ref-filename="206MINewB">MINewB</dfn> =</td></tr>
<tr><th id="926">926</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a>)</td></tr>
<tr><th id="927">927</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>))</td></tr>
<tr><th id="928">928</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175RegM21" title='RegM21' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#186KillM21" title='KillM21' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</a>))</td></tr>
<tr><th id="929">929</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176RegM22" title='RegM22' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#187KillM22" title='KillM22' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</a>));</td></tr>
<tr><th id="930">930</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="207MINewA" title='MINewA' data-type='llvm::MachineInstrBuilder' data-ref="207MINewA" data-ref-filename="207MINewA">MINewA</dfn> =</td></tr>
<tr><th id="931">931</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>)</td></tr>
<tr><th id="932">932</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174RegY" title='RegY' data-ref="174RegY" data-ref-filename="174RegY">RegY</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#183KillY" title='KillY' data-ref="183KillY" data-ref-filename="183KillY">KillY</a>))</td></tr>
<tr><th id="933">933</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>))</td></tr>
<tr><th id="934">934</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>));</td></tr>
<tr><th id="935">935</th><td>    <i>// If AddOpIdx is not 1, adjust the order.</i></td></tr>
<tr><th id="936">936</th><td>    <b>if</b> (<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a> != <var>1</var>) {</td></tr>
<tr><th id="937">937</th><td>      <a class="local col6 ref" href="#196AdjustOperandOrder" title='AdjustOperandOrder' data-ref="196AdjustOperandOrder" data-ref-filename="196AdjustOperandOrder">AdjustOperandOrder</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#206MINewB" title='MINewB' data-ref="206MINewB" data-ref-filename="206MINewB">MINewB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175RegM21" title='RegM21' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</a>, <a class="local col6 ref" href="#186KillM21" title='KillM21' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176RegM22" title='RegM22' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</a>, <a class="local col7 ref" href="#187KillM22" title='KillM22' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</a>)</a>;</td></tr>
<tr><th id="938">938</th><td>      <a class="local col6 ref" href="#196AdjustOperandOrder" title='AdjustOperandOrder' data-ref="196AdjustOperandOrder" data-ref-filename="196AdjustOperandOrder">AdjustOperandOrder</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#207MINewA" title='MINewA' data-ref="207MINewA" data-ref-filename="207MINewA">MINewA</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174RegY" title='RegY' data-ref="174RegY" data-ref-filename="174RegY">RegY</a>, <a class="local col3 ref" href="#183KillY" title='KillY' data-ref="183KillY" data-ref-filename="183KillY">KillY</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>, <a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>, <a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>)</a>;</td></tr>
<tr><th id="939">939</th><td>    }</td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="208MINewC" title='MINewC' data-type='llvm::MachineInstrBuilder' data-ref="208MINewC" data-ref-filename="208MINewC">MINewC</dfn> =</td></tr>
<tr><th id="942">942</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="943">943</th><td>                <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#150Idx" title='Idx' data-ref="150Idx" data-ref-filename="150Idx">Idx</a>][<a class="macro" href="#288" title="1" data-ref="_M/InfoArrayIdxFAddInst">InfoArrayIdxFAddInst</a>]), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147RegC" title='RegC' data-ref="147RegC" data-ref-filename="147RegC">RegC</a>)</td></tr>
<tr><th id="944">944</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="945">945</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="946">946</th><td></td></tr>
<tr><th id="947">947</th><td>    <i>// Update flags for newly created instructions.</i></td></tr>
<tr><th id="948">948</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#207MINewA" title='MINewA' data-ref="207MINewA" data-ref-filename="207MINewA">MINewA</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="949">949</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#206MINewB" title='MINewB' data-ref="206MINewB" data-ref-filename="206MINewB">MINewB</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="950">950</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#208MINewC" title='MINewC' data-ref="208MINewC" data-ref-filename="208MINewC">MINewC</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="951">951</th><td></td></tr>
<tr><th id="952">952</th><td>    <i>// Record new instructions for insertion.</i></td></tr>
<tr><th id="953">953</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#207MINewA" title='MINewA' data-ref="207MINewA" data-ref-filename="207MINewA">MINewA</a>);</td></tr>
<tr><th id="954">954</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#206MINewB" title='MINewB' data-ref="206MINewB" data-ref-filename="206MINewB">MINewB</a>);</td></tr>
<tr><th id="955">955</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#208MINewC" title='MINewC' data-ref="208MINewC" data-ref-filename="208MINewC">MINewC</a>);</td></tr>
<tr><th id="956">956</th><td>    <b>break</b>;</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" title='llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM' data-ref="llvm::MachineCombinerPattern::REASSOC_XMM_AMM_BMM" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XMM_AMM_BMM">REASSOC_XMM_AMM_BMM</a>: {</td></tr>
<tr><th id="959">959</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(NewVRD &amp;&amp; <q>"new FMA register not created!"</q>);</td></tr>
<tr><th id="960">960</th><td>    <i>// Create new instructions for insertion.</i></td></tr>
<tr><th id="961">961</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="209MINewA" title='MINewA' data-type='llvm::MachineInstrBuilder' data-ref="209MINewA" data-ref-filename="209MINewA">MINewA</dfn> =</td></tr>
<tr><th id="962">962</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="963">963</th><td>                <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#150Idx" title='Idx' data-ref="150Idx" data-ref-filename="150Idx">Idx</a>][<a class="macro" href="#289" title="2" data-ref="_M/InfoArrayIdxFMULInst">InfoArrayIdxFMULInst</a>]), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>)</td></tr>
<tr><th id="964">964</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#171RegM11" title='RegM11' data-ref="171RegM11" data-ref-filename="171RegM11">RegM11</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#184KillM11" title='KillM11' data-ref="184KillM11" data-ref-filename="184KillM11">KillM11</a>))</td></tr>
<tr><th id="965">965</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#172RegM12" title='RegM12' data-ref="172RegM12" data-ref-filename="172RegM12">RegM12</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#185KillM12" title='KillM12' data-ref="185KillM12" data-ref-filename="185KillM12">KillM12</a>));</td></tr>
<tr><th id="966">966</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="210MINewB" title='MINewB' data-type='llvm::MachineInstrBuilder' data-ref="210MINewB" data-ref-filename="210MINewB">MINewB</dfn> =</td></tr>
<tr><th id="967">967</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a>)</td></tr>
<tr><th id="968">968</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>))</td></tr>
<tr><th id="969">969</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175RegM21" title='RegM21' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#186KillM21" title='KillM21' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</a>))</td></tr>
<tr><th id="970">970</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176RegM22" title='RegM22' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#187KillM22" title='KillM22' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</a>));</td></tr>
<tr><th id="971">971</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="211MINewD" title='MINewD' data-type='llvm::MachineInstrBuilder' data-ref="211MINewD" data-ref-filename="211MINewD">MINewD</dfn> =</td></tr>
<tr><th id="972">972</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#195NewVRD" title='NewVRD' data-ref="195NewVRD" data-ref-filename="195NewVRD">NewVRD</a>)</td></tr>
<tr><th id="973">973</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="974">974</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>))</td></tr>
<tr><th id="975">975</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>));</td></tr>
<tr><th id="976">976</th><td>    <i>// If AddOpIdx is not 1, adjust the order.</i></td></tr>
<tr><th id="977">977</th><td>    <b>if</b> (<a class="local col2 ref" href="#152AddOpIdx" title='AddOpIdx' data-ref="152AddOpIdx" data-ref-filename="152AddOpIdx">AddOpIdx</a> != <var>1</var>) {</td></tr>
<tr><th id="978">978</th><td>      <a class="local col6 ref" href="#196AdjustOperandOrder" title='AdjustOperandOrder' data-ref="196AdjustOperandOrder" data-ref-filename="196AdjustOperandOrder">AdjustOperandOrder</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#210MINewB" title='MINewB' data-ref="210MINewB" data-ref-filename="210MINewB">MINewB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#175RegM21" title='RegM21' data-ref="175RegM21" data-ref-filename="175RegM21">RegM21</a>, <a class="local col6 ref" href="#186KillM21" title='KillM21' data-ref="186KillM21" data-ref-filename="186KillM21">KillM21</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#176RegM22" title='RegM22' data-ref="176RegM22" data-ref-filename="176RegM22">RegM22</a>, <a class="local col7 ref" href="#187KillM22" title='KillM22' data-ref="187KillM22" data-ref-filename="187KillM22">KillM22</a>)</a>;</td></tr>
<tr><th id="979">979</th><td>      <a class="local col6 ref" href="#196AdjustOperandOrder" title='AdjustOperandOrder' data-ref="196AdjustOperandOrder" data-ref-filename="196AdjustOperandOrder">AdjustOperandOrder</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#211MINewD" title='MINewD' data-ref="211MINewD" data-ref-filename="211MINewD">MINewD</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>, <b>true</b>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>, <a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>,</a></td></tr>
<tr><th id="980">980</th><td><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" title='llvm::PPCInstrInfo::reassociateFMA(llvm::MachineInstr &amp;, llvm::MachineCombinerPattern, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;, DenseMap&lt;unsigned int, unsigned int&gt; &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674" data-ref-filename="_ZZNK4llvm12PPCInstrInfo14reassociateFMAERNS_12MachineInstrENS_22MachineCombinerPatternERNS_15SmallVectorImplIPS1_EES7_RNS_8DenseMapIjjNS_12DenseMapIn15347674">                         <a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>)</a>;</td></tr>
<tr><th id="981">981</th><td>    }</td></tr>
<tr><th id="982">982</th><td></td></tr>
<tr><th id="983">983</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="212MINewC" title='MINewC' data-type='llvm::MachineInstrBuilder' data-ref="212MINewC" data-ref-filename="212MINewC">MINewC</dfn> =</td></tr>
<tr><th id="984">984</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="985">985</th><td>                <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu ref" href="#FMAOpIdxInfo" title='FMAOpIdxInfo' data-use='r' data-ref="FMAOpIdxInfo" data-ref-filename="FMAOpIdxInfo">FMAOpIdxInfo</a>[<a class="local col0 ref" href="#150Idx" title='Idx' data-ref="150Idx" data-ref-filename="150Idx">Idx</a>][<a class="macro" href="#288" title="1" data-ref="_M/InfoArrayIdxFAddInst">InfoArrayIdxFAddInst</a>]), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147RegC" title='RegC' data-ref="147RegC" data-ref-filename="147RegC">RegC</a>)</td></tr>
<tr><th id="986">986</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#194NewVRB" title='NewVRB' data-ref="194NewVRB" data-ref-filename="194NewVRB">NewVRB</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="987">987</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#195NewVRD" title='NewVRD' data-ref="195NewVRD" data-ref-filename="195NewVRD">NewVRD</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>));</td></tr>
<tr><th id="988">988</th><td></td></tr>
<tr><th id="989">989</th><td>    <i>// Update flags for newly created instructions.</i></td></tr>
<tr><th id="990">990</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#209MINewA" title='MINewA' data-ref="209MINewA" data-ref-filename="209MINewA">MINewA</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="991">991</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#210MINewB" title='MINewB' data-ref="210MINewB" data-ref-filename="210MINewB">MINewB</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="992">992</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#211MINewD" title='MINewD' data-ref="211MINewD" data-ref-filename="211MINewD">MINewD</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="993">993</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#212MINewC" title='MINewC' data-ref="212MINewC" data-ref-filename="212MINewC">MINewC</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>    <i>// Record new instructions for insertion.</i></td></tr>
<tr><th id="996">996</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col9 ref" href="#209MINewA" title='MINewA' data-ref="209MINewA" data-ref-filename="209MINewA">MINewA</a>);</td></tr>
<tr><th id="997">997</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#210MINewB" title='MINewB' data-ref="210MINewB" data-ref-filename="210MINewB">MINewB</a>);</td></tr>
<tr><th id="998">998</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col1 ref" href="#211MINewD" title='MINewD' data-ref="211MINewD" data-ref-filename="211MINewD">MINewD</a>);</td></tr>
<tr><th id="999">999</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#212MINewC" title='MINewC' data-ref="212MINewC" data-ref-filename="212MINewC">MINewC</a>);</td></tr>
<tr><th id="1000">1000</th><td>    <b>break</b>;</td></tr>
<tr><th id="1001">1001</th><td>  }</td></tr>
<tr><th id="1002">1002</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BAC" title='llvm::MachineCombinerPattern::REASSOC_XY_BAC' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BAC" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BAC">REASSOC_XY_BAC</a>:</td></tr>
<tr><th id="1003">1003</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>: {</td></tr>
<tr><th id="1004">1004</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col3 decl" id="213VarReg" title='VarReg' data-type='llvm::Register' data-ref="213VarReg" data-ref-filename="213VarReg">VarReg</dfn>;</td></tr>
<tr><th id="1005">1005</th><td>    <em>bool</em> <dfn class="local col4 decl" id="214KillVarReg" title='KillVarReg' data-type='bool' data-ref="214KillVarReg" data-ref-filename="214KillVarReg">KillVarReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="1006">1006</th><td>    <b>if</b> (<a class="local col9 ref" href="#139Pattern" title='Pattern' data-ref="139Pattern" data-ref-filename="139Pattern">Pattern</a> == <a class="type" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern" title='llvm::MachineCombinerPattern' data-ref="llvm::MachineCombinerPattern" data-ref-filename="llvm..MachineCombinerPattern">MachineCombinerPattern</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineCombinerPattern.h.html#llvm::MachineCombinerPattern::REASSOC_XY_BCA" title='llvm::MachineCombinerPattern::REASSOC_XY_BCA' data-ref="llvm::MachineCombinerPattern::REASSOC_XY_BCA" data-ref-filename="llvm..MachineCombinerPattern..REASSOC_XY_BCA">REASSOC_XY_BCA</a>) {</td></tr>
<tr><th id="1007">1007</th><td>      <a class="local col3 ref" href="#213VarReg" title='VarReg' data-ref="213VarReg" data-ref-filename="213VarReg">VarReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col7 ref" href="#177RegM31" title='RegM31' data-ref="177RegM31" data-ref-filename="177RegM31">RegM31</a>;</td></tr>
<tr><th id="1008">1008</th><td>      <a class="local col4 ref" href="#214KillVarReg" title='KillVarReg' data-ref="214KillVarReg" data-ref-filename="214KillVarReg">KillVarReg</a> = <a class="local col8 ref" href="#188KillM31" title='KillM31' data-ref="188KillM31" data-ref-filename="188KillM31">KillM31</a>;</td></tr>
<tr><th id="1009">1009</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1010">1010</th><td>      <a class="local col3 ref" href="#213VarReg" title='VarReg' data-ref="213VarReg" data-ref-filename="213VarReg">VarReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col8 ref" href="#178RegM32" title='RegM32' data-ref="178RegM32" data-ref-filename="178RegM32">RegM32</a>;</td></tr>
<tr><th id="1011">1011</th><td>      <a class="local col4 ref" href="#214KillVarReg" title='KillVarReg' data-ref="214KillVarReg" data-ref-filename="214KillVarReg">KillVarReg</a> = <a class="local col9 ref" href="#189KillM32" title='KillM32' data-ref="189KillM32" data-ref-filename="189KillM32">KillM32</a>;</td></tr>
<tr><th id="1012">1012</th><td>    }</td></tr>
<tr><th id="1013">1013</th><td>    <i>// We don't want to get negative const from memory pool too early, as the</i></td></tr>
<tr><th id="1014">1014</th><td><i>    // created entry will not be deleted even if it has no users. Since all</i></td></tr>
<tr><th id="1015">1015</th><td><i>    // operand of Leaf and Root are virtual register, we use zero register</i></td></tr>
<tr><th id="1016">1016</th><td><i>    // here as a placeholder. When the InsInstrs is selected in</i></td></tr>
<tr><th id="1017">1017</th><td><i>    // MachineCombiner, we call finalizeInsInstrs to replace the zero register</i></td></tr>
<tr><th id="1018">1018</th><td><i>    // with a virtual register which is a load from constant pool.</i></td></tr>
<tr><th id="1019">1019</th><td>    <a class="local col4 ref" href="#204NewARegPressure" title='NewARegPressure' data-ref="204NewARegPressure" data-ref-filename="204NewARegPressure">NewARegPressure</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>)</td></tr>
<tr><th id="1020">1020</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#181RegB" title='RegB' data-ref="181RegB" data-ref-filename="181RegB">RegB</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#181RegB" title='RegB' data-ref="181RegB" data-ref-filename="181RegB">RegB</a>))</td></tr>
<tr><th id="1021">1021</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#174RegY" title='RegY' data-ref="174RegY" data-ref-filename="174RegY">RegY</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col3 ref" href="#183KillY" title='KillY' data-ref="183KillY" data-ref-filename="183KillY">KillY</a>))</td></tr>
<tr><th id="1022">1022</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a>);</td></tr>
<tr><th id="1023">1023</th><td>    <a class="local col5 ref" href="#205NewCRegPressure" title='NewCRegPressure' data-ref="205NewCRegPressure" data-ref-filename="205NewCRegPressure">NewCRegPressure</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#143MF" title='MF' data-ref="143MF" data-ref-filename="143MF">MF</a></span>, <a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#149FmaOp" title='FmaOp' data-ref="149FmaOp" data-ref-filename="149FmaOp">FmaOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#147RegC" title='RegC' data-ref="147RegC" data-ref-filename="147RegC">RegC</a>)</td></tr>
<tr><th id="1024">1024</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#193NewVRA" title='NewVRA' data-ref="193NewVRA" data-ref-filename="193NewVRA">NewVRA</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<b>true</b>))</td></tr>
<tr><th id="1025">1025</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#173RegX" title='RegX' data-ref="173RegX" data-ref-filename="173RegX">RegX</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#182KillX" title='KillX' data-ref="182KillX" data-ref-filename="182KillX">KillX</a>))</td></tr>
<tr><th id="1026">1026</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#213VarReg" title='VarReg' data-ref="213VarReg" data-ref-filename="213VarReg">VarReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col4 ref" href="#214KillVarReg" title='KillVarReg' data-ref="214KillVarReg" data-ref-filename="214KillVarReg">KillVarReg</a>));</td></tr>
<tr><th id="1027">1027</th><td>    <i>// For now, we only support xsmaddadp/xsmaddasp, their add operand are</i></td></tr>
<tr><th id="1028">1028</th><td><i>    // both at index 1, no need to adjust.</i></td></tr>
<tr><th id="1029">1029</th><td><i>    // FIXME: when add more fma instructions support, like fma/fmas, adjust</i></td></tr>
<tr><th id="1030">1030</th><td><i>    // the operand index here.</i></td></tr>
<tr><th id="1031">1031</th><td>    <b>break</b>;</td></tr>
<tr><th id="1032">1032</th><td>  }</td></tr>
<tr><th id="1033">1033</th><td>  }</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td>  <b>if</b> (!<a class="local col1 ref" href="#151IsILPReassociate" title='IsILPReassociate' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</a>) {</td></tr>
<tr><th id="1036">1036</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#204NewARegPressure" title='NewARegPressure' data-ref="204NewARegPressure" data-ref-filename="204NewARegPressure">NewARegPressure</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="1037">1037</th><td>    <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" title='llvm::PPCInstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt" data-ref-filename="_ZNK4llvm12PPCInstrInfo21setSpecialOperandAttrERNS_12MachineInstrEt">setSpecialOperandAttr</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#205NewCRegPressure" title='NewCRegPressure' data-ref="205NewCRegPressure" data-ref-filename="205NewCRegPressure">NewCRegPressure</a></span>, <a class="local col8 ref" href="#158IntersectedFlags" title='IntersectedFlags' data-ref="158IntersectedFlags" data-ref-filename="158IntersectedFlags">IntersectedFlags</a>);</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col4 ref" href="#204NewARegPressure" title='NewARegPressure' data-ref="204NewARegPressure" data-ref-filename="204NewARegPressure">NewARegPressure</a>);</td></tr>
<tr><th id="1040">1040</th><td>    <a class="local col0 ref" href="#140InsInstrs" title='InsInstrs' data-ref="140InsInstrs" data-ref-filename="140InsInstrs">InsInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#205NewCRegPressure" title='NewCRegPressure' data-ref="205NewCRegPressure" data-ref-filename="205NewCRegPressure">NewCRegPressure</a>);</td></tr>
<tr><th id="1041">1041</th><td>  }</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!InsInstrs.empty() &amp;&amp;</td></tr>
<tr><th id="1044">1044</th><td>         <q>"Insertion instructions set should not be empty!"</q>);</td></tr>
<tr><th id="1045">1045</th><td></td></tr>
<tr><th id="1046">1046</th><td>  <i>// Record old instructions for deletion.</i></td></tr>
<tr><th id="1047">1047</th><td>  <a class="local col1 ref" href="#141DelInstrs" title='DelInstrs' data-ref="141DelInstrs" data-ref-filename="141DelInstrs">DelInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#155Leaf" title='Leaf' data-ref="155Leaf" data-ref-filename="155Leaf">Leaf</a>);</td></tr>
<tr><th id="1048">1048</th><td>  <b>if</b> (<a class="local col1 ref" href="#151IsILPReassociate" title='IsILPReassociate' data-ref="151IsILPReassociate" data-ref-filename="151IsILPReassociate">IsILPReassociate</a>)</td></tr>
<tr><th id="1049">1049</th><td>    <a class="local col1 ref" href="#141DelInstrs" title='DelInstrs' data-ref="141DelInstrs" data-ref-filename="141DelInstrs">DelInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#154Prev" title='Prev' data-ref="154Prev" data-ref-filename="154Prev">Prev</a>);</td></tr>
<tr><th id="1050">1050</th><td>  <a class="local col1 ref" href="#141DelInstrs" title='DelInstrs' data-ref="141DelInstrs" data-ref-filename="141DelInstrs">DelInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col8 ref" href="#138Root" title='Root' data-ref="138Root" data-ref-filename="138Root">Root</a>);</td></tr>
<tr><th id="1051">1051</th><td>}</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><i>// Detect 32 -&gt; 64-bit extensions where we may reuse the low sub-register.</i></td></tr>
<tr><th id="1054">1054</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" title='llvm::PPCInstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERNS_8RegisterES5_Rj">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="215MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="215MI" data-ref-filename="215MI">MI</dfn>,</td></tr>
<tr><th id="1055">1055</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col6 decl" id="216SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="216SrcReg" data-ref-filename="216SrcReg">SrcReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="217DstReg" title='DstReg' data-type='llvm::Register &amp;' data-ref="217DstReg" data-ref-filename="217DstReg">DstReg</dfn>,</td></tr>
<tr><th id="1056">1056</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col8 decl" id="218SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="218SubIdx" data-ref-filename="218SubIdx">SubIdx</dfn>) <em>const</em> {</td></tr>
<tr><th id="1057">1057</th><td>  <b>switch</b> (<a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1058">1058</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1059">1059</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a>:</td></tr>
<tr><th id="1060">1060</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32" title='llvm::PPC::EXTSW_32' data-ref="llvm::PPC::EXTSW_32" data-ref-filename="llvm..PPC..EXTSW_32">EXTSW_32</a>:</td></tr>
<tr><th id="1061">1061</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a>:</td></tr>
<tr><th id="1062">1062</th><td>    <a class="local col6 ref" href="#216SrcReg" title='SrcReg' data-ref="216SrcReg" data-ref-filename="216SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1063">1063</th><td>    <a class="local col7 ref" href="#217DstReg" title='DstReg' data-ref="217DstReg" data-ref-filename="217DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col5 ref" href="#215MI" title='MI' data-ref="215MI" data-ref-filename="215MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1064">1064</th><td>    <a class="local col8 ref" href="#218SubIdx" title='SubIdx' data-ref="218SubIdx" data-ref-filename="218SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_32" title='llvm::PPC::sub_32' data-ref="llvm::PPC::sub_32" data-ref-filename="llvm..PPC..sub_32">sub_32</a>;</td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1066">1066</th><td>  }</td></tr>
<tr><th id="1067">1067</th><td>}</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12PPCInstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="219MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="219MI" data-ref-filename="219MI">MI</dfn>,</td></tr>
<tr><th id="1070">1070</th><td>                                           <em>int</em> &amp;<dfn class="local col0 decl" id="220FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="220FrameIndex" data-ref-filename="220FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1071">1071</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221Opcode" title='Opcode' data-type='unsigned int' data-ref="221Opcode" data-ref-filename="221Opcode">Opcode</dfn> = <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1072">1072</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col2 decl" id="222OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="222OpcodesForSpill" data-ref-filename="222OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1073">1073</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col3 decl" id="223End" title='End' data-type='const unsigned int *' data-ref="223End" data-ref-filename="223End">End</dfn> = <a class="local col2 ref" href="#222OpcodesForSpill" title='OpcodesForSpill' data-ref="222OpcodesForSpill" data-ref-filename="222OpcodesForSpill">OpcodesForSpill</a> + <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_LastOpcodeSpill" title='llvm::SOK_LastOpcodeSpill' data-ref="llvm::SOK_LastOpcodeSpill" data-ref-filename="llvm..SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>;</td></tr>
<tr><th id="1074">1074</th><td></td></tr>
<tr><th id="1075">1075</th><td>  <b>if</b> (<a class="local col3 ref" href="#223End" title='End' data-ref="223End" data-ref-filename="223End">End</a> != <span class="namespace">std::</span><span class='ref fn' title='std::find' data-ref="_ZSt4findT_S_RKT0_" data-ref-filename="_ZSt4findT_S_RKT0_">find</span>(<a class="local col2 ref" href="#222OpcodesForSpill" title='OpcodesForSpill' data-ref="222OpcodesForSpill" data-ref-filename="222OpcodesForSpill">OpcodesForSpill</a>, <a class="local col3 ref" href="#223End" title='End' data-ref="223End" data-ref-filename="223End">End</a>, <a class="local col1 ref" href="#221Opcode" title='Opcode' data-ref="221Opcode" data-ref-filename="221Opcode">Opcode</a>)) {</td></tr>
<tr><th id="1076">1076</th><td>    <i>// Check for the operands added by addFrameReference (the immediate is the</i></td></tr>
<tr><th id="1077">1077</th><td><i>    // offset which defaults to 0).</i></td></tr>
<tr><th id="1078">1078</th><td>    <b>if</b> (<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp;</td></tr>
<tr><th id="1079">1079</th><td>        <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1080">1080</th><td>      <a class="local col0 ref" href="#220FrameIndex" title='FrameIndex' data-ref="220FrameIndex" data-ref-filename="220FrameIndex">FrameIndex</a> = <a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1081">1081</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#219MI" title='MI' data-ref="219MI" data-ref-filename="219MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1082">1082</th><td>    }</td></tr>
<tr><th id="1083">1083</th><td>  }</td></tr>
<tr><th id="1084">1084</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1085">1085</th><td>}</td></tr>
<tr><th id="1086">1086</th><td></td></tr>
<tr><th id="1087">1087</th><td><i>// For opcodes with the ReMaterializable flag set, this function is called to</i></td></tr>
<tr><th id="1088">1088</th><td><i>// verify the instruction is really rematable.</i></td></tr>
<tr><th id="1089">1089</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::PPCInstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" data-ref-filename="_ZNK4llvm12PPCInstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="224MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="224MI" data-ref-filename="224MI">MI</dfn>,</td></tr>
<tr><th id="1090">1090</th><td>                                                     <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis" data-ref-filename="llvm..AliasAnalysis">AliasAnalysis</a> *<dfn class="local col5 decl" id="225AA" title='AA' data-type='llvm::AliasAnalysis *' data-ref="225AA" data-ref-filename="225AA">AA</dfn>) <em>const</em> {</td></tr>
<tr><th id="1091">1091</th><td>  <b>switch</b> (<a class="local col4 ref" href="#224MI" title='MI' data-ref="224MI" data-ref-filename="224MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="1092">1092</th><td>  <b>default</b>:</td></tr>
<tr><th id="1093">1093</th><td>    <i>// This function should only be called for opcodes with the ReMaterializable</i></td></tr>
<tr><th id="1094">1094</th><td><i>    // flag set.</i></td></tr>
<tr><th id="1095">1095</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown rematerializable operation!"</q>);</td></tr>
<tr><th id="1096">1096</th><td>    <b>break</b>;</td></tr>
<tr><th id="1097">1097</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>:</td></tr>
<tr><th id="1098">1098</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>:</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a>:</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a>:</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIStocHA" title='llvm::PPC::ADDIStocHA' data-ref="llvm::PPC::ADDIStocHA" data-ref-filename="llvm..PPC..ADDIStocHA">ADDIStocHA</a>:</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIStocHA8" title='llvm::PPC::ADDIStocHA8' data-ref="llvm::PPC::ADDIStocHA8" data-ref-filename="llvm..PPC..ADDIStocHA8">ADDIStocHA8</a>:</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDItocL" title='llvm::PPC::ADDItocL' data-ref="llvm::PPC::ADDItocL" data-ref-filename="llvm..PPC..ADDItocL">ADDItocL</a>:</td></tr>
<tr><th id="1104">1104</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LOAD_STACK_GUARD" title='llvm::PPC::LOAD_STACK_GUARD' data-ref="llvm::PPC::LOAD_STACK_GUARD" data-ref-filename="llvm..PPC..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>:</td></tr>
<tr><th id="1105">1105</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLXORz" title='llvm::PPC::XXLXORz' data-ref="llvm::PPC::XXLXORz" data-ref-filename="llvm..PPC..XXLXORz">XXLXORz</a>:</td></tr>
<tr><th id="1106">1106</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLXORspz" title='llvm::PPC::XXLXORspz' data-ref="llvm::PPC::XXLXORspz" data-ref-filename="llvm..PPC..XXLXORspz">XXLXORspz</a>:</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLXORdpz" title='llvm::PPC::XXLXORdpz' data-ref="llvm::PPC::XXLXORdpz" data-ref-filename="llvm..PPC..XXLXORdpz">XXLXORdpz</a>:</td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLEQVOnes" title='llvm::PPC::XXLEQVOnes' data-ref="llvm::PPC::XXLEQVOnes" data-ref-filename="llvm..PPC..XXLEQVOnes">XXLEQVOnes</a>:</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SET0B" title='llvm::PPC::V_SET0B' data-ref="llvm::PPC::V_SET0B" data-ref-filename="llvm..PPC..V_SET0B">V_SET0B</a>:</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SET0H" title='llvm::PPC::V_SET0H' data-ref="llvm::PPC::V_SET0H" data-ref-filename="llvm..PPC..V_SET0H">V_SET0H</a>:</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SET0" title='llvm::PPC::V_SET0' data-ref="llvm::PPC::V_SET0" data-ref-filename="llvm..PPC..V_SET0">V_SET0</a>:</td></tr>
<tr><th id="1112">1112</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SETALLONESB" title='llvm::PPC::V_SETALLONESB' data-ref="llvm::PPC::V_SETALLONESB" data-ref-filename="llvm..PPC..V_SETALLONESB">V_SETALLONESB</a>:</td></tr>
<tr><th id="1113">1113</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SETALLONESH" title='llvm::PPC::V_SETALLONESH' data-ref="llvm::PPC::V_SETALLONESH" data-ref-filename="llvm..PPC..V_SETALLONESH">V_SETALLONESH</a>:</td></tr>
<tr><th id="1114">1114</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::V_SETALLONES" title='llvm::PPC::V_SETALLONES' data-ref="llvm::PPC::V_SETALLONES" data-ref-filename="llvm..PPC..V_SETALLONES">V_SETALLONES</a>:</td></tr>
<tr><th id="1115">1115</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRSET" title='llvm::PPC::CRSET' data-ref="llvm::PPC::CRSET" data-ref-filename="llvm..PPC..CRSET">CRSET</a>:</td></tr>
<tr><th id="1116">1116</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CRUNSET" title='llvm::PPC::CRUNSET' data-ref="llvm::PPC::CRUNSET" data-ref-filename="llvm..PPC..CRUNSET">CRUNSET</a>:</td></tr>
<tr><th id="1117">1117</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXSETACCZ" title='llvm::PPC::XXSETACCZ' data-ref="llvm::PPC::XXSETACCZ" data-ref-filename="llvm..PPC..XXSETACCZ">XXSETACCZ</a>:</td></tr>
<tr><th id="1118">1118</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1119">1119</th><td>  }</td></tr>
<tr><th id="1120">1120</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1121">1121</th><td>}</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::PPCInstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" data-ref-filename="_ZNK4llvm12PPCInstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="226MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="226MI" data-ref-filename="226MI">MI</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                          <em>int</em> &amp;<dfn class="local col7 decl" id="227FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="227FrameIndex" data-ref-filename="227FrameIndex">FrameIndex</dfn>) <em>const</em> {</td></tr>
<tr><th id="1125">1125</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="228Opcode" title='Opcode' data-type='unsigned int' data-ref="228Opcode" data-ref-filename="228Opcode">Opcode</dfn> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1126">1126</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col9 decl" id="229OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="229OpcodesForSpill" data-ref-filename="229OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1127">1127</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col0 decl" id="230End" title='End' data-type='const unsigned int *' data-ref="230End" data-ref-filename="230End">End</dfn> = <a class="local col9 ref" href="#229OpcodesForSpill" title='OpcodesForSpill' data-ref="229OpcodesForSpill" data-ref-filename="229OpcodesForSpill">OpcodesForSpill</a> + <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_LastOpcodeSpill" title='llvm::SOK_LastOpcodeSpill' data-ref="llvm::SOK_LastOpcodeSpill" data-ref-filename="llvm..SOK_LastOpcodeSpill">SOK_LastOpcodeSpill</a>;</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <b>if</b> (<a class="local col0 ref" href="#230End" title='End' data-ref="230End" data-ref-filename="230End">End</a> != <span class="namespace">std::</span><span class='ref fn' title='std::find' data-ref="_ZSt4findT_S_RKT0_" data-ref-filename="_ZSt4findT_S_RKT0_">find</span>(<a class="local col9 ref" href="#229OpcodesForSpill" title='OpcodesForSpill' data-ref="229OpcodesForSpill" data-ref-filename="229OpcodesForSpill">OpcodesForSpill</a>, <a class="local col0 ref" href="#230End" title='End' data-ref="230End" data-ref-filename="230End">End</a>, <a class="local col8 ref" href="#228Opcode" title='Opcode' data-ref="228Opcode" data-ref-filename="228Opcode">Opcode</a>)) {</td></tr>
<tr><th id="1130">1130</th><td>    <b>if</b> (<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; !<a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp;&amp;</td></tr>
<tr><th id="1131">1131</th><td>        <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()) {</td></tr>
<tr><th id="1132">1132</th><td>      <a class="local col7 ref" href="#227FrameIndex" title='FrameIndex' data-ref="227FrameIndex" data-ref-filename="227FrameIndex">FrameIndex</a> = <a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>();</td></tr>
<tr><th id="1133">1133</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#226MI" title='MI' data-ref="226MI" data-ref-filename="226MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1134">1134</th><td>    }</td></tr>
<tr><th id="1135">1135</th><td>  }</td></tr>
<tr><th id="1136">1136</th><td>  <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1137">1137</th><td>}</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::PPCInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm12PPCInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="231MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="231MI" data-ref-filename="231MI">MI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="232NewMI" title='NewMI' data-type='bool' data-ref="232NewMI" data-ref-filename="232NewMI">NewMI</dfn>,</td></tr>
<tr><th id="1140">1140</th><td>                                                   <em>unsigned</em> <dfn class="local col3 decl" id="233OpIdx1" title='OpIdx1' data-type='unsigned int' data-ref="233OpIdx1" data-ref-filename="233OpIdx1">OpIdx1</dfn>,</td></tr>
<tr><th id="1141">1141</th><td>                                                   <em>unsigned</em> <dfn class="local col4 decl" id="234OpIdx2" title='OpIdx2' data-type='unsigned int' data-ref="234OpIdx2" data-ref-filename="234OpIdx2">OpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1142">1142</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="235MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="235MF" data-ref-filename="235MF">MF</dfn> = *<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1143">1143</th><td></td></tr>
<tr><th id="1144">1144</th><td>  <i>// Normal instructions can be commuted the obvious way.</i></td></tr>
<tr><th id="1145">1145</th><td>  <b>if</b> (<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWIMI" title='llvm::PPC::RLWIMI' data-ref="llvm::PPC::RLWIMI" data-ref-filename="llvm..PPC..RLWIMI">RLWIMI</a> &amp;&amp; <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWIMI_rec" title='llvm::PPC::RLWIMI_rec' data-ref="llvm::PPC::RLWIMI_rec" data-ref-filename="llvm..PPC..RLWIMI_rec">RLWIMI_rec</a>)</td></tr>
<tr><th id="1146">1146</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::TargetInstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" data-ref-filename="_ZNK4llvm15TargetInstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</a>(<span class='refarg'><a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a></span>, <a class="local col2 ref" href="#232NewMI" title='NewMI' data-ref="232NewMI" data-ref-filename="232NewMI">NewMI</a>, <a class="local col3 ref" href="#233OpIdx1" title='OpIdx1' data-ref="233OpIdx1" data-ref-filename="233OpIdx1">OpIdx1</a>, <a class="local col4 ref" href="#234OpIdx2" title='OpIdx2' data-ref="234OpIdx2" data-ref-filename="234OpIdx2">OpIdx2</a>);</td></tr>
<tr><th id="1147">1147</th><td>  <i>// Note that RLWIMI can be commuted as a 32-bit instruction, but not as a</i></td></tr>
<tr><th id="1148">1148</th><td><i>  // 64-bit instruction (so we don't handle PPC::RLWIMI8 here), because</i></td></tr>
<tr><th id="1149">1149</th><td><i>  // changing the relative order of the mask operands might change what happens</i></td></tr>
<tr><th id="1150">1150</th><td><i>  // to the high-bits of the mask (and, thus, the result).</i></td></tr>
<tr><th id="1151">1151</th><td><i></i></td></tr>
<tr><th id="1152">1152</th><td><i>  // Cannot commute if it has a non-zero rotate count.</i></td></tr>
<tr><th id="1153">1153</th><td>  <b>if</b> (<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="1154">1154</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <i>// If we have a zero rotate count, we have:</i></td></tr>
<tr><th id="1157">1157</th><td><i>  //   M = mask(MB,ME)</i></td></tr>
<tr><th id="1158">1158</th><td><i>  //   Op0 = (Op1 &amp; ~M) | (Op2 &amp; M)</i></td></tr>
<tr><th id="1159">1159</th><td><i>  // Change this to:</i></td></tr>
<tr><th id="1160">1160</th><td><i>  //   M = mask((ME+1)&amp;31, (MB-1)&amp;31)</i></td></tr>
<tr><th id="1161">1161</th><td><i>  //   Op0 = (Op2 &amp; ~M) | (Op1 &amp; M)</i></td></tr>
<tr><th id="1162">1162</th><td><i></i></td></tr>
<tr><th id="1163">1163</th><td><i>  // Swap op1/op2</i></td></tr>
<tr><th id="1164">1164</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(((OpIdx1 == <var>1</var> &amp;&amp; OpIdx2 == <var>2</var>) || (OpIdx1 == <var>2</var> &amp;&amp; OpIdx2 == <var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="1165">1165</th><td>         <q>"Only the operands 1 and 2 can be swapped in RLSIMI/RLWIMI_rec."</q>);</td></tr>
<tr><th id="1166">1166</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="236Reg0" title='Reg0' data-type='llvm::Register' data-ref="236Reg0" data-ref-filename="236Reg0">Reg0</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1167">1167</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="237Reg1" title='Reg1' data-type='llvm::Register' data-ref="237Reg1" data-ref-filename="237Reg1">Reg1</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1168">1168</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="238Reg2" title='Reg2' data-type='llvm::Register' data-ref="238Reg2" data-ref-filename="238Reg2">Reg2</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1169">1169</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="239SubReg1" title='SubReg1' data-type='unsigned int' data-ref="239SubReg1" data-ref-filename="239SubReg1">SubReg1</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1170">1170</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="240SubReg2" title='SubReg2' data-type='unsigned int' data-ref="240SubReg2" data-ref-filename="240SubReg2">SubReg2</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="1171">1171</th><td>  <em>bool</em> <dfn class="local col1 decl" id="241Reg1IsKill" title='Reg1IsKill' data-type='bool' data-ref="241Reg1IsKill" data-ref-filename="241Reg1IsKill">Reg1IsKill</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1172">1172</th><td>  <em>bool</em> <dfn class="local col2 decl" id="242Reg2IsKill" title='Reg2IsKill' data-type='bool' data-ref="242Reg2IsKill" data-ref-filename="242Reg2IsKill">Reg2IsKill</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="1173">1173</th><td>  <em>bool</em> <dfn class="local col3 decl" id="243ChangeReg0" title='ChangeReg0' data-type='bool' data-ref="243ChangeReg0" data-ref-filename="243ChangeReg0">ChangeReg0</dfn> = <b>false</b>;</td></tr>
<tr><th id="1174">1174</th><td>  <i>// If machine instrs are no longer in two-address forms, update</i></td></tr>
<tr><th id="1175">1175</th><td><i>  // destination register as well.</i></td></tr>
<tr><th id="1176">1176</th><td>  <b>if</b> (<a class="local col6 ref" href="#236Reg0" title='Reg0' data-ref="236Reg0" data-ref-filename="236Reg0">Reg0</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#237Reg1" title='Reg1' data-ref="237Reg1" data-ref-filename="237Reg1">Reg1</a>) {</td></tr>
<tr><th id="1177">1177</th><td>    <i>// Must be two address instruction!</i></td></tr>
<tr><th id="1178">1178</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getDesc().getOperandConstraint(<var>0</var>, MCOI::TIED_TO) &amp;&amp;</td></tr>
<tr><th id="1179">1179</th><td>           <q>"Expecting a two-address instruction!"</q>);</td></tr>
<tr><th id="1180">1180</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).getSubReg() == SubReg1 &amp;&amp; <q>"Tied subreg mismatch"</q>);</td></tr>
<tr><th id="1181">1181</th><td>    <a class="local col2 ref" href="#242Reg2IsKill" title='Reg2IsKill' data-ref="242Reg2IsKill" data-ref-filename="242Reg2IsKill">Reg2IsKill</a> = <b>false</b>;</td></tr>
<tr><th id="1182">1182</th><td>    <a class="local col3 ref" href="#243ChangeReg0" title='ChangeReg0' data-ref="243ChangeReg0" data-ref-filename="243ChangeReg0">ChangeReg0</a> = <b>true</b>;</td></tr>
<tr><th id="1183">1183</th><td>  }</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <i>// Masks.</i></td></tr>
<tr><th id="1186">1186</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="244MB" title='MB' data-type='unsigned int' data-ref="244MB" data-ref-filename="244MB">MB</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1187">1187</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245ME" title='ME' data-type='unsigned int' data-ref="245ME" data-ref-filename="245ME">ME</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1188">1188</th><td></td></tr>
<tr><th id="1189">1189</th><td>  <i>// We can't commute a trivial mask (there is no way to represent an all-zero</i></td></tr>
<tr><th id="1190">1190</th><td><i>  // mask).</i></td></tr>
<tr><th id="1191">1191</th><td>  <b>if</b> (<a class="local col4 ref" href="#244MB" title='MB' data-ref="244MB" data-ref-filename="244MB">MB</a> == <var>0</var> &amp;&amp; <a class="local col5 ref" href="#245ME" title='ME' data-ref="245ME" data-ref-filename="245ME">ME</a> == <var>31</var>)</td></tr>
<tr><th id="1192">1192</th><td>    <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="1193">1193</th><td></td></tr>
<tr><th id="1194">1194</th><td>  <b>if</b> (<a class="local col2 ref" href="#232NewMI" title='NewMI' data-ref="232NewMI" data-ref-filename="232NewMI">NewMI</a>) {</td></tr>
<tr><th id="1195">1195</th><td>    <i>// Create a new instruction.</i></td></tr>
<tr><th id="1196">1196</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="246Reg0" title='Reg0' data-type='llvm::Register' data-ref="246Reg0" data-ref-filename="246Reg0">Reg0</dfn> = <a class="local col3 ref" href="#243ChangeReg0" title='ChangeReg0' data-ref="243ChangeReg0" data-ref-filename="243ChangeReg0">ChangeReg0</a> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238Reg2" title='Reg2' data-ref="238Reg2" data-ref-filename="238Reg2">Reg2</a> : <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1197">1197</th><td>    <em>bool</em> <dfn class="local col7 decl" id="247Reg0IsDead" title='Reg0IsDead' data-type='bool' data-ref="247Reg0IsDead" data-ref-filename="247Reg0IsDead">Reg0IsDead</dfn> = <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="1198">1198</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#235MF" title='MF' data-ref="235MF" data-ref-filename="235MF">MF</a></span>, <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>())</td></tr>
<tr><th id="1199">1199</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#246Reg0" title='Reg0' data-ref="246Reg0" data-ref-filename="246Reg0">Reg0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#247Reg0IsDead" title='Reg0IsDead' data-ref="247Reg0IsDead" data-ref-filename="247Reg0IsDead">Reg0IsDead</a>))</td></tr>
<tr><th id="1200">1200</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238Reg2" title='Reg2' data-ref="238Reg2" data-ref-filename="238Reg2">Reg2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#242Reg2IsKill" title='Reg2IsKill' data-ref="242Reg2IsKill" data-ref-filename="242Reg2IsKill">Reg2IsKill</a>))</td></tr>
<tr><th id="1201">1201</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#237Reg1" title='Reg1' data-ref="237Reg1" data-ref-filename="237Reg1">Reg1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col1 ref" href="#241Reg1IsKill" title='Reg1IsKill' data-ref="241Reg1IsKill" data-ref-filename="241Reg1IsKill">Reg1IsKill</a>))</td></tr>
<tr><th id="1202">1202</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col5 ref" href="#245ME" title='ME' data-ref="245ME" data-ref-filename="245ME">ME</a> + <var>1</var>) &amp; <var>31</var>)</td></tr>
<tr><th id="1203">1203</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col4 ref" href="#244MB" title='MB' data-ref="244MB" data-ref-filename="244MB">MB</a> - <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="1204">1204</th><td>  }</td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td>  <b>if</b> (<a class="local col3 ref" href="#243ChangeReg0" title='ChangeReg0' data-ref="243ChangeReg0" data-ref-filename="243ChangeReg0">ChangeReg0</a>) {</td></tr>
<tr><th id="1207">1207</th><td>    <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238Reg2" title='Reg2' data-ref="238Reg2" data-ref-filename="238Reg2">Reg2</a>);</td></tr>
<tr><th id="1208">1208</th><td>    <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col0 ref" href="#240SubReg2" title='SubReg2' data-ref="240SubReg2" data-ref-filename="240SubReg2">SubReg2</a>);</td></tr>
<tr><th id="1209">1209</th><td>  }</td></tr>
<tr><th id="1210">1210</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#237Reg1" title='Reg1' data-ref="237Reg1" data-ref-filename="237Reg1">Reg1</a>);</td></tr>
<tr><th id="1211">1211</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#238Reg2" title='Reg2' data-ref="238Reg2" data-ref-filename="238Reg2">Reg2</a>);</td></tr>
<tr><th id="1212">1212</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col9 ref" href="#239SubReg1" title='SubReg1' data-ref="239SubReg1" data-ref-filename="239SubReg1">SubReg1</a>);</td></tr>
<tr><th id="1213">1213</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col0 ref" href="#240SubReg2" title='SubReg2' data-ref="240SubReg2" data-ref-filename="240SubReg2">SubReg2</a>);</td></tr>
<tr><th id="1214">1214</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col1 ref" href="#241Reg1IsKill" title='Reg1IsKill' data-ref="241Reg1IsKill" data-ref-filename="241Reg1IsKill">Reg1IsKill</a>);</td></tr>
<tr><th id="1215">1215</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col2 ref" href="#242Reg2IsKill" title='Reg2IsKill' data-ref="242Reg2IsKill" data-ref-filename="242Reg2IsKill">Reg2IsKill</a>);</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <i>// Swap the mask around.</i></td></tr>
<tr><th id="1218">1218</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col5 ref" href="#245ME" title='ME' data-ref="245ME" data-ref-filename="245ME">ME</a> + <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="1219">1219</th><td>  <a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>((<a class="local col4 ref" href="#244MB" title='MB' data-ref="244MB" data-ref-filename="244MB">MB</a> - <var>1</var>) &amp; <var>31</var>);</td></tr>
<tr><th id="1220">1220</th><td>  <b>return</b> &amp;<a class="local col1 ref" href="#231MI" title='MI' data-ref="231MI" data-ref-filename="231MI">MI</a>;</td></tr>
<tr><th id="1221">1221</th><td>}</td></tr>
<tr><th id="1222">1222</th><td></td></tr>
<tr><th id="1223">1223</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::PPCInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm12PPCInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="248MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="248MI" data-ref-filename="248MI">MI</dfn>,</td></tr>
<tr><th id="1224">1224</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col9 decl" id="249SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="249SrcOpIdx1" data-ref-filename="249SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="1225">1225</th><td>                                         <em>unsigned</em> &amp;<dfn class="local col0 decl" id="250SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="250SrcOpIdx2" data-ref-filename="250SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> {</td></tr>
<tr><th id="1226">1226</th><td>  <i>// For VSX A-Type FMA instructions, it is the first two operands that can be</i></td></tr>
<tr><th id="1227">1227</th><td><i>  // commuted, however, because the non-encoded tied input operand is listed</i></td></tr>
<tr><th id="1228">1228</th><td><i>  // first, the operands to swap are actually the second and third.</i></td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <em>int</em> <dfn class="local col1 decl" id="251AltOpc" title='AltOpc' data-type='int' data-ref="251AltOpc" data-ref-filename="251AltOpc">AltOpc</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#_ZN4llvm3PPC18getAltVSXFMAOpcodeEt" title='llvm::PPC::getAltVSXFMAOpcode' data-ref="_ZN4llvm3PPC18getAltVSXFMAOpcodeEt" data-ref-filename="_ZN4llvm3PPC18getAltVSXFMAOpcodeEt">getAltVSXFMAOpcode</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI" data-ref-filename="248MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="1231">1231</th><td>  <b>if</b> (<a class="local col1 ref" href="#251AltOpc" title='AltOpc' data-ref="251AltOpc" data-ref-filename="251AltOpc">AltOpc</a> == -<var>1</var>)</td></tr>
<tr><th id="1232">1232</th><td>    <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" title='llvm::TargetInstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_" data-ref-filename="_ZNK4llvm15TargetInstrInfo21findCommutedOpIndicesERKNS_12MachineInstrERjS4_">findCommutedOpIndices</a>(<a class="local col8 ref" href="#248MI" title='MI' data-ref="248MI" data-ref-filename="248MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#249SrcOpIdx1" title='SrcOpIdx1' data-ref="249SrcOpIdx1" data-ref-filename="249SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col0 ref" href="#250SrcOpIdx2" title='SrcOpIdx2' data-ref="250SrcOpIdx2" data-ref-filename="250SrcOpIdx2">SrcOpIdx2</a></span>);</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <i>// The commutable operand indices are 2 and 3. Return them in SrcOpIdx1</i></td></tr>
<tr><th id="1235">1235</th><td><i>  // and SrcOpIdx2.</i></td></tr>
<tr><th id="1236">1236</th><td>  <b>return</b> <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" title='llvm::TargetInstrInfo::fixCommutedOpIndices' data-ref="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj" data-ref-filename="_ZN4llvm15TargetInstrInfo20fixCommutedOpIndicesERjS1_jj">fixCommutedOpIndices</a>(<span class='refarg'><a class="local col9 ref" href="#249SrcOpIdx1" title='SrcOpIdx1' data-ref="249SrcOpIdx1" data-ref-filename="249SrcOpIdx1">SrcOpIdx1</a></span>, <span class='refarg'><a class="local col0 ref" href="#250SrcOpIdx2" title='SrcOpIdx2' data-ref="250SrcOpIdx2" data-ref-filename="250SrcOpIdx2">SrcOpIdx2</a></span>, <var>2</var>, <var>3</var>);</td></tr>
<tr><th id="1237">1237</th><td>}</td></tr>
<tr><th id="1238">1238</th><td></td></tr>
<tr><th id="1239">1239</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::PPCInstrInfo::insertNoop' data-ref="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo10insertNoopERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">insertNoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="252MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="252MBB" data-ref-filename="252MBB">MBB</dfn>,</td></tr>
<tr><th id="1240">1240</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="253MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="253MI" data-ref-filename="253MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1241">1241</th><td>  <i>// This function is used for scheduling, and the nop wanted here is the type</i></td></tr>
<tr><th id="1242">1242</th><td><i>  // that terminates dispatch groups on the POWER cores.</i></td></tr>
<tr><th id="1243">1243</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254Directive" title='Directive' data-type='unsigned int' data-ref="254Directive" data-ref-filename="254Directive">Directive</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" title='llvm::PPCSubtarget::getCPUDirective' data-ref="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv" data-ref-filename="_ZNK4llvm12PPCSubtarget15getCPUDirectiveEv">getCPUDirective</a>();</td></tr>
<tr><th id="1244">1244</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="255Opcode" title='Opcode' data-type='unsigned int' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</dfn>;</td></tr>
<tr><th id="1245">1245</th><td>  <b>switch</b> (<a class="local col4 ref" href="#254Directive" title='Directive' data-ref="254Directive" data-ref-filename="254Directive">Directive</a>) {</td></tr>
<tr><th id="1246">1246</th><td>  <b>default</b>:            <a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP" title='llvm::PPC::NOP' data-ref="llvm::PPC::NOP" data-ref-filename="llvm..PPC..NOP">NOP</a>; <b>break</b>;</td></tr>
<tr><th id="1247">1247</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR6" title='llvm::PPC::DIR_PWR6' data-ref="llvm::PPC::DIR_PWR6" data-ref-filename="llvm..PPC..DIR_PWR6">DIR_PWR6</a>: <a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP_GT_PWR6" title='llvm::PPC::NOP_GT_PWR6' data-ref="llvm::PPC::NOP_GT_PWR6" data-ref-filename="llvm..PPC..NOP_GT_PWR6">NOP_GT_PWR6</a>; <b>break</b>;</td></tr>
<tr><th id="1248">1248</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR7" title='llvm::PPC::DIR_PWR7' data-ref="llvm::PPC::DIR_PWR7" data-ref-filename="llvm..PPC..DIR_PWR7">DIR_PWR7</a>: <a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP_GT_PWR7" title='llvm::PPC::NOP_GT_PWR7' data-ref="llvm::PPC::NOP_GT_PWR7" data-ref-filename="llvm..PPC..NOP_GT_PWR7">NOP_GT_PWR7</a>; <b>break</b>;</td></tr>
<tr><th id="1249">1249</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR8" title='llvm::PPC::DIR_PWR8' data-ref="llvm::PPC::DIR_PWR8" data-ref-filename="llvm..PPC..DIR_PWR8">DIR_PWR8</a>: <a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP_GT_PWR7" title='llvm::PPC::NOP_GT_PWR7' data-ref="llvm::PPC::NOP_GT_PWR7" data-ref-filename="llvm..PPC..NOP_GT_PWR7">NOP_GT_PWR7</a>; <b>break</b>; <i>/* FIXME: Update when P8 InstrScheduling model is ready */</i></td></tr>
<tr><th id="1250">1250</th><td>  <i>// FIXME: Update when POWER9 scheduling model is ready.</i></td></tr>
<tr><th id="1251">1251</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="PPCSubtarget.h.html#llvm::PPC::DIR_PWR9" title='llvm::PPC::DIR_PWR9' data-ref="llvm::PPC::DIR_PWR9" data-ref-filename="llvm..PPC..DIR_PWR9">DIR_PWR9</a>: <a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP_GT_PWR7" title='llvm::PPC::NOP_GT_PWR7' data-ref="llvm::PPC::NOP_GT_PWR7" data-ref-filename="llvm..PPC..NOP_GT_PWR7">NOP_GT_PWR7</a>; <b>break</b>;</td></tr>
<tr><th id="1252">1252</th><td>  }</td></tr>
<tr><th id="1253">1253</th><td></td></tr>
<tr><th id="1254">1254</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="256DL" title='DL' data-type='llvm::DebugLoc' data-ref="256DL" data-ref-filename="256DL">DL</dfn>;</td></tr>
<tr><th id="1255">1255</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#252MBB" title='MBB' data-ref="252MBB" data-ref-filename="252MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#253MI" title='MI' data-ref="253MI" data-ref-filename="253MI">MI</a>, <a class="local col6 ref" href="#256DL" title='DL' data-ref="256DL" data-ref-filename="256DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#255Opcode" title='Opcode' data-ref="255Opcode" data-ref-filename="255Opcode">Opcode</a>));</td></tr>
<tr><th id="1256">1256</th><td>}</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td><i class="doc">/// Return the noop instruction to use for a noop.</i></td></tr>
<tr><th id="1259">1259</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" title='llvm::PPCInstrInfo::getNoop' data-ref="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE" data-ref-filename="_ZNK4llvm12PPCInstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst" data-ref-filename="llvm..MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="257NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="257NopInst" data-ref-filename="257NopInst">NopInst</dfn>) <em>const</em> {</td></tr>
<tr><th id="1260">1260</th><td>  <a class="local col7 ref" href="#257NopInst" title='NopInst' data-ref="257NopInst" data-ref-filename="257NopInst">NopInst</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInst.h.html#_ZN4llvm6MCInst9setOpcodeEj" title='llvm::MCInst::setOpcode' data-ref="_ZN4llvm6MCInst9setOpcodeEj" data-ref-filename="_ZN4llvm6MCInst9setOpcodeEj">setOpcode</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::NOP" title='llvm::PPC::NOP' data-ref="llvm::PPC::NOP" data-ref-filename="llvm..PPC..NOP">NOP</a>);</td></tr>
<tr><th id="1261">1261</th><td>}</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><i>// Branch analysis.</i></td></tr>
<tr><th id="1264">1264</th><td><i>// Note: If the condition register is set to CTR or CTR8 then this is a</i></td></tr>
<tr><th id="1265">1265</th><td><i>// BDNZ (imm == 1) or BDZ (imm == 0) branch.</i></td></tr>
<tr><th id="1266">1266</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::PPCInstrInfo::analyzeBranch' data-ref="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="258MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="258MBB" data-ref-filename="258MBB">MBB</dfn>,</td></tr>
<tr><th id="1267">1267</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col9 decl" id="259TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="259TBB" data-ref-filename="259TBB">TBB</dfn>,</td></tr>
<tr><th id="1268">1268</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="260FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="260FBB" data-ref-filename="260FBB">FBB</dfn>,</td></tr>
<tr><th id="1269">1269</th><td>                                 <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="261Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="261Cond" data-ref-filename="261Cond">Cond</dfn>,</td></tr>
<tr><th id="1270">1270</th><td>                                 <em>bool</em> <dfn class="local col2 decl" id="262AllowModify" title='AllowModify' data-type='bool' data-ref="262AllowModify" data-ref-filename="262AllowModify">AllowModify</dfn>) <em>const</em> {</td></tr>
<tr><th id="1271">1271</th><td>  <em>bool</em> <dfn class="local col3 decl" id="263isPPC64" title='isPPC64' data-type='bool' data-ref="263isPPC64" data-ref-filename="263isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1272">1272</th><td></td></tr>
<tr><th id="1273">1273</th><td>  <i>// If the block has no terminators, it just falls into the block after it.</i></td></tr>
<tr><th id="1274">1274</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="264I" title='I' data-type='MachineBasicBlock::iterator' data-ref="264I" data-ref-filename="264I">I</dfn> = <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1275">1275</th><td>  <b>if</b> (<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1276">1276</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1277">1277</th><td></td></tr>
<tr><th id="1278">1278</th><td>  <b>if</b> (!<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>))</td></tr>
<tr><th id="1279">1279</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td>  <b>if</b> (<a class="local col2 ref" href="#262AllowModify" title='AllowModify' data-ref="262AllowModify" data-ref-filename="262AllowModify">AllowModify</a>) {</td></tr>
<tr><th id="1282">1282</th><td>    <i>// If the BB ends with an unconditional branch to the fallthrough BB,</i></td></tr>
<tr><th id="1283">1283</th><td><i>    // we eliminate the branch instruction.</i></td></tr>
<tr><th id="1284">1284</th><td>    <b>if</b> (<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a> &amp;&amp;</td></tr>
<tr><th id="1285">1285</th><td>        <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="1286">1286</th><td>      <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>      <i>// We update iterator after deleting the last branch.</i></td></tr>
<tr><th id="1289">1289</th><td>      <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1290">1290</th><td>      <b>if</b> (<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>))</td></tr>
<tr><th id="1291">1291</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1292">1292</th><td>    }</td></tr>
<tr><th id="1293">1293</th><td>  }</td></tr>
<tr><th id="1294">1294</th><td></td></tr>
<tr><th id="1295">1295</th><td>  <i>// Get the last instruction in the block.</i></td></tr>
<tr><th id="1296">1296</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="265LastInst" title='LastInst' data-type='llvm::MachineInstr &amp;' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>;</td></tr>
<tr><th id="1297">1297</th><td></td></tr>
<tr><th id="1298">1298</th><td>  <i>// If there is only one terminator instruction, process it.</i></td></tr>
<tr><th id="1299">1299</th><td>  <b>if</b> (<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() || !<a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>)) {</td></tr>
<tr><th id="1300">1300</th><td>    <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1301">1301</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1302">1302</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1303">1303</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1304">1304</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1305">1305</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>) {</td></tr>
<tr><th id="1306">1306</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1307">1307</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1308">1308</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="1309">1309</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1310">1310</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1311">1311</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1312">1312</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1313">1313</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a>) {</td></tr>
<tr><th id="1314">1314</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1315">1315</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1316">1316</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="1317">1317</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1318">1318</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>));</td></tr>
<tr><th id="1319">1319</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1320">1320</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1321">1321</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a>) {</td></tr>
<tr><th id="1322">1322</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1323">1323</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1324">1324</th><td>      <i>// Block ends with fall-through condbranch.</i></td></tr>
<tr><th id="1325">1325</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1326">1326</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>));</td></tr>
<tr><th id="1327">1327</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1328">1328</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1329">1329</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> ||</td></tr>
<tr><th id="1330">1330</th><td>               <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>) {</td></tr>
<tr><th id="1331">1331</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1332">1332</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1333">1333</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal" data-ref-filename="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="1334">1334</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1335">1335</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1336">1336</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>1</var>));</td></tr>
<tr><th id="1337">1337</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263isPPC64" title='isPPC64' data-ref="263isPPC64" data-ref-filename="263isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>,</td></tr>
<tr><th id="1338">1338</th><td>                                               <b>true</b>));</td></tr>
<tr><th id="1339">1339</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1340">1340</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a> ||</td></tr>
<tr><th id="1341">1341</th><td>               <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>) {</td></tr>
<tr><th id="1342">1342</th><td>      <b>if</b> (!<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1343">1343</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1344">1344</th><td>      <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal" data-ref-filename="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="1345">1345</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1346">1346</th><td>      <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1347">1347</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="1348">1348</th><td>      <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263isPPC64" title='isPPC64' data-ref="263isPPC64" data-ref-filename="263isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>,</td></tr>
<tr><th id="1349">1349</th><td>                                               <b>true</b>));</td></tr>
<tr><th id="1350">1350</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1351">1351</th><td>    }</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>    <i>// Otherwise, don't know what this is.</i></td></tr>
<tr><th id="1354">1354</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1355">1355</th><td>  }</td></tr>
<tr><th id="1356">1356</th><td></td></tr>
<tr><th id="1357">1357</th><td>  <i>// Get the instruction before it if it's a terminator.</i></td></tr>
<tr><th id="1358">1358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="266SecondLastInst" title='SecondLastInst' data-type='llvm::MachineInstr &amp;' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>;</td></tr>
<tr><th id="1359">1359</th><td></td></tr>
<tr><th id="1360">1360</th><td>  <i>// If there are three terminators, we don't know what sort of block this is.</i></td></tr>
<tr><th id="1361">1361</th><td>  <b>if</b> (<a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#258MBB" title='MBB' data-ref="258MBB" data-ref-filename="258MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>() &amp;&amp; <a class="member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::TargetInstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm15TargetInstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a>))</td></tr>
<tr><th id="1362">1362</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1363">1363</th><td></td></tr>
<tr><th id="1364">1364</th><td>  <i>// If the block ends with PPC::B and PPC:BCC, handle it.</i></td></tr>
<tr><th id="1365">1365</th><td>  <b>if</b> (<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a> &amp;&amp;</td></tr>
<tr><th id="1366">1366</th><td>      <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1367">1367</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="1368">1368</th><td>        !<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1369">1369</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1370">1370</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1371">1371</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1372">1372</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="1373">1373</th><td>    <a class="local col0 ref" href="#260FBB" title='FBB' data-ref="260FBB" data-ref-filename="260FBB">FBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1374">1374</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1375">1375</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a> &amp;&amp;</td></tr>
<tr><th id="1376">1376</th><td>             <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1377">1377</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="1378">1378</th><td>        !<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1379">1379</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1380">1380</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1381">1381</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>));</td></tr>
<tr><th id="1382">1382</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1383">1383</th><td>    <a class="local col0 ref" href="#260FBB" title='FBB' data-ref="260FBB" data-ref-filename="260FBB">FBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1384">1384</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1385">1385</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a> &amp;&amp;</td></tr>
<tr><th id="1386">1386</th><td>             <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1387">1387</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="1388">1388</th><td>        !<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1389">1389</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1390">1390</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1391">1391</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>));</td></tr>
<tr><th id="1392">1392</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="1393">1393</th><td>    <a class="local col0 ref" href="#260FBB" title='FBB' data-ref="260FBB" data-ref-filename="260FBB">FBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1394">1394</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1395">1395</th><td>  } <b>else</b> <b>if</b> ((<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> ||</td></tr>
<tr><th id="1396">1396</th><td>              <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>) &amp;&amp;</td></tr>
<tr><th id="1397">1397</th><td>             <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1398">1398</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="1399">1399</th><td>        !<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1400">1400</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1401">1401</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal" data-ref-filename="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="1402">1402</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1404">1404</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>1</var>));</td></tr>
<tr><th id="1405">1405</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263isPPC64" title='isPPC64' data-ref="263isPPC64" data-ref-filename="263isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>,</td></tr>
<tr><th id="1406">1406</th><td>                                             <b>true</b>));</td></tr>
<tr><th id="1407">1407</th><td>    <a class="local col0 ref" href="#260FBB" title='FBB' data-ref="260FBB" data-ref-filename="260FBB">FBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1408">1408</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1409">1409</th><td>  } <b>else</b> <b>if</b> ((<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a> ||</td></tr>
<tr><th id="1410">1410</th><td>              <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>) &amp;&amp;</td></tr>
<tr><th id="1411">1411</th><td>             <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1412">1412</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>() ||</td></tr>
<tr><th id="1413">1413</th><td>        !<a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1414">1414</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1415">1415</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCTRLoopAnal" title='DisableCTRLoopAnal' data-use='m' data-ref="DisableCTRLoopAnal" data-ref-filename="DisableCTRLoopAnal">DisableCTRLoopAnal</a>)</td></tr>
<tr><th id="1416">1416</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1417">1417</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1418">1418</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="1419">1419</th><td>    <a class="local col1 ref" href="#261Cond" title='Cond' data-ref="261Cond" data-ref-filename="261Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#263isPPC64" title='isPPC64' data-ref="263isPPC64" data-ref-filename="263isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>,</td></tr>
<tr><th id="1420">1420</th><td>                                             <b>true</b>));</td></tr>
<tr><th id="1421">1421</th><td>    <a class="local col0 ref" href="#260FBB" title='FBB' data-ref="260FBB" data-ref-filename="260FBB">FBB</a> = <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1422">1422</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1423">1423</th><td>  }</td></tr>
<tr><th id="1424">1424</th><td></td></tr>
<tr><th id="1425">1425</th><td>  <i>// If the block ends with two PPC:Bs, handle it.  The second one is not</i></td></tr>
<tr><th id="1426">1426</th><td><i>  // executed, so remove it.</i></td></tr>
<tr><th id="1427">1427</th><td>  <b>if</b> (<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a> &amp;&amp; <a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="1428">1428</th><td>    <b>if</b> (!<a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isMBBEv" title='llvm::MachineOperand::isMBB' data-ref="_ZNK4llvm14MachineOperand5isMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand5isMBBEv">isMBB</a>())</td></tr>
<tr><th id="1429">1429</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1430">1430</th><td>    <a class="local col9 ref" href="#259TBB" title='TBB' data-ref="259TBB" data-ref-filename="259TBB">TBB</a> = <a class="local col6 ref" href="#266SecondLastInst" title='SecondLastInst' data-ref="266SecondLastInst" data-ref-filename="266SecondLastInst">SecondLastInst</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="1431">1431</th><td>    <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#265LastInst" title='LastInst' data-ref="265LastInst" data-ref-filename="265LastInst">LastInst</a>;</td></tr>
<tr><th id="1432">1432</th><td>    <b>if</b> (<a class="local col2 ref" href="#262AllowModify" title='AllowModify' data-ref="262AllowModify" data-ref-filename="262AllowModify">AllowModify</a>)</td></tr>
<tr><th id="1433">1433</th><td>      <a class="local col4 ref" href="#264I" title='I' data-ref="264I" data-ref-filename="264I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1434">1434</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1435">1435</th><td>  }</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td>  <i>// Otherwise, can't handle this.</i></td></tr>
<tr><th id="1438">1438</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1439">1439</th><td>}</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::PPCInstrInfo::removeBranch' data-ref="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi" data-ref-filename="_ZNK4llvm12PPCInstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="267MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="267MBB" data-ref-filename="267MBB">MBB</dfn>,</td></tr>
<tr><th id="1442">1442</th><td>                                    <em>int</em> *<dfn class="local col8 decl" id="268BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="268BytesRemoved" data-ref-filename="268BytesRemoved">BytesRemoved</dfn>) <em>const</em> {</td></tr>
<tr><th id="1443">1443</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesRemoved &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="1444">1444</th><td></td></tr>
<tr><th id="1445">1445</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="269I" title='I' data-type='MachineBasicBlock::iterator' data-ref="269I" data-ref-filename="269I">I</dfn> = <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1446">1446</th><td>  <b>if</b> (<a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>())</td></tr>
<tr><th id="1447">1447</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1448">1448</th><td></td></tr>
<tr><th id="1449">1449</th><td>  <b>if</b> (<a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a> &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a> &amp;&amp;</td></tr>
<tr><th id="1450">1450</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a> &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a> &amp;&amp;</td></tr>
<tr><th id="1451">1451</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a> &amp;&amp;</td></tr>
<tr><th id="1452">1452</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a>  &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>)</td></tr>
<tr><th id="1453">1453</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="1456">1456</th><td>  <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>  <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1459">1459</th><td></td></tr>
<tr><th id="1460">1460</th><td>  <b>if</b> (<a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col7 ref" href="#267MBB" title='MBB' data-ref="267MBB" data-ref-filename="267MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1461">1461</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a>;</td></tr>
<tr><th id="1462">1462</th><td>  <b>if</b> (<a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a> &amp;&amp;</td></tr>
<tr><th id="1463">1463</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a> &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a> &amp;&amp;</td></tr>
<tr><th id="1464">1464</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a> &amp;&amp;</td></tr>
<tr><th id="1465">1465</th><td>      <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a>  &amp;&amp; <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>)</td></tr>
<tr><th id="1466">1466</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1467">1467</th><td></td></tr>
<tr><th id="1468">1468</th><td>  <i>// Remove the branch.</i></td></tr>
<tr><th id="1469">1469</th><td>  <a class="local col9 ref" href="#269I" title='I' data-ref="269I" data-ref-filename="269I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1470">1470</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1471">1471</th><td>}</td></tr>
<tr><th id="1472">1472</th><td></td></tr>
<tr><th id="1473">1473</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::PPCInstrInfo::insertBranch' data-ref="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" data-ref-filename="_ZNK4llvm12PPCInstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="270MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="270MBB" data-ref-filename="270MBB">MBB</dfn>,</td></tr>
<tr><th id="1474">1474</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="271TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="271TBB" data-ref-filename="271TBB">TBB</dfn>,</td></tr>
<tr><th id="1475">1475</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="272FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="272FBB" data-ref-filename="272FBB">FBB</dfn>,</td></tr>
<tr><th id="1476">1476</th><td>                                    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col3 decl" id="273Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="273Cond" data-ref-filename="273Cond">Cond</dfn>,</td></tr>
<tr><th id="1477">1477</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="274DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="274DL" data-ref-filename="274DL">DL</dfn>,</td></tr>
<tr><th id="1478">1478</th><td>                                    <em>int</em> *<dfn class="local col5 decl" id="275BytesAdded" title='BytesAdded' data-type='int *' data-ref="275BytesAdded" data-ref-filename="275BytesAdded">BytesAdded</dfn>) <em>const</em> {</td></tr>
<tr><th id="1479">1479</th><td>  <i>// Shouldn't be a fall through.</i></td></tr>
<tr><th id="1480">1480</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TBB &amp;&amp; <q>"insertBranch must not be told to insert a fallthrough"</q>);</td></tr>
<tr><th id="1481">1481</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Cond.size() == <var>2</var> || Cond.size() == <var>0</var>) &amp;&amp;</td></tr>
<tr><th id="1482">1482</th><td>         <q>"PPC branch conditions have two components!"</q>);</td></tr>
<tr><th id="1483">1483</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!BytesAdded &amp;&amp; <q>"code size not handled"</q>);</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>  <em>bool</em> <dfn class="local col6 decl" id="276isPPC64" title='isPPC64' data-type='bool' data-ref="276isPPC64" data-ref-filename="276isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="1486">1486</th><td></td></tr>
<tr><th id="1487">1487</th><td>  <i>// One-way branch.</i></td></tr>
<tr><th id="1488">1488</th><td>  <b>if</b> (!<a class="local col2 ref" href="#272FBB" title='FBB' data-ref="272FBB" data-ref-filename="272FBB">FBB</a>) {</td></tr>
<tr><th id="1489">1489</th><td>    <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5emptyEv" title='llvm::ArrayRef::empty' data-ref="_ZNK4llvm8ArrayRef5emptyEv" data-ref-filename="_ZNK4llvm8ArrayRef5emptyEv">empty</a>())   <i>// Unconditional branch</i></td></tr>
<tr><th id="1490">1490</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1491">1491</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a> || <a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a>)</td></tr>
<tr><th id="1492">1492</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ?</td></tr>
<tr><th id="1493">1493</th><td>                              (<a class="local col6 ref" href="#276isPPC64" title='isPPC64' data-ref="276isPPC64" data-ref-filename="276isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>) :</td></tr>
<tr><th id="1494">1494</th><td>                              (<a class="local col6 ref" href="#276isPPC64" title='isPPC64' data-ref="276isPPC64" data-ref-filename="276isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a>  : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>))).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1495">1495</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>)</td></tr>
<tr><th id="1496">1496</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1497">1497</th><td>    <b>else</b> <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>)</td></tr>
<tr><th id="1498">1498</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1499">1499</th><td>    <b>else</b>                <i>// Conditional branch</i></td></tr>
<tr><th id="1500">1500</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>))</td></tr>
<tr><th id="1501">1501</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1502">1502</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="1503">1503</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1504">1504</th><td>    <b>return</b> <var>1</var>;</td></tr>
<tr><th id="1505">1505</th><td>  }</td></tr>
<tr><th id="1506">1506</th><td></td></tr>
<tr><th id="1507">1507</th><td>  <i>// Two-way Conditional Branch.</i></td></tr>
<tr><th id="1508">1508</th><td>  <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a> || <a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a>)</td></tr>
<tr><th id="1509">1509</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ?</td></tr>
<tr><th id="1510">1510</th><td>                            (<a class="local col6 ref" href="#276isPPC64" title='isPPC64' data-ref="276isPPC64" data-ref-filename="276isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>) :</td></tr>
<tr><th id="1511">1511</th><td>                            (<a class="local col6 ref" href="#276isPPC64" title='isPPC64' data-ref="276isPPC64" data-ref-filename="276isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a>  : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>))).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1512">1512</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>)</td></tr>
<tr><th id="1513">1513</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1514">1514</th><td>  <b>else</b> <b>if</b> (<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>)</td></tr>
<tr><th id="1515">1515</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1516">1516</th><td>  <b>else</b></td></tr>
<tr><th id="1517">1517</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>))</td></tr>
<tr><th id="1518">1518</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1519">1519</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#273Cond" title='Cond' data-ref="273Cond" data-ref-filename="273Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="1520">1520</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#271TBB" title='TBB' data-ref="271TBB" data-ref-filename="271TBB">TBB</a>);</td></tr>
<tr><th id="1521">1521</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(&amp;<a class="local col0 ref" href="#270MBB" title='MBB' data-ref="270MBB" data-ref-filename="270MBB">MBB</a>, <a class="local col4 ref" href="#274DL" title='DL' data-ref="274DL" data-ref-filename="274DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col2 ref" href="#272FBB" title='FBB' data-ref="272FBB" data-ref-filename="272FBB">FBB</a>);</td></tr>
<tr><th id="1522">1522</th><td>  <b>return</b> <var>2</var>;</td></tr>
<tr><th id="1523">1523</th><td>}</td></tr>
<tr><th id="1524">1524</th><td></td></tr>
<tr><th id="1525">1525</th><td><i>// Select analysis.</i></td></tr>
<tr><th id="1526">1526</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" title='llvm::PPCInstrInfo::canInsertSelect' data-ref="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEENS_8RegisterES7_S7_RiS8_S8_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="277MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="277MBB" data-ref-filename="277MBB">MBB</dfn>,</td></tr>
<tr><th id="1527">1527</th><td>                                   <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="278Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="278Cond" data-ref-filename="278Cond">Cond</dfn>,</td></tr>
<tr><th id="1528">1528</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="279DstReg" title='DstReg' data-type='llvm::Register' data-ref="279DstReg" data-ref-filename="279DstReg">DstReg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="280TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="280TrueReg" data-ref-filename="280TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="1529">1529</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="281FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="281FalseReg" data-ref-filename="281FalseReg">FalseReg</dfn>, <em>int</em> &amp;<dfn class="local col2 decl" id="282CondCycles" title='CondCycles' data-type='int &amp;' data-ref="282CondCycles" data-ref-filename="282CondCycles">CondCycles</dfn>,</td></tr>
<tr><th id="1530">1530</th><td>                                   <em>int</em> &amp;<dfn class="local col3 decl" id="283TrueCycles" title='TrueCycles' data-type='int &amp;' data-ref="283TrueCycles" data-ref-filename="283TrueCycles">TrueCycles</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="284FalseCycles" title='FalseCycles' data-type='int &amp;' data-ref="284FalseCycles" data-ref-filename="284FalseCycles">FalseCycles</dfn>) <em>const</em> {</td></tr>
<tr><th id="1531">1531</th><td>  <b>if</b> (<a class="local col8 ref" href="#278Cond" title='Cond' data-ref="278Cond" data-ref-filename="278Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv" data-ref-filename="_ZNK4llvm8ArrayRef4sizeEv">size</a>() != <var>2</var>)</td></tr>
<tr><th id="1532">1532</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1533">1533</th><td></td></tr>
<tr><th id="1534">1534</th><td>  <i>// If this is really a bdnz-like condition, then it cannot be turned into a</i></td></tr>
<tr><th id="1535">1535</th><td><i>  // select.</i></td></tr>
<tr><th id="1536">1536</th><td>  <b>if</b> (<a class="local col8 ref" href="#278Cond" title='Cond' data-ref="278Cond" data-ref-filename="278Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a> || <a class="local col8 ref" href="#278Cond" title='Cond' data-ref="278Cond" data-ref-filename="278Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a>)</td></tr>
<tr><th id="1537">1537</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>  <i>// Check register classes.</i></td></tr>
<tr><th id="1540">1540</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="285MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="285MRI" data-ref-filename="285MRI">MRI</dfn> = <a class="local col7 ref" href="#277MBB" title='MBB' data-ref="277MBB" data-ref-filename="277MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1541">1541</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="286RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="286RC" data-ref-filename="286RC">RC</dfn> =</td></tr>
<tr><th id="1542">1542</th><td>    <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col5 ref" href="#285MRI" title='MRI' data-ref="285MRI" data-ref-filename="285MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#280TrueReg" title='TrueReg' data-ref="280TrueReg" data-ref-filename="280TrueReg">TrueReg</a>), <a class="local col5 ref" href="#285MRI" title='MRI' data-ref="285MRI" data-ref-filename="285MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#281FalseReg" title='FalseReg' data-ref="281FalseReg" data-ref-filename="281FalseReg">FalseReg</a>));</td></tr>
<tr><th id="1543">1543</th><td>  <b>if</b> (!<a class="local col6 ref" href="#286RC" title='RC' data-ref="286RC" data-ref-filename="286RC">RC</a>)</td></tr>
<tr><th id="1544">1544</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1545">1545</th><td></td></tr>
<tr><th id="1546">1546</th><td>  <i>// isel is for regular integer GPRs only.</i></td></tr>
<tr><th id="1547">1547</th><td>  <b>if</b> (!<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#286RC" title='RC' data-ref="286RC" data-ref-filename="286RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="1548">1548</th><td>      !<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClass" title='llvm::PPC::GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_NOR0RegClass">GPRC_NOR0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#286RC" title='RC' data-ref="286RC" data-ref-filename="286RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="1549">1549</th><td>      !<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#286RC" title='RC' data-ref="286RC" data-ref-filename="286RC">RC</a>) &amp;&amp;</td></tr>
<tr><th id="1550">1550</th><td>      !<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClass" title='llvm::PPC::G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_NOX0RegClass">G8RC_NOX0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col6 ref" href="#286RC" title='RC' data-ref="286RC" data-ref-filename="286RC">RC</a>))</td></tr>
<tr><th id="1551">1551</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1552">1552</th><td></td></tr>
<tr><th id="1553">1553</th><td>  <i>// FIXME: These numbers are for the A2, how well they work for other cores is</i></td></tr>
<tr><th id="1554">1554</th><td><i>  // an open question. On the A2, the isel instruction has a 2-cycle latency</i></td></tr>
<tr><th id="1555">1555</th><td><i>  // but single-cycle throughput. These numbers are used in combination with</i></td></tr>
<tr><th id="1556">1556</th><td><i>  // the MispredictPenalty setting from the active SchedMachineModel.</i></td></tr>
<tr><th id="1557">1557</th><td>  <a class="local col2 ref" href="#282CondCycles" title='CondCycles' data-ref="282CondCycles" data-ref-filename="282CondCycles">CondCycles</a> = <var>1</var>;</td></tr>
<tr><th id="1558">1558</th><td>  <a class="local col3 ref" href="#283TrueCycles" title='TrueCycles' data-ref="283TrueCycles" data-ref-filename="283TrueCycles">TrueCycles</a> = <var>1</var>;</td></tr>
<tr><th id="1559">1559</th><td>  <a class="local col4 ref" href="#284FalseCycles" title='FalseCycles' data-ref="284FalseCycles" data-ref-filename="284FalseCycles">FalseCycles</a> = <var>1</var>;</td></tr>
<tr><th id="1560">1560</th><td></td></tr>
<tr><th id="1561">1561</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1562">1562</th><td>}</td></tr>
<tr><th id="1563">1563</th><td></td></tr>
<tr><th id="1564">1564</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979" title='llvm::PPCInstrInfo::insertSelect' data-ref="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979" data-ref-filename="_ZNK4llvm12PPCInstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterENS_81105979">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="287MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="287MBB" data-ref-filename="287MBB">MBB</dfn>,</td></tr>
<tr><th id="1565">1565</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="288MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="288MI" data-ref-filename="288MI">MI</dfn>,</td></tr>
<tr><th id="1566">1566</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="289dl" title='dl' data-type='const llvm::DebugLoc &amp;' data-ref="289dl" data-ref-filename="289dl">dl</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="290DestReg" title='DestReg' data-type='llvm::Register' data-ref="290DestReg" data-ref-filename="290DestReg">DestReg</dfn>,</td></tr>
<tr><th id="1567">1567</th><td>                                <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="291Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="291Cond" data-ref-filename="291Cond">Cond</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="292TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="292TrueReg" data-ref-filename="292TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="1568">1568</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="293FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="293FalseReg" data-ref-filename="293FalseReg">FalseReg</dfn>) <em>const</em> {</td></tr>
<tr><th id="1569">1569</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.size() == <var>2</var> &amp;&amp;</td></tr>
<tr><th id="1570">1570</th><td>         <q>"PPC branch conditions have two components!"</q>);</td></tr>
<tr><th id="1571">1571</th><td></td></tr>
<tr><th id="1572">1572</th><td>  <i>// Get the register classes.</i></td></tr>
<tr><th id="1573">1573</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="294MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="294MRI" data-ref-filename="294MRI">MRI</dfn> = <a class="local col7 ref" href="#287MBB" title='MBB' data-ref="287MBB" data-ref-filename="287MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="1574">1574</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="295RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="295RC" data-ref-filename="295RC">RC</dfn> =</td></tr>
<tr><th id="1575">1575</th><td>    <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" title='llvm::TargetRegisterInfo::getCommonSubClass' data-ref="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo17getCommonSubClassEPKNS_19TargetRegisterClassES3_">getCommonSubClass</a>(<a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#292TrueReg" title='TrueReg' data-ref="292TrueReg" data-ref-filename="292TrueReg">TrueReg</a>), <a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#293FalseReg" title='FalseReg' data-ref="293FalseReg" data-ref-filename="293FalseReg">FalseReg</a>));</td></tr>
<tr><th id="1576">1576</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RC &amp;&amp; <q>"TrueReg and FalseReg must have overlapping register classes"</q>);</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <em>bool</em> <dfn class="local col6 decl" id="296Is64Bit" title='Is64Bit' data-type='bool' data-ref="296Is64Bit" data-ref-filename="296Is64Bit">Is64Bit</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#295RC" title='RC' data-ref="295RC" data-ref-filename="295RC">RC</a>) ||</td></tr>
<tr><th id="1579">1579</th><td>                 <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClass" title='llvm::PPC::G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_NOX0RegClass">G8RC_NOX0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col5 ref" href="#295RC" title='RC' data-ref="295RC" data-ref-filename="295RC">RC</a>);</td></tr>
<tr><th id="1580">1580</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Is64Bit ||</td></tr>
<tr><th id="1581">1581</th><td>          PPC::GPRCRegClass.hasSubClassEq(RC) ||</td></tr>
<tr><th id="1582">1582</th><td>          PPC::GPRC_NOR0RegClass.hasSubClassEq(RC)) &amp;&amp;</td></tr>
<tr><th id="1583">1583</th><td>         <q>"isel is for regular integer GPRs only"</q>);</td></tr>
<tr><th id="1584">1584</th><td></td></tr>
<tr><th id="1585">1585</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="297OpCode" title='OpCode' data-type='unsigned int' data-ref="297OpCode" data-ref-filename="297OpCode">OpCode</dfn> = <a class="local col6 ref" href="#296Is64Bit" title='Is64Bit' data-ref="296Is64Bit" data-ref-filename="296Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL8" title='llvm::PPC::ISEL8' data-ref="llvm::PPC::ISEL8" data-ref-filename="llvm..PPC..ISEL8">ISEL8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL" title='llvm::PPC::ISEL' data-ref="llvm::PPC::ISEL" data-ref-filename="llvm..PPC..ISEL">ISEL</a>;</td></tr>
<tr><th id="1586">1586</th><td>  <em>auto</em> <dfn class="local col8 decl" id="298SelectPred" title='SelectPred' data-type='llvm::PPC::Predicate' data-ref="298SelectPred" data-ref-filename="298SelectPred">SelectPred</dfn> = <b>static_cast</b>&lt;<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>&gt;(<a class="local col1 ref" href="#291Cond" title='Cond' data-ref="291Cond" data-ref-filename="291Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="299SubIdx" title='SubIdx' data-type='unsigned int' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="1589">1589</th><td>  <em>bool</em> <dfn class="local col0 decl" id="300SwapOps" title='SwapOps' data-type='bool' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</dfn> = <b>false</b>;</td></tr>
<tr><th id="1590">1590</th><td>  <b>switch</b> (<a class="local col8 ref" href="#298SelectPred" title='SelectPred' data-ref="298SelectPred" data-ref-filename="298SelectPred">SelectPred</a>) {</td></tr>
<tr><th id="1591">1591</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ" title='llvm::PPC::PRED_EQ' data-ref="llvm::PPC::PRED_EQ" data-ref-filename="llvm..PPC..PRED_EQ">PRED_EQ</a>:</td></tr>
<tr><th id="1592">1592</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ_MINUS" title='llvm::PPC::PRED_EQ_MINUS' data-ref="llvm::PPC::PRED_EQ_MINUS" data-ref-filename="llvm..PPC..PRED_EQ_MINUS">PRED_EQ_MINUS</a>:</td></tr>
<tr><th id="1593">1593</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ_PLUS" title='llvm::PPC::PRED_EQ_PLUS' data-ref="llvm::PPC::PRED_EQ_PLUS" data-ref-filename="llvm..PPC..PRED_EQ_PLUS">PRED_EQ_PLUS</a>:</td></tr>
<tr><th id="1594">1594</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_eq" title='llvm::PPC::sub_eq' data-ref="llvm::PPC::sub_eq" data-ref-filename="llvm..PPC..sub_eq">sub_eq</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1595">1595</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE" title='llvm::PPC::PRED_NE' data-ref="llvm::PPC::PRED_NE" data-ref-filename="llvm..PPC..PRED_NE">PRED_NE</a>:</td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE_MINUS" title='llvm::PPC::PRED_NE_MINUS' data-ref="llvm::PPC::PRED_NE_MINUS" data-ref-filename="llvm..PPC..PRED_NE_MINUS">PRED_NE_MINUS</a>:</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE_PLUS" title='llvm::PPC::PRED_NE_PLUS' data-ref="llvm::PPC::PRED_NE_PLUS" data-ref-filename="llvm..PPC..PRED_NE_PLUS">PRED_NE_PLUS</a>:</td></tr>
<tr><th id="1598">1598</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_eq" title='llvm::PPC::sub_eq' data-ref="llvm::PPC::sub_eq" data-ref-filename="llvm..PPC..sub_eq">sub_eq</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1599">1599</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a>:</td></tr>
<tr><th id="1600">1600</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT_MINUS" title='llvm::PPC::PRED_LT_MINUS' data-ref="llvm::PPC::PRED_LT_MINUS" data-ref-filename="llvm..PPC..PRED_LT_MINUS">PRED_LT_MINUS</a>:</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT_PLUS" title='llvm::PPC::PRED_LT_PLUS' data-ref="llvm::PPC::PRED_LT_PLUS" data-ref-filename="llvm..PPC..PRED_LT_PLUS">PRED_LT_PLUS</a>:</td></tr>
<tr><th id="1602">1602</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a>:</td></tr>
<tr><th id="1604">1604</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE_MINUS" title='llvm::PPC::PRED_GE_MINUS' data-ref="llvm::PPC::PRED_GE_MINUS" data-ref-filename="llvm..PPC..PRED_GE_MINUS">PRED_GE_MINUS</a>:</td></tr>
<tr><th id="1605">1605</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE_PLUS" title='llvm::PPC::PRED_GE_PLUS' data-ref="llvm::PPC::PRED_GE_PLUS" data-ref-filename="llvm..PPC..PRED_GE_PLUS">PRED_GE_PLUS</a>:</td></tr>
<tr><th id="1606">1606</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1607">1607</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a>:</td></tr>
<tr><th id="1608">1608</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT_MINUS" title='llvm::PPC::PRED_GT_MINUS' data-ref="llvm::PPC::PRED_GT_MINUS" data-ref-filename="llvm..PPC..PRED_GT_MINUS">PRED_GT_MINUS</a>:</td></tr>
<tr><th id="1609">1609</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT_PLUS" title='llvm::PPC::PRED_GT_PLUS' data-ref="llvm::PPC::PRED_GT_PLUS" data-ref-filename="llvm..PPC..PRED_GT_PLUS">PRED_GT_PLUS</a>:</td></tr>
<tr><th id="1610">1610</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1611">1611</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a>:</td></tr>
<tr><th id="1612">1612</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE_MINUS" title='llvm::PPC::PRED_LE_MINUS' data-ref="llvm::PPC::PRED_LE_MINUS" data-ref-filename="llvm..PPC..PRED_LE_MINUS">PRED_LE_MINUS</a>:</td></tr>
<tr><th id="1613">1613</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE_PLUS" title='llvm::PPC::PRED_LE_PLUS' data-ref="llvm::PPC::PRED_LE_PLUS" data-ref-filename="llvm..PPC..PRED_LE_PLUS">PRED_LE_PLUS</a>:</td></tr>
<tr><th id="1614">1614</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1615">1615</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_UN" title='llvm::PPC::PRED_UN' data-ref="llvm::PPC::PRED_UN" data-ref-filename="llvm..PPC..PRED_UN">PRED_UN</a>:</td></tr>
<tr><th id="1616">1616</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_UN_MINUS" title='llvm::PPC::PRED_UN_MINUS' data-ref="llvm::PPC::PRED_UN_MINUS" data-ref-filename="llvm..PPC..PRED_UN_MINUS">PRED_UN_MINUS</a>:</td></tr>
<tr><th id="1617">1617</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_UN_PLUS" title='llvm::PPC::PRED_UN_PLUS' data-ref="llvm::PPC::PRED_UN_PLUS" data-ref-filename="llvm..PPC..PRED_UN_PLUS">PRED_UN_PLUS</a>:</td></tr>
<tr><th id="1618">1618</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_un" title='llvm::PPC::sub_un' data-ref="llvm::PPC::sub_un" data-ref-filename="llvm..PPC..sub_un">sub_un</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1619">1619</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NU" title='llvm::PPC::PRED_NU' data-ref="llvm::PPC::PRED_NU" data-ref-filename="llvm..PPC..PRED_NU">PRED_NU</a>:</td></tr>
<tr><th id="1620">1620</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NU_MINUS" title='llvm::PPC::PRED_NU_MINUS' data-ref="llvm::PPC::PRED_NU_MINUS" data-ref-filename="llvm..PPC..PRED_NU_MINUS">PRED_NU_MINUS</a>:</td></tr>
<tr><th id="1621">1621</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NU_PLUS" title='llvm::PPC::PRED_NU_PLUS' data-ref="llvm::PPC::PRED_NU_PLUS" data-ref-filename="llvm..PPC..PRED_NU_PLUS">PRED_NU_PLUS</a>:</td></tr>
<tr><th id="1622">1622</th><td>      <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_un" title='llvm::PPC::sub_un' data-ref="llvm::PPC::sub_un" data-ref-filename="llvm..PPC..sub_un">sub_un</a>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1623">1623</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>:   <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <var>0</var>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>false</b>; <b>break</b>;</td></tr>
<tr><th id="1624">1624</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>: <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a> = <var>0</var>; <a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> = <b>true</b>; <b>break</b>;</td></tr>
<tr><th id="1625">1625</th><td>  }</td></tr>
<tr><th id="1626">1626</th><td></td></tr>
<tr><th id="1627">1627</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="301FirstReg" title='FirstReg' data-type='llvm::Register' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</dfn> =  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> ? <a class="local col3 ref" href="#293FalseReg" title='FalseReg' data-ref="293FalseReg" data-ref-filename="293FalseReg">FalseReg</a> : <a class="local col2 ref" href="#292TrueReg" title='TrueReg' data-ref="292TrueReg" data-ref-filename="292TrueReg">TrueReg</a>,</td></tr>
<tr><th id="1628">1628</th><td>           <dfn class="local col2 decl" id="302SecondReg" title='SecondReg' data-type='llvm::Register' data-ref="302SecondReg" data-ref-filename="302SecondReg">SecondReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#300SwapOps" title='SwapOps' data-ref="300SwapOps" data-ref-filename="300SwapOps">SwapOps</a> ? <a class="local col2 ref" href="#292TrueReg" title='TrueReg' data-ref="292TrueReg" data-ref-filename="292TrueReg">TrueReg</a>  : <a class="local col3 ref" href="#293FalseReg" title='FalseReg' data-ref="293FalseReg" data-ref-filename="293FalseReg">FalseReg</a>;</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td>  <i>// The first input register of isel cannot be r0. If it is a member</i></td></tr>
<tr><th id="1631">1631</th><td><i>  // of a register class that can be r0, then copy it first (the</i></td></tr>
<tr><th id="1632">1632</th><td><i>  // register allocator should eliminate the copy).</i></td></tr>
<tr><th id="1633">1633</th><td>  <b>if</b> (<a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R0" title='llvm::PPC::R0' data-ref="llvm::PPC::R0" data-ref-filename="llvm..PPC..R0">R0</a>) ||</td></tr>
<tr><th id="1634">1634</th><td>      <a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X0" title='llvm::PPC::X0' data-ref="llvm::PPC::X0" data-ref-filename="llvm..PPC..X0">X0</a>)) {</td></tr>
<tr><th id="1635">1635</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="303FirstRC" title='FirstRC' data-type='const llvm::TargetRegisterClass *' data-ref="303FirstRC" data-ref-filename="303FirstRC">FirstRC</dfn> =</td></tr>
<tr><th id="1636">1636</th><td>      <a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X0" title='llvm::PPC::X0' data-ref="llvm::PPC::X0" data-ref-filename="llvm..PPC..X0">X0</a>) ?</td></tr>
<tr><th id="1637">1637</th><td>        &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClass" title='llvm::PPC::G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_NOX0RegClass">G8RC_NOX0RegClass</a> : &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClass" title='llvm::PPC::GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_NOR0RegClass">GPRC_NOR0RegClass</a>;</td></tr>
<tr><th id="1638">1638</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="304OldFirstReg" title='OldFirstReg' data-type='llvm::Register' data-ref="304OldFirstReg" data-ref-filename="304OldFirstReg">OldFirstReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>;</td></tr>
<tr><th id="1639">1639</th><td>    <a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col4 ref" href="#294MRI" title='MRI' data-ref="294MRI" data-ref-filename="294MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="local col3 ref" href="#303FirstRC" title='FirstRC' data-ref="303FirstRC" data-ref-filename="303FirstRC">FirstRC</a>);</td></tr>
<tr><th id="1640">1640</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#287MBB" title='MBB' data-ref="287MBB" data-ref-filename="287MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a>, <a class="local col9 ref" href="#289dl" title='dl' data-ref="289dl" data-ref-filename="289dl">dl</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>)</td></tr>
<tr><th id="1641">1641</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#304OldFirstReg" title='OldFirstReg' data-ref="304OldFirstReg" data-ref-filename="304OldFirstReg">OldFirstReg</a>);</td></tr>
<tr><th id="1642">1642</th><td>  }</td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#287MBB" title='MBB' data-ref="287MBB" data-ref-filename="287MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#288MI" title='MI' data-ref="288MI" data-ref-filename="288MI">MI</a>, <a class="local col9 ref" href="#289dl" title='dl' data-ref="289dl" data-ref-filename="289dl">dl</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#297OpCode" title='OpCode' data-ref="297OpCode" data-ref-filename="297OpCode">OpCode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#290DestReg" title='DestReg' data-ref="290DestReg" data-ref-filename="290DestReg">DestReg</a>)</td></tr>
<tr><th id="1645">1645</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#301FirstReg" title='FirstReg' data-ref="301FirstReg" data-ref-filename="301FirstReg">FirstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#302SecondReg" title='SecondReg' data-ref="302SecondReg" data-ref-filename="302SecondReg">SecondReg</a>)</td></tr>
<tr><th id="1646">1646</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#291Cond" title='Cond' data-ref="291Cond" data-ref-filename="291Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <var>0</var>, <a class="local col9 ref" href="#299SubIdx" title='SubIdx' data-ref="299SubIdx" data-ref-filename="299SubIdx">SubIdx</a>);</td></tr>
<tr><th id="1647">1647</th><td>}</td></tr>
<tr><th id="1648">1648</th><td></td></tr>
<tr><th id="1649">1649</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL13getCRBitValuej" title='getCRBitValue' data-type='unsigned int getCRBitValue(unsigned int CRBit)' data-ref="_ZL13getCRBitValuej" data-ref-filename="_ZL13getCRBitValuej">getCRBitValue</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="305CRBit" title='CRBit' data-type='unsigned int' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="306Ret" title='Ret' data-type='unsigned int' data-ref="306Ret" data-ref-filename="306Ret">Ret</dfn> = <var>4</var>;</td></tr>
<tr><th id="1651">1651</th><td>  <b>if</b> (<a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0LT" title='llvm::PPC::CR0LT' data-ref="llvm::PPC::CR0LT" data-ref-filename="llvm..PPC..CR0LT">CR0LT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1LT" title='llvm::PPC::CR1LT' data-ref="llvm::PPC::CR1LT" data-ref-filename="llvm..PPC..CR1LT">CR1LT</a> ||</td></tr>
<tr><th id="1652">1652</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2LT" title='llvm::PPC::CR2LT' data-ref="llvm::PPC::CR2LT" data-ref-filename="llvm..PPC..CR2LT">CR2LT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3LT" title='llvm::PPC::CR3LT' data-ref="llvm::PPC::CR3LT" data-ref-filename="llvm..PPC..CR3LT">CR3LT</a> ||</td></tr>
<tr><th id="1653">1653</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4LT" title='llvm::PPC::CR4LT' data-ref="llvm::PPC::CR4LT" data-ref-filename="llvm..PPC..CR4LT">CR4LT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5LT" title='llvm::PPC::CR5LT' data-ref="llvm::PPC::CR5LT" data-ref-filename="llvm..PPC..CR5LT">CR5LT</a> ||</td></tr>
<tr><th id="1654">1654</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6LT" title='llvm::PPC::CR6LT' data-ref="llvm::PPC::CR6LT" data-ref-filename="llvm..PPC..CR6LT">CR6LT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7LT" title='llvm::PPC::CR7LT' data-ref="llvm::PPC::CR7LT" data-ref-filename="llvm..PPC..CR7LT">CR7LT</a>)</td></tr>
<tr><th id="1655">1655</th><td>    <a class="local col6 ref" href="#306Ret" title='Ret' data-ref="306Ret" data-ref-filename="306Ret">Ret</a> = <var>3</var>;</td></tr>
<tr><th id="1656">1656</th><td>  <b>if</b> (<a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0GT" title='llvm::PPC::CR0GT' data-ref="llvm::PPC::CR0GT" data-ref-filename="llvm..PPC..CR0GT">CR0GT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1GT" title='llvm::PPC::CR1GT' data-ref="llvm::PPC::CR1GT" data-ref-filename="llvm..PPC..CR1GT">CR1GT</a> ||</td></tr>
<tr><th id="1657">1657</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2GT" title='llvm::PPC::CR2GT' data-ref="llvm::PPC::CR2GT" data-ref-filename="llvm..PPC..CR2GT">CR2GT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3GT" title='llvm::PPC::CR3GT' data-ref="llvm::PPC::CR3GT" data-ref-filename="llvm..PPC..CR3GT">CR3GT</a> ||</td></tr>
<tr><th id="1658">1658</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4GT" title='llvm::PPC::CR4GT' data-ref="llvm::PPC::CR4GT" data-ref-filename="llvm..PPC..CR4GT">CR4GT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5GT" title='llvm::PPC::CR5GT' data-ref="llvm::PPC::CR5GT" data-ref-filename="llvm..PPC..CR5GT">CR5GT</a> ||</td></tr>
<tr><th id="1659">1659</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6GT" title='llvm::PPC::CR6GT' data-ref="llvm::PPC::CR6GT" data-ref-filename="llvm..PPC..CR6GT">CR6GT</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7GT" title='llvm::PPC::CR7GT' data-ref="llvm::PPC::CR7GT" data-ref-filename="llvm..PPC..CR7GT">CR7GT</a>)</td></tr>
<tr><th id="1660">1660</th><td>    <a class="local col6 ref" href="#306Ret" title='Ret' data-ref="306Ret" data-ref-filename="306Ret">Ret</a> = <var>2</var>;</td></tr>
<tr><th id="1661">1661</th><td>  <b>if</b> (<a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0EQ" title='llvm::PPC::CR0EQ' data-ref="llvm::PPC::CR0EQ" data-ref-filename="llvm..PPC..CR0EQ">CR0EQ</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1EQ" title='llvm::PPC::CR1EQ' data-ref="llvm::PPC::CR1EQ" data-ref-filename="llvm..PPC..CR1EQ">CR1EQ</a> ||</td></tr>
<tr><th id="1662">1662</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2EQ" title='llvm::PPC::CR2EQ' data-ref="llvm::PPC::CR2EQ" data-ref-filename="llvm..PPC..CR2EQ">CR2EQ</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3EQ" title='llvm::PPC::CR3EQ' data-ref="llvm::PPC::CR3EQ" data-ref-filename="llvm..PPC..CR3EQ">CR3EQ</a> ||</td></tr>
<tr><th id="1663">1663</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4EQ" title='llvm::PPC::CR4EQ' data-ref="llvm::PPC::CR4EQ" data-ref-filename="llvm..PPC..CR4EQ">CR4EQ</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5EQ" title='llvm::PPC::CR5EQ' data-ref="llvm::PPC::CR5EQ" data-ref-filename="llvm..PPC..CR5EQ">CR5EQ</a> ||</td></tr>
<tr><th id="1664">1664</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6EQ" title='llvm::PPC::CR6EQ' data-ref="llvm::PPC::CR6EQ" data-ref-filename="llvm..PPC..CR6EQ">CR6EQ</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7EQ" title='llvm::PPC::CR7EQ' data-ref="llvm::PPC::CR7EQ" data-ref-filename="llvm..PPC..CR7EQ">CR7EQ</a>)</td></tr>
<tr><th id="1665">1665</th><td>    <a class="local col6 ref" href="#306Ret" title='Ret' data-ref="306Ret" data-ref-filename="306Ret">Ret</a> = <var>1</var>;</td></tr>
<tr><th id="1666">1666</th><td>  <b>if</b> (<a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0UN" title='llvm::PPC::CR0UN' data-ref="llvm::PPC::CR0UN" data-ref-filename="llvm..PPC..CR0UN">CR0UN</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR1UN" title='llvm::PPC::CR1UN' data-ref="llvm::PPC::CR1UN" data-ref-filename="llvm..PPC..CR1UN">CR1UN</a> ||</td></tr>
<tr><th id="1667">1667</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR2UN" title='llvm::PPC::CR2UN' data-ref="llvm::PPC::CR2UN" data-ref-filename="llvm..PPC..CR2UN">CR2UN</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR3UN" title='llvm::PPC::CR3UN' data-ref="llvm::PPC::CR3UN" data-ref-filename="llvm..PPC..CR3UN">CR3UN</a> ||</td></tr>
<tr><th id="1668">1668</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR4UN" title='llvm::PPC::CR4UN' data-ref="llvm::PPC::CR4UN" data-ref-filename="llvm..PPC..CR4UN">CR4UN</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR5UN" title='llvm::PPC::CR5UN' data-ref="llvm::PPC::CR5UN" data-ref-filename="llvm..PPC..CR5UN">CR5UN</a> ||</td></tr>
<tr><th id="1669">1669</th><td>      <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR6UN" title='llvm::PPC::CR6UN' data-ref="llvm::PPC::CR6UN" data-ref-filename="llvm..PPC..CR6UN">CR6UN</a> || <a class="local col5 ref" href="#305CRBit" title='CRBit' data-ref="305CRBit" data-ref-filename="305CRBit">CRBit</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7UN" title='llvm::PPC::CR7UN' data-ref="llvm::PPC::CR7UN" data-ref-filename="llvm..PPC..CR7UN">CR7UN</a>)</td></tr>
<tr><th id="1670">1670</th><td>    <a class="local col6 ref" href="#306Ret" title='Ret' data-ref="306Ret" data-ref-filename="306Ret">Ret</a> = <var>0</var>;</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Ret != <var>4</var> &amp;&amp; <q>"Invalid CR bit register"</q>);</td></tr>
<tr><th id="1673">1673</th><td>  <b>return</b> <a class="local col6 ref" href="#306Ret" title='Ret' data-ref="306Ret" data-ref-filename="306Ret">Ret</a>;</td></tr>
<tr><th id="1674">1674</th><td>}</td></tr>
<tr><th id="1675">1675</th><td></td></tr>
<tr><th id="1676">1676</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" title='llvm::PPCInstrInfo::copyPhysReg' data-ref="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b" data-ref-filename="_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="307MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="307MBB" data-ref-filename="307MBB">MBB</dfn>,</td></tr>
<tr><th id="1677">1677</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="308I" title='I' data-type='MachineBasicBlock::iterator' data-ref="308I" data-ref-filename="308I">I</dfn>,</td></tr>
<tr><th id="1678">1678</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="309DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="309DL" data-ref-filename="309DL">DL</dfn>, <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col0 decl" id="310DestReg" title='DestReg' data-type='llvm::MCRegister' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</dfn>,</td></tr>
<tr><th id="1679">1679</th><td>                               <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col1 decl" id="311SrcReg" title='SrcReg' data-type='llvm::MCRegister' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col2 decl" id="312KillSrc" title='KillSrc' data-type='bool' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</dfn>) <em>const</em> {</td></tr>
<tr><th id="1680">1680</th><td>  <i>// We can end up with self copies and similar things as a result of VSX copy</i></td></tr>
<tr><th id="1681">1681</th><td><i>  // legalization. Promote them here.</i></td></tr>
<tr><th id="1682">1682</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="313TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="313TRI" data-ref-filename="313TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="1683">1683</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F8RCRegClass" title='llvm::PPC::F8RCRegClass' data-ref="llvm::PPC::F8RCRegClass" data-ref-filename="llvm..PPC..F8RCRegClass">F8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>) &amp;&amp;</td></tr>
<tr><th id="1684">1684</th><td>      <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1685">1685</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="314SuperReg" title='SuperReg' data-type='llvm::MCRegister' data-ref="314SuperReg" data-ref-filename="314SuperReg">SuperReg</dfn> =</td></tr>
<tr><th id="1686">1686</th><td>        <a class="local col3 ref" href="#313TRI" title='TRI' data-ref="313TRI" data-ref-filename="313TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_64" title='llvm::PPC::sub_64' data-ref="llvm::PPC::sub_64" data-ref-filename="llvm..PPC..sub_64">sub_64</a>, &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>);</td></tr>
<tr><th id="1687">1687</th><td></td></tr>
<tr><th id="1688">1688</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-use='m' data-ref="VSXSelfCopyCrash" data-ref-filename="VSXSelfCopyCrash">VSXSelfCopyCrash</a> &amp;&amp; <a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqERKS0_" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqERKS0_" data-ref-filename="_ZNK4llvm10MCRegistereqERKS0_">==</a> <a class="local col4 ref" href="#314SuperReg" title='SuperReg' data-ref="314SuperReg" data-ref-filename="314SuperReg">SuperReg</a>)</td></tr>
<tr><th id="1689">1689</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"nop VSX copy"</q>);</td></tr>
<tr><th id="1690">1690</th><td></td></tr>
<tr><th id="1691">1691</th><td>    <a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSERKS0_" data-ref-filename="_ZN4llvm10MCRegisteraSERKS0_">=</a> <a class="local col4 ref" href="#314SuperReg" title='SuperReg' data-ref="314SuperReg" data-ref-filename="314SuperReg">SuperReg</a>;</td></tr>
<tr><th id="1692">1692</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F8RCRegClass" title='llvm::PPC::F8RCRegClass' data-ref="llvm::PPC::F8RCRegClass" data-ref-filename="llvm..PPC..F8RCRegClass">F8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1693">1693</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1694">1694</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="315SuperReg" title='SuperReg' data-type='llvm::MCRegister' data-ref="315SuperReg" data-ref-filename="315SuperReg">SuperReg</dfn> =</td></tr>
<tr><th id="1695">1695</th><td>        <a class="local col3 ref" href="#313TRI" title='TRI' data-ref="313TRI" data-ref-filename="313TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>, <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_64" title='llvm::PPC::sub_64' data-ref="llvm::PPC::sub_64" data-ref-filename="llvm..PPC..sub_64">sub_64</a>, &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>);</td></tr>
<tr><th id="1696">1696</th><td></td></tr>
<tr><th id="1697">1697</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VSXSelfCopyCrash" title='VSXSelfCopyCrash' data-use='m' data-ref="VSXSelfCopyCrash" data-ref-filename="VSXSelfCopyCrash">VSXSelfCopyCrash</a> &amp;&amp; <a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistereqERKS0_" title='llvm::MCRegister::operator==' data-ref="_ZNK4llvm10MCRegistereqERKS0_" data-ref-filename="_ZNK4llvm10MCRegistereqERKS0_">==</a> <a class="local col5 ref" href="#315SuperReg" title='SuperReg' data-ref="315SuperReg" data-ref-filename="315SuperReg">SuperReg</a>)</td></tr>
<tr><th id="1698">1698</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"nop VSX copy"</q>);</td></tr>
<tr><th id="1699">1699</th><td></td></tr>
<tr><th id="1700">1700</th><td>    <a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSERKS0_" data-ref-filename="_ZN4llvm10MCRegisteraSERKS0_">=</a> <a class="local col5 ref" href="#315SuperReg" title='SuperReg' data-ref="315SuperReg" data-ref-filename="315SuperReg">SuperReg</a>;</td></tr>
<tr><th id="1701">1701</th><td>  }</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <i>// Different class register copy</i></td></tr>
<tr><th id="1704">1704</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1705">1705</th><td>      <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1706">1706</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="316CRReg" title='CRReg' data-type='llvm::MCRegister' data-ref="316CRReg" data-ref-filename="316CRReg">CRReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvmL14getCRFromCRBitEj" title='llvm::getCRFromCRBit' data-ref="_ZN4llvmL14getCRFromCRBitEj" data-ref-filename="_ZN4llvmL14getCRFromCRBitEj">getCRFromCRBit</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1707">1707</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF" title='llvm::PPC::MFOCRF' data-ref="llvm::PPC::MFOCRF" data-ref-filename="llvm..PPC..MFOCRF">MFOCRF</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#316CRReg" title='CRReg' data-ref="316CRReg" data-ref-filename="316CRReg">CRReg</a>);</td></tr>
<tr><th id="1708">1708</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1709">1709</th><td>    <i>// Rotate the CR bit in the CR fields to be the least significant bit and</i></td></tr>
<tr><th id="1710">1710</th><td><i>    // then mask with 0x1 (MB = ME = 31).</i></td></tr>
<tr><th id="1711">1711</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)</td></tr>
<tr><th id="1712">1712</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1713">1713</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#313TRI" title='TRI' data-ref="313TRI" data-ref-filename="313TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col6 ref" href="#316CRReg" title='CRReg' data-ref="316CRReg" data-ref-filename="316CRReg">CRReg</a>) * <var>4</var> + (<var>4</var> - <a class="tu ref fn" href="#_ZL13getCRBitValuej" title='getCRBitValue' data-use='c' data-ref="_ZL13getCRBitValuej" data-ref-filename="_ZL13getCRBitValuej">getCRBitValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>)))</td></tr>
<tr><th id="1714">1714</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>)</td></tr>
<tr><th id="1715">1715</th><td>       .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="1716">1716</th><td>    <b>return</b>;</td></tr>
<tr><th id="1717">1717</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1718">1718</th><td>             (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>) ||</td></tr>
<tr><th id="1719">1719</th><td>              <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>))) {</td></tr>
<tr><th id="1720">1720</th><td>    <em>bool</em> <dfn class="local col7 decl" id="317Is64Bit" title='Is64Bit' data-type='bool' data-ref="317Is64Bit" data-ref-filename="317Is64Bit">Is64Bit</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>);</td></tr>
<tr><th id="1721">1721</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="318MvCode" title='MvCode' data-type='unsigned int' data-ref="318MvCode" data-ref-filename="318MvCode">MvCode</dfn> = <a class="local col7 ref" href="#317Is64Bit" title='Is64Bit' data-ref="317Is64Bit" data-ref-filename="317Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF8" title='llvm::PPC::MFOCRF8' data-ref="llvm::PPC::MFOCRF8" data-ref-filename="llvm..PPC..MFOCRF8">MFOCRF8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFOCRF" title='llvm::PPC::MFOCRF' data-ref="llvm::PPC::MFOCRF" data-ref-filename="llvm..PPC..MFOCRF">MFOCRF</a>;</td></tr>
<tr><th id="1722">1722</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="319ShCode" title='ShCode' data-type='unsigned int' data-ref="319ShCode" data-ref-filename="319ShCode">ShCode</dfn> = <a class="local col7 ref" href="#317Is64Bit" title='Is64Bit' data-ref="317Is64Bit" data-ref-filename="317Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>;</td></tr>
<tr><th id="1723">1723</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="320CRNum" title='CRNum' data-type='unsigned int' data-ref="320CRNum" data-ref-filename="320CRNum">CRNum</dfn> = <a class="local col3 ref" href="#313TRI" title='TRI' data-ref="313TRI" data-ref-filename="313TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MCRegisterInfo16getEncodingValueENS_10MCRegisterE">getEncodingValue</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1724">1724</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#318MvCode" title='MvCode' data-ref="318MvCode" data-ref-filename="318MvCode">MvCode</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1725">1725</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1726">1726</th><td>    <b>if</b> (<a class="local col0 ref" href="#320CRNum" title='CRNum' data-ref="320CRNum" data-ref-filename="320CRNum">CRNum</a> == <var>7</var>)</td></tr>
<tr><th id="1727">1727</th><td>      <b>return</b>;</td></tr>
<tr><th id="1728">1728</th><td>    <i>// Shift the CR bits to make the CR field in the lowest 4 bits of GRC.</i></td></tr>
<tr><th id="1729">1729</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#319ShCode" title='ShCode' data-ref="319ShCode" data-ref-filename="319ShCode">ShCode</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)</td></tr>
<tr><th id="1730">1730</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1731">1731</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#320CRNum" title='CRNum' data-ref="320CRNum" data-ref-filename="320CRNum">CRNum</a> * <var>4</var> + <var>4</var>)</td></tr>
<tr><th id="1732">1732</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>28</var>)</td></tr>
<tr><th id="1733">1733</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>31</var>);</td></tr>
<tr><th id="1734">1734</th><td>    <b>return</b>;</td></tr>
<tr><th id="1735">1735</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1736">1736</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1737">1737</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasDirectMove() &amp;&amp;</td></tr>
<tr><th id="1738">1738</th><td>           <q>"Subtarget doesn't support directmove, don't know how to copy."</q>);</td></tr>
<tr><th id="1739">1739</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTVSRD" title='llvm::PPC::MTVSRD' data-ref="llvm::PPC::MTVSRD" data-ref-filename="llvm..PPC..MTVSRD">MTVSRD</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1740">1740</th><td>    <a class="ref" href="#56" title='NumGPRtoVSRSpill' data-ref="NumGPRtoVSRSpill" data-ref-filename="NumGPRtoVSRSpill">NumGPRtoVSRSpill</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="1741">1741</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1742">1742</th><td>    <b>return</b>;</td></tr>
<tr><th id="1743">1743</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1744">1744</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1745">1745</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasDirectMove() &amp;&amp;</td></tr>
<tr><th id="1746">1746</th><td>           <q>"Subtarget doesn't support directmove, don't know how to copy."</q>);</td></tr>
<tr><th id="1747">1747</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFVSRD" title='llvm::PPC::MFVSRD' data-ref="llvm::PPC::MFVSRD" data-ref-filename="llvm..PPC..MFVSRD">MFVSRD</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1748">1748</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1749">1749</th><td>    <b>return</b>;</td></tr>
<tr><th id="1750">1750</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClass" title='llvm::PPC::SPERCRegClass' data-ref="llvm::PPC::SPERCRegClass" data-ref-filename="llvm..PPC..SPERCRegClass">SPERCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1751">1751</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1752">1752</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EFSCFD" title='llvm::PPC::EFSCFD' data-ref="llvm::PPC::EFSCFD" data-ref-filename="llvm..PPC..EFSCFD">EFSCFD</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1753">1753</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1754">1754</th><td>    <b>return</b>;</td></tr>
<tr><th id="1755">1755</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) &amp;&amp;</td></tr>
<tr><th id="1756">1756</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClass" title='llvm::PPC::SPERCRegClass' data-ref="llvm::PPC::SPERCRegClass" data-ref-filename="llvm..PPC..SPERCRegClass">SPERCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) {</td></tr>
<tr><th id="1757">1757</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EFDCFS" title='llvm::PPC::EFDCFS' data-ref="llvm::PPC::EFDCFS" data-ref-filename="llvm..PPC..EFDCFS">EFDCFS</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1758">1758</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>);</td></tr>
<tr><th id="1759">1759</th><td>    <b>return</b>;</td></tr>
<tr><th id="1760">1760</th><td>  }</td></tr>
<tr><th id="1761">1761</th><td></td></tr>
<tr><th id="1762">1762</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="321Opc" title='Opc' data-type='unsigned int' data-ref="321Opc" data-ref-filename="321Opc">Opc</dfn>;</td></tr>
<tr><th id="1763">1763</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1764">1764</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>;</td></tr>
<tr><th id="1765">1765</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1766">1766</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>;</td></tr>
<tr><th id="1767">1767</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F4RCRegClass" title='llvm::PPC::F4RCRegClass' data-ref="llvm::PPC::F4RCRegClass" data-ref-filename="llvm..PPC..F4RCRegClass">F4RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1768">1768</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FMR" title='llvm::PPC::FMR' data-ref="llvm::PPC::FMR" data-ref-filename="llvm..PPC..FMR">FMR</a>;</td></tr>
<tr><th id="1769">1769</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1770">1770</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MCRF" title='llvm::PPC::MCRF' data-ref="llvm::PPC::MCRF" data-ref-filename="llvm..PPC..MCRF">MCRF</a>;</td></tr>
<tr><th id="1771">1771</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1772">1772</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::VOR" title='llvm::PPC::VOR' data-ref="llvm::PPC::VOR" data-ref-filename="llvm..PPC..VOR">VOR</a>;</td></tr>
<tr><th id="1773">1773</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1774">1774</th><td>    <i>// There are two different ways this can be done:</i></td></tr>
<tr><th id="1775">1775</th><td><i>    //   1. xxlor : This has lower latency (on the P7), 2 cycles, but can only</i></td></tr>
<tr><th id="1776">1776</th><td><i>    //      issue in VSU pipeline 0.</i></td></tr>
<tr><th id="1777">1777</th><td><i>    //   2. xmovdp/xmovsp: This has higher latency (on the P7), 6 cycles, but</i></td></tr>
<tr><th id="1778">1778</th><td><i>    //      can go to either pipeline.</i></td></tr>
<tr><th id="1779">1779</th><td><i>    // We'll always use xxlor here, because in practically all cases where</i></td></tr>
<tr><th id="1780">1780</th><td><i>    // copies are generated, they are close enough to some use that the</i></td></tr>
<tr><th id="1781">1781</th><td><i>    // lower-latency form is preferable.</i></td></tr>
<tr><th id="1782">1782</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>;</td></tr>
<tr><th id="1783">1783</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="1784">1784</th><td>           <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRCRegClass" title='llvm::PPC::VSSRCRegClass' data-ref="llvm::PPC::VSSRCRegClass" data-ref-filename="llvm..PPC..VSSRCRegClass">VSSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1785">1785</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>()) ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XSCPSGNDP" title='llvm::PPC::XSCPSGNDP' data-ref="llvm::PPC::XSCPSGNDP" data-ref-filename="llvm..PPC..XSCPSGNDP">XSCPSGNDP</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLORf" title='llvm::PPC::XXLORf' data-ref="llvm::PPC::XXLORf" data-ref-filename="llvm..PPC..XXLORf">XXLORf</a>;</td></tr>
<tr><th id="1786">1786</th><td>  <b>else</b> <b>if</b> (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv" title='llvm::PPCSubtarget::pairedVectorMemops' data-ref="_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv" data-ref-filename="_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv">pairedVectorMemops</a>() &amp;&amp;</td></tr>
<tr><th id="1787">1787</th><td>           <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRpRCRegClass" title='llvm::PPC::VSRpRCRegClass' data-ref="llvm::PPC::VSRpRCRegClass" data-ref-filename="llvm..PPC..VSRpRCRegClass">VSRpRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="1788">1788</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> &gt; <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp15" title='llvm::PPC::VSRp15' data-ref="llvm::PPC::VSRp15" data-ref-filename="llvm..PPC..VSRp15">VSRp15</a>)</td></tr>
<tr><th id="1789">1789</th><td>      <a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::V0" title='llvm::PPC::V0' data-ref="llvm::PPC::V0" data-ref-filename="llvm..PPC..V0">V0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp16" title='llvm::PPC::VSRp16' data-ref="llvm::PPC::VSRp16" data-ref-filename="llvm..PPC..VSRp16">VSRp16</a>) * <var>2</var>;</td></tr>
<tr><th id="1790">1790</th><td>    <b>else</b></td></tr>
<tr><th id="1791">1791</th><td>      <a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp0" title='llvm::PPC::VSRp0' data-ref="llvm::PPC::VSRp0" data-ref-filename="llvm..PPC..VSRp0">VSRp0</a>) * <var>2</var>;</td></tr>
<tr><th id="1792">1792</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> &gt; <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp15" title='llvm::PPC::VSRp15' data-ref="llvm::PPC::VSRp15" data-ref-filename="llvm..PPC..VSRp15">VSRp15</a>)</td></tr>
<tr><th id="1793">1793</th><td>      <a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::V0" title='llvm::PPC::V0' data-ref="llvm::PPC::V0" data-ref-filename="llvm..PPC..V0">V0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp16" title='llvm::PPC::VSRp16' data-ref="llvm::PPC::VSRp16" data-ref-filename="llvm..PPC..VSRp16">VSRp16</a>) * <var>2</var>;</td></tr>
<tr><th id="1794">1794</th><td>    <b>else</b></td></tr>
<tr><th id="1795">1795</th><td>      <a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRp0" title='llvm::PPC::VSRp0' data-ref="llvm::PPC::VSRp0" data-ref-filename="llvm..PPC..VSRp0">VSRp0</a>) * <var>2</var>;</td></tr>
<tr><th id="1796">1796</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).</td></tr>
<tr><th id="1797">1797</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1798">1798</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> + <var>1</var>).</td></tr>
<tr><th id="1799">1799</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> + <var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> + <var>1</var>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1800">1800</th><td>    <b>return</b>;</td></tr>
<tr><th id="1801">1801</th><td>  }</td></tr>
<tr><th id="1802">1802</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1803">1803</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CROR" title='llvm::PPC::CROR' data-ref="llvm::PPC::CROR" data-ref-filename="llvm..PPC..CROR">CROR</a>;</td></tr>
<tr><th id="1804">1804</th><td>  <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClass" title='llvm::PPC::SPERCRegClass' data-ref="llvm::PPC::SPERCRegClass" data-ref-filename="llvm..PPC..SPERCRegClass">SPERCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterES1_">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))</td></tr>
<tr><th id="1805">1805</th><td>    <a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EVOR" title='llvm::PPC::EVOR' data-ref="llvm::PPC::EVOR" data-ref-filename="llvm..PPC..EVOR">EVOR</a>;</td></tr>
<tr><th id="1806">1806</th><td>  <b>else</b> <b>if</b> ((<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>) ||</td></tr>
<tr><th id="1807">1807</th><td>            <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACCRCRegClass" title='llvm::PPC::UACCRCRegClass' data-ref="llvm::PPC::UACCRCRegClass" data-ref-filename="llvm..PPC..UACCRCRegClass">UACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)) &amp;&amp;</td></tr>
<tr><th id="1808">1808</th><td>           (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>) ||</td></tr>
<tr><th id="1809">1809</th><td>            <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACCRCRegClass" title='llvm::PPC::UACCRCRegClass' data-ref="llvm::PPC::UACCRCRegClass" data-ref-filename="llvm..PPC..UACCRCRegClass">UACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="1810">1810</th><td>    <i>// If primed, de-prime the source register, copy the individual registers</i></td></tr>
<tr><th id="1811">1811</th><td><i>    // and prime the destination if needed. The vector subregisters are</i></td></tr>
<tr><th id="1812">1812</th><td><i>    // vs[(u)acc * 4] - vs[(u)acc * 4 + 3]. If the copy is not a kill and the</i></td></tr>
<tr><th id="1813">1813</th><td><i>    // source is primed, we need to re-prime it after the copy as well.</i></td></tr>
<tr><th id="1814">1814</th><td>    <a class="type" href="PPCRegisterInfo.h.html#llvm::PPCRegisterInfo" title='llvm::PPCRegisterInfo' data-ref="llvm::PPCRegisterInfo" data-ref-filename="llvm..PPCRegisterInfo">PPCRegisterInfo</a>::<a class="ref fn" href="PPCRegisterInfo.h.html#_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" title='llvm::PPCRegisterInfo::emitAccCopyInfo' data-ref="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_" data-ref-filename="_ZN4llvm15PPCRegisterInfo15emitAccCopyInfoERNS_17MachineBasicBlockENS_10MCRegisterES3_">emitAccCopyInfo</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1815">1815</th><td>    <em>bool</em> <dfn class="local col2 decl" id="322DestPrimed" title='DestPrimed' data-type='bool' data-ref="322DestPrimed" data-ref-filename="322DestPrimed">DestPrimed</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>);</td></tr>
<tr><th id="1816">1816</th><td>    <em>bool</em> <dfn class="local col3 decl" id="323SrcPrimed" title='SrcPrimed' data-type='bool' data-ref="323SrcPrimed" data-ref-filename="323SrcPrimed">SrcPrimed</dfn> = <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1817">1817</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col4 decl" id="324VSLSrcReg" title='VSLSrcReg' data-type='llvm::MCRegister' data-ref="324VSLSrcReg" data-ref-filename="324VSLSrcReg">VSLSrcReg</dfn> =</td></tr>
<tr><th id="1818">1818</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a> - (<a class="local col3 ref" href="#323SrcPrimed" title='SrcPrimed' data-ref="323SrcPrimed" data-ref-filename="323SrcPrimed">SrcPrimed</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>)) * <var>4</var>;</td></tr>
<tr><th id="1819">1819</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col5 decl" id="325VSLDestReg" title='VSLDestReg' data-type='llvm::MCRegister' data-ref="325VSLDestReg" data-ref-filename="325VSLDestReg">VSLDestReg</dfn> =</td></tr>
<tr><th id="1820">1820</th><td>        <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a> - (<a class="local col2 ref" href="#322DestPrimed" title='DestPrimed' data-ref="322DestPrimed" data-ref-filename="322DestPrimed">DestPrimed</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>)) * <var>4</var>;</td></tr>
<tr><th id="1821">1821</th><td>    <b>if</b> (<a class="local col3 ref" href="#323SrcPrimed" title='SrcPrimed' data-ref="323SrcPrimed" data-ref-filename="323SrcPrimed">SrcPrimed</a>)</td></tr>
<tr><th id="1822">1822</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMFACC" title='llvm::PPC::XXMFACC' data-ref="llvm::PPC::XXMFACC" data-ref-filename="llvm..PPC..XXMFACC">XXMFACC</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1823">1823</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="326Idx" title='Idx' data-type='unsigned int' data-ref="326Idx" data-ref-filename="326Idx">Idx</dfn> = <var>0</var>; <a class="local col6 ref" href="#326Idx" title='Idx' data-ref="326Idx" data-ref-filename="326Idx">Idx</a> &lt; <var>4</var>; <a class="local col6 ref" href="#326Idx" title='Idx' data-ref="326Idx" data-ref-filename="326Idx">Idx</a>++)</td></tr>
<tr><th id="1824">1824</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#325VSLDestReg" title='VSLDestReg' data-ref="325VSLDestReg" data-ref-filename="325VSLDestReg">VSLDestReg</a> + <a class="local col6 ref" href="#326Idx" title='Idx' data-ref="326Idx" data-ref-filename="326Idx">Idx</a>)</td></tr>
<tr><th id="1825">1825</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#324VSLSrcReg" title='VSLSrcReg' data-ref="324VSLSrcReg" data-ref-filename="324VSLSrcReg">VSLSrcReg</a> + <a class="local col6 ref" href="#326Idx" title='Idx' data-ref="326Idx" data-ref-filename="326Idx">Idx</a>)</td></tr>
<tr><th id="1826">1826</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#324VSLSrcReg" title='VSLSrcReg' data-ref="324VSLSrcReg" data-ref-filename="324VSLSrcReg">VSLSrcReg</a> + <a class="local col6 ref" href="#326Idx" title='Idx' data-ref="326Idx" data-ref-filename="326Idx">Idx</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1827">1827</th><td>    <b>if</b> (<a class="local col2 ref" href="#322DestPrimed" title='DestPrimed' data-ref="322DestPrimed" data-ref-filename="322DestPrimed">DestPrimed</a>)</td></tr>
<tr><th id="1828">1828</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMTACC" title='llvm::PPC::XXMTACC' data-ref="llvm::PPC::XXMTACC" data-ref-filename="llvm..PPC..XXMTACC">XXMTACC</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>);</td></tr>
<tr><th id="1829">1829</th><td>    <b>if</b> (<a class="local col3 ref" href="#323SrcPrimed" title='SrcPrimed' data-ref="323SrcPrimed" data-ref-filename="323SrcPrimed">SrcPrimed</a> &amp;&amp; !<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>)</td></tr>
<tr><th id="1830">1830</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXMTACC" title='llvm::PPC::XXMTACC' data-ref="llvm::PPC::XXMTACC" data-ref-filename="llvm..PPC..XXMTACC">XXMTACC</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>);</td></tr>
<tr><th id="1831">1831</th><td>    <b>return</b>;</td></tr>
<tr><th id="1832">1832</th><td>  } <b>else</b></td></tr>
<tr><th id="1833">1833</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Impossible reg-to-reg copy"</q>);</td></tr>
<tr><th id="1834">1834</th><td></td></tr>
<tr><th id="1835">1835</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="327MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="327MCID" data-ref-filename="327MCID">MCID</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#321Opc" title='Opc' data-ref="321Opc" data-ref-filename="321Opc">Opc</a>);</td></tr>
<tr><th id="1836">1836</th><td>  <b>if</b> (<a class="local col7 ref" href="#327MCID" title='MCID' data-ref="327MCID" data-ref-filename="327MCID">MCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() == <var>3</var>)</td></tr>
<tr><th id="1837">1837</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="local col7 ref" href="#327MCID" title='MCID' data-ref="327MCID" data-ref-filename="327MCID">MCID</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>)</td></tr>
<tr><th id="1838">1838</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1839">1839</th><td>  <b>else</b></td></tr>
<tr><th id="1840">1840</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#307MBB" title='MBB' data-ref="307MBB" data-ref-filename="307MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#308I" title='I' data-ref="308I" data-ref-filename="308I">I</a>, <a class="local col9 ref" href="#309DL" title='DL' data-ref="309DL" data-ref-filename="309DL">DL</a>, <a class="local col7 ref" href="#327MCID" title='MCID' data-ref="327MCID" data-ref-filename="327MCID">MCID</a>, <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col0 ref" href="#310DestReg" title='DestReg' data-ref="310DestReg" data-ref-filename="310DestReg">DestReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col1 ref" href="#311SrcReg" title='SrcReg' data-ref="311SrcReg" data-ref-filename="311SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col2 ref" href="#312KillSrc" title='KillSrc' data-ref="312KillSrc" data-ref-filename="312KillSrc">KillSrc</a>));</td></tr>
<tr><th id="1841">1841</th><td>}</td></tr>
<tr><th id="1842">1842</th><td></td></tr>
<tr><th id="1843">1843</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getSpillIndex' data-ref="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE">getSpillIndex</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="328RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="328RC" data-ref-filename="328RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1844">1844</th><td>  <em>int</em> <dfn class="local col9 decl" id="329OpcodeIndex" title='OpcodeIndex' data-type='int' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="1845">1845</th><td></td></tr>
<tr><th id="1846">1846</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>) ||</td></tr>
<tr><th id="1847">1847</th><td>      <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClass" title='llvm::PPC::GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_NOR0RegClass">GPRC_NOR0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1848">1848</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_Int4Spill" title='llvm::SOK_Int4Spill' data-ref="llvm::SOK_Int4Spill" data-ref-filename="llvm..SOK_Int4Spill">SOK_Int4Spill</a>;</td></tr>
<tr><th id="1849">1849</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RCRegClass" title='llvm::PPC::G8RCRegClass' data-ref="llvm::PPC::G8RCRegClass" data-ref-filename="llvm..PPC..G8RCRegClass">G8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>) ||</td></tr>
<tr><th id="1850">1850</th><td>             <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClass" title='llvm::PPC::G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_NOX0RegClass">G8RC_NOX0RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1851">1851</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_Int8Spill" title='llvm::SOK_Int8Spill' data-ref="llvm::SOK_Int8Spill" data-ref-filename="llvm..SOK_Int8Spill">SOK_Int8Spill</a>;</td></tr>
<tr><th id="1852">1852</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F8RCRegClass" title='llvm::PPC::F8RCRegClass' data-ref="llvm::PPC::F8RCRegClass" data-ref-filename="llvm..PPC..F8RCRegClass">F8RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1853">1853</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_Float8Spill" title='llvm::SOK_Float8Spill' data-ref="llvm::SOK_Float8Spill" data-ref-filename="llvm..SOK_Float8Spill">SOK_Float8Spill</a>;</td></tr>
<tr><th id="1854">1854</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F4RCRegClass" title='llvm::PPC::F4RCRegClass' data-ref="llvm::PPC::F4RCRegClass" data-ref-filename="llvm..PPC..F4RCRegClass">F4RCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1855">1855</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_Float4Spill" title='llvm::SOK_Float4Spill' data-ref="llvm::SOK_Float4Spill" data-ref-filename="llvm..SOK_Float4Spill">SOK_Float4Spill</a>;</td></tr>
<tr><th id="1856">1856</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPERCRegClass" title='llvm::PPC::SPERCRegClass' data-ref="llvm::PPC::SPERCRegClass" data-ref-filename="llvm..PPC..SPERCRegClass">SPERCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1857">1857</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_SPESpill" title='llvm::SOK_SPESpill' data-ref="llvm::SOK_SPESpill" data-ref-filename="llvm..SOK_SPESpill">SOK_SPESpill</a>;</td></tr>
<tr><th id="1858">1858</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1859">1859</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_CRSpill" title='llvm::SOK_CRSpill' data-ref="llvm::SOK_CRSpill" data-ref-filename="llvm..SOK_CRSpill">SOK_CRSpill</a>;</td></tr>
<tr><th id="1860">1860</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1861">1861</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_CRBitSpill" title='llvm::SOK_CRBitSpill' data-ref="llvm::SOK_CRBitSpill" data-ref-filename="llvm..SOK_CRBitSpill">SOK_CRBitSpill</a>;</td></tr>
<tr><th id="1862">1862</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1863">1863</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_VRVectorSpill" title='llvm::SOK_VRVectorSpill' data-ref="llvm::SOK_VRVectorSpill" data-ref-filename="llvm..SOK_VRVectorSpill">SOK_VRVectorSpill</a>;</td></tr>
<tr><th id="1864">1864</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1865">1865</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_VSXVectorSpill" title='llvm::SOK_VSXVectorSpill' data-ref="llvm::SOK_VSXVectorSpill" data-ref-filename="llvm..SOK_VSXVectorSpill">SOK_VSXVectorSpill</a>;</td></tr>
<tr><th id="1866">1866</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1867">1867</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_VectorFloat8Spill" title='llvm::SOK_VectorFloat8Spill' data-ref="llvm::SOK_VectorFloat8Spill" data-ref-filename="llvm..SOK_VectorFloat8Spill">SOK_VectorFloat8Spill</a>;</td></tr>
<tr><th id="1868">1868</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSSRCRegClass" title='llvm::PPC::VSSRCRegClass' data-ref="llvm::PPC::VSSRCRegClass" data-ref-filename="llvm..PPC..VSSRCRegClass">VSSRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1869">1869</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_VectorFloat4Spill" title='llvm::SOK_VectorFloat4Spill' data-ref="llvm::SOK_VectorFloat4Spill" data-ref-filename="llvm..SOK_VectorFloat4Spill">SOK_VectorFloat4Spill</a>;</td></tr>
<tr><th id="1870">1870</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::SPILLTOVSRRCRegClass" title='llvm::PPC::SPILLTOVSRRCRegClass' data-ref="llvm::PPC::SPILLTOVSRRCRegClass" data-ref-filename="llvm..PPC..SPILLTOVSRRCRegClass">SPILLTOVSRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1871">1871</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_SpillToVSR" title='llvm::SOK_SpillToVSR' data-ref="llvm::SOK_SpillToVSR" data-ref-filename="llvm..SOK_SpillToVSR">SOK_SpillToVSR</a>;</td></tr>
<tr><th id="1872">1872</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACCRCRegClass" title='llvm::PPC::ACCRCRegClass' data-ref="llvm::PPC::ACCRCRegClass" data-ref-filename="llvm..PPC..ACCRCRegClass">ACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1873">1873</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.pairedVectorMemops() &amp;&amp;</td></tr>
<tr><th id="1874">1874</th><td>           <q>"Register unexpected when paired memops are disabled."</q>);</td></tr>
<tr><th id="1875">1875</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_AccumulatorSpill" title='llvm::SOK_AccumulatorSpill' data-ref="llvm::SOK_AccumulatorSpill" data-ref-filename="llvm..SOK_AccumulatorSpill">SOK_AccumulatorSpill</a>;</td></tr>
<tr><th id="1876">1876</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACCRCRegClass" title='llvm::PPC::UACCRCRegClass' data-ref="llvm::PPC::UACCRCRegClass" data-ref-filename="llvm..PPC..UACCRCRegClass">UACCRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1877">1877</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.pairedVectorMemops() &amp;&amp;</td></tr>
<tr><th id="1878">1878</th><td>           <q>"Register unexpected when paired memops are disabled."</q>);</td></tr>
<tr><th id="1879">1879</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_UAccumulatorSpill" title='llvm::SOK_UAccumulatorSpill' data-ref="llvm::SOK_UAccumulatorSpill" data-ref-filename="llvm..SOK_UAccumulatorSpill">SOK_UAccumulatorSpill</a>;</td></tr>
<tr><th id="1880">1880</th><td>  } <b>else</b> <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRpRCRegClass" title='llvm::PPC::VSRpRCRegClass' data-ref="llvm::PPC::VSRpRCRegClass" data-ref-filename="llvm..PPC..VSRpRCRegClass">VSRpRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#328RC" title='RC' data-ref="328RC" data-ref-filename="328RC">RC</a>)) {</td></tr>
<tr><th id="1881">1881</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.pairedVectorMemops() &amp;&amp;</td></tr>
<tr><th id="1882">1882</th><td>           <q>"Register unexpected when paired memops are disabled."</q>);</td></tr>
<tr><th id="1883">1883</th><td>    <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a> = <a class="enum" href="PPCInstrInfo.h.html#llvm::SOK_PairedVecSpill" title='llvm::SOK_PairedVecSpill' data-ref="llvm::SOK_PairedVecSpill" data-ref-filename="llvm..SOK_PairedVecSpill">SOK_PairedVecSpill</a>;</td></tr>
<tr><th id="1884">1884</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1885">1885</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown regclass!"</q>);</td></tr>
<tr><th id="1886">1886</th><td>  }</td></tr>
<tr><th id="1887">1887</th><td>  <b>return</b> <a class="local col9 ref" href="#329OpcodeIndex" title='OpcodeIndex' data-ref="329OpcodeIndex" data-ref-filename="329OpcodeIndex">OpcodeIndex</a>;</td></tr>
<tr><th id="1888">1888</th><td>}</td></tr>
<tr><th id="1889">1889</th><td></td></tr>
<tr><th id="1890">1890</th><td><em>unsigned</em></td></tr>
<tr><th id="1891">1891</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="330RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="330RC" data-ref-filename="330RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1892">1892</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col1 decl" id="331OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="331OpcodesForSpill" data-ref-filename="331OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1893">1893</th><td>  <b>return</b> <a class="local col1 ref" href="#331OpcodesForSpill" title='OpcodesForSpill' data-ref="331OpcodesForSpill" data-ref-filename="331OpcodesForSpill">OpcodesForSpill</a>[<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getSpillIndex' data-ref="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE">getSpillIndex</a>(<a class="local col0 ref" href="#330RC" title='RC' data-ref="330RC" data-ref-filename="330RC">RC</a>)];</td></tr>
<tr><th id="1894">1894</th><td>}</td></tr>
<tr><th id="1895">1895</th><td></td></tr>
<tr><th id="1896">1896</th><td><em>unsigned</em></td></tr>
<tr><th id="1897">1897</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getLoadOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE">getLoadOpcodeForSpill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col2 decl" id="332RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="332RC" data-ref-filename="332RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="1898">1898</th><td>  <em>const</em> <em>unsigned</em> *<dfn class="local col3 decl" id="333OpcodesForSpill" title='OpcodesForSpill' data-type='const unsigned int *' data-ref="333OpcodesForSpill" data-ref-filename="333OpcodesForSpill">OpcodesForSpill</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</a>();</td></tr>
<tr><th id="1899">1899</th><td>  <b>return</b> <a class="local col3 ref" href="#333OpcodesForSpill" title='OpcodesForSpill' data-ref="333OpcodesForSpill" data-ref-filename="333OpcodesForSpill">OpcodesForSpill</a>[<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getSpillIndex' data-ref="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13getSpillIndexEPKNS_19TargetRegisterClassE">getSpillIndex</a>(<a class="local col2 ref" href="#332RC" title='RC' data-ref="332RC" data-ref-filename="332RC">RC</a>)];</td></tr>
<tr><th id="1900">1900</th><td>}</td></tr>
<tr><th id="1901">1901</th><td></td></tr>
<tr><th id="1902">1902</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</dfn>(</td></tr>
<tr><th id="1903">1903</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="334MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="334MF" data-ref-filename="334MF">MF</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="335SrcReg" title='SrcReg' data-type='unsigned int' data-ref="335SrcReg" data-ref-filename="335SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col6 decl" id="336isKill" title='isKill' data-type='bool' data-ref="336isKill" data-ref-filename="336isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="337FrameIdx" title='FrameIdx' data-type='int' data-ref="337FrameIdx" data-ref-filename="337FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1904">1904</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="338RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="338RC" data-ref-filename="338RC">RC</dfn>,</td></tr>
<tr><th id="1905">1905</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col9 decl" id="339NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="339NewMIs" data-ref-filename="339NewMIs">NewMIs</dfn>) <em>const</em> {</td></tr>
<tr><th id="1906">1906</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="340Opcode" title='Opcode' data-type='unsigned int' data-ref="340Opcode" data-ref-filename="340Opcode">Opcode</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getStoreOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22getStoreOpcodeForSpillEPKNS_19TargetRegisterClassE">getStoreOpcodeForSpill</a>(<a class="local col8 ref" href="#338RC" title='RC' data-ref="338RC" data-ref-filename="338RC">RC</a>);</td></tr>
<tr><th id="1907">1907</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col1 decl" id="341DL" title='DL' data-type='llvm::DebugLoc' data-ref="341DL" data-ref-filename="341DL">DL</dfn>;</td></tr>
<tr><th id="1908">1908</th><td></td></tr>
<tr><th id="1909">1909</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col2 decl" id="342FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="342FuncInfo" data-ref-filename="342FuncInfo">FuncInfo</dfn> = <a class="local col4 ref" href="#334MF" title='MF' data-ref="334MF" data-ref-filename="334MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1910">1910</th><td>  <a class="local col2 ref" href="#342FuncInfo" title='FuncInfo' data-ref="342FuncInfo" data-ref-filename="342FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" title='llvm::PPCFunctionInfo::setHasSpills' data-ref="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" data-ref-filename="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv">setHasSpills</a>();</td></tr>
<tr><th id="1911">1911</th><td></td></tr>
<tr><th id="1912">1912</th><td>  <a class="local col9 ref" href="#339NewMIs" title='NewMIs' data-ref="339NewMIs" data-ref-filename="339NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(</td></tr>
<tr><th id="1913">1913</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#334MF" title='MF' data-ref="334MF" data-ref-filename="334MF">MF</a></span>, <a class="local col1 ref" href="#341DL" title='DL' data-ref="341DL" data-ref-filename="341DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#340Opcode" title='Opcode' data-ref="340Opcode" data-ref-filename="340Opcode">Opcode</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#335SrcReg" title='SrcReg' data-ref="335SrcReg" data-ref-filename="335SrcReg">SrcReg</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col6 ref" href="#336isKill" title='isKill' data-ref="336isKill" data-ref-filename="336isKill">isKill</a>)),</td></tr>
<tr><th id="1914">1914</th><td>      <a class="local col7 ref" href="#337FrameIdx" title='FrameIdx' data-ref="337FrameIdx" data-ref-filename="337FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="1915">1915</th><td></td></tr>
<tr><th id="1916">1916</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#338RC" title='RC' data-ref="338RC" data-ref-filename="338RC">RC</a>) ||</td></tr>
<tr><th id="1917">1917</th><td>      <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col8 ref" href="#338RC" title='RC' data-ref="338RC" data-ref-filename="338RC">RC</a>))</td></tr>
<tr><th id="1918">1918</th><td>    <a class="local col2 ref" href="#342FuncInfo" title='FuncInfo' data-ref="342FuncInfo" data-ref-filename="342FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo11setSpillsCREv" title='llvm::PPCFunctionInfo::setSpillsCR' data-ref="_ZN4llvm15PPCFunctionInfo11setSpillsCREv" data-ref-filename="_ZN4llvm15PPCFunctionInfo11setSpillsCREv">setSpillsCR</a>();</td></tr>
<tr><th id="1919">1919</th><td></td></tr>
<tr><th id="1920">1920</th><td>  <b>if</b> (<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col0 ref" href="#340Opcode" title='Opcode' data-ref="340Opcode" data-ref-filename="340Opcode">Opcode</a>))</td></tr>
<tr><th id="1921">1921</th><td>    <a class="local col2 ref" href="#342FuncInfo" title='FuncInfo' data-ref="342FuncInfo" data-ref-filename="342FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" title='llvm::PPCFunctionInfo::setHasNonRISpills' data-ref="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" data-ref-filename="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv">setHasNonRISpills</a>();</td></tr>
<tr><th id="1922">1922</th><td>}</td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" title='llvm::PPCInstrInfo::storeRegToStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" data-ref-filename="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346">storeRegToStackSlotNoUpd</dfn>(</td></tr>
<tr><th id="1925">1925</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="343MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="343MBB" data-ref-filename="343MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="344MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="344MI" data-ref-filename="344MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="345SrcReg" title='SrcReg' data-type='unsigned int' data-ref="345SrcReg" data-ref-filename="345SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="1926">1926</th><td>    <em>bool</em> <dfn class="local col6 decl" id="346isKill" title='isKill' data-type='bool' data-ref="346isKill" data-ref-filename="346isKill">isKill</dfn>, <em>int</em> <dfn class="local col7 decl" id="347FrameIdx" title='FrameIdx' data-type='int' data-ref="347FrameIdx" data-ref-filename="347FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="348RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="348RC" data-ref-filename="348RC">RC</dfn>,</td></tr>
<tr><th id="1927">1927</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="349TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="349TRI" data-ref-filename="349TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1928">1928</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col0 decl" id="350MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="350MF" data-ref-filename="350MF">MF</dfn> = *<a class="local col3 ref" href="#343MBB" title='MBB' data-ref="343MBB" data-ref-filename="343MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1929">1929</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="351NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="351NewMIs" data-ref-filename="351NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1930">1930</th><td></td></tr>
<tr><th id="1931">1931</th><td>  <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::StoreRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19StoreRegToStackSlotERNS_15MachineFunctionEjbiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">StoreRegToStackSlot</a>(<span class='refarg'><a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF" data-ref-filename="350MF">MF</a></span>, <a class="local col5 ref" href="#345SrcReg" title='SrcReg' data-ref="345SrcReg" data-ref-filename="345SrcReg">SrcReg</a>, <a class="local col6 ref" href="#346isKill" title='isKill' data-ref="346isKill" data-ref-filename="346isKill">isKill</a>, <a class="local col7 ref" href="#347FrameIdx" title='FrameIdx' data-ref="347FrameIdx" data-ref-filename="347FrameIdx">FrameIdx</a>, <a class="local col8 ref" href="#348RC" title='RC' data-ref="348RC" data-ref-filename="348RC">RC</a>, <span class='refarg'><a class="local col1 ref" href="#351NewMIs" title='NewMIs' data-ref="351NewMIs" data-ref-filename="351NewMIs">NewMIs</a></span>);</td></tr>
<tr><th id="1932">1932</th><td></td></tr>
<tr><th id="1933">1933</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="352i" title='i' data-type='unsigned int' data-ref="352i" data-ref-filename="352i">i</dfn> = <var>0</var>, <dfn class="local col3 decl" id="353e" title='e' data-type='unsigned int' data-ref="353e" data-ref-filename="353e">e</dfn> = <a class="local col1 ref" href="#351NewMIs" title='NewMIs' data-ref="351NewMIs" data-ref-filename="351NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a> != <a class="local col3 ref" href="#353e" title='e' data-ref="353e" data-ref-filename="353e">e</a>; ++<a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a>)</td></tr>
<tr><th id="1934">1934</th><td>    <a class="local col3 ref" href="#343MBB" title='MBB' data-ref="343MBB" data-ref-filename="343MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#344MI" title='MI' data-ref="344MI" data-ref-filename="344MI">MI</a>, <a class="local col1 ref" href="#351NewMIs" title='NewMIs' data-ref="351NewMIs" data-ref-filename="351NewMIs">NewMIs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col2 ref" href="#352i" title='i' data-ref="352i" data-ref-filename="352i">i</a>]</a>);</td></tr>
<tr><th id="1935">1935</th><td></td></tr>
<tr><th id="1936">1936</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col4 decl" id="354MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="354MFI" data-ref-filename="354MFI">MFI</dfn> = <a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF" data-ref-filename="350MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1937">1937</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col5 decl" id="355MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="355MMO" data-ref-filename="355MMO">MMO</dfn> = <a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF" data-ref-filename="350MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1938">1938</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF" data-ref-filename="350MF">MF</a></span>, <a class="local col7 ref" href="#347FrameIdx" title='FrameIdx' data-ref="347FrameIdx" data-ref-filename="347FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1939">1939</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOStore" title='llvm::MachineMemOperand::MOStore' data-ref="llvm::MachineMemOperand::MOStore" data-ref-filename="llvm..MachineMemOperand..MOStore">MOStore</a>, <a class="local col4 ref" href="#354MFI" title='MFI' data-ref="354MFI" data-ref-filename="354MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col7 ref" href="#347FrameIdx" title='FrameIdx' data-ref="347FrameIdx" data-ref-filename="347FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1940">1940</th><td>      <a class="local col4 ref" href="#354MFI" title='MFI' data-ref="354MFI" data-ref-filename="354MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col7 ref" href="#347FrameIdx" title='FrameIdx' data-ref="347FrameIdx" data-ref-filename="347FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="1941">1941</th><td>  <a class="local col1 ref" href="#351NewMIs" title='NewMIs' data-ref="351NewMIs" data-ref-filename="351NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col0 ref" href="#350MF" title='MF' data-ref="350MF" data-ref-filename="350MF">MF</a></span>, <a class="local col5 ref" href="#355MMO" title='MMO' data-ref="355MMO" data-ref-filename="355MMO">MMO</a>);</td></tr>
<tr><th id="1942">1942</th><td>}</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117" title='llvm::PPCInstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117" data-ref-filename="_ZNK4llvm12PPCInstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEbiPKNS_19Tar8316117">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="356MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="356MBB" data-ref-filename="356MBB">MBB</dfn>,</td></tr>
<tr><th id="1945">1945</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="357MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="357MI" data-ref-filename="357MI">MI</dfn>,</td></tr>
<tr><th id="1946">1946</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="358SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col9 decl" id="359isKill" title='isKill' data-type='bool' data-ref="359isKill" data-ref-filename="359isKill">isKill</dfn>,</td></tr>
<tr><th id="1947">1947</th><td>                                       <em>int</em> <dfn class="local col0 decl" id="360FrameIdx" title='FrameIdx' data-type='int' data-ref="360FrameIdx" data-ref-filename="360FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1948">1948</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col1 decl" id="361RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="361RC" data-ref-filename="361RC">RC</dfn>,</td></tr>
<tr><th id="1949">1949</th><td>                                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="362TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="362TRI" data-ref-filename="362TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1950">1950</th><td>  <i>// We need to avoid a situation in which the value from a VRRC register is</i></td></tr>
<tr><th id="1951">1951</th><td><i>  // spilled using an Altivec instruction and reloaded into a VSRC register</i></td></tr>
<tr><th id="1952">1952</th><td><i>  // using a VSX instruction. The issue with this is that the VSX</i></td></tr>
<tr><th id="1953">1953</th><td><i>  // load/store instructions swap the doublewords in the vector and the Altivec</i></td></tr>
<tr><th id="1954">1954</th><td><i>  // ones don't. The register classes on the spill/reload may be different if</i></td></tr>
<tr><th id="1955">1955</th><td><i>  // the register is defined using an Altivec instruction and is then used by a</i></td></tr>
<tr><th id="1956">1956</th><td><i>  // VSX instruction.</i></td></tr>
<tr><th id="1957">1957</th><td>  <a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC" data-ref-filename="361RC">RC</a> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</a>(<a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC" data-ref-filename="361RC">RC</a>);</td></tr>
<tr><th id="1958">1958</th><td>  <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" title='llvm::PPCInstrInfo::storeRegToStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346" data-ref-filename="_ZNK4llvm12PPCInstrInfo24storeRegToStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegi15965346">storeRegToStackSlotNoUpd</a>(<span class='refarg'><a class="local col6 ref" href="#356MBB" title='MBB' data-ref="356MBB" data-ref-filename="356MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col7 ref" href="#357MI" title='MI' data-ref="357MI" data-ref-filename="357MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#358SrcReg" title='SrcReg' data-ref="358SrcReg" data-ref-filename="358SrcReg">SrcReg</a>, <a class="local col9 ref" href="#359isKill" title='isKill' data-ref="359isKill" data-ref-filename="359isKill">isKill</a>, <a class="local col0 ref" href="#360FrameIdx" title='FrameIdx' data-ref="360FrameIdx" data-ref-filename="360FrameIdx">FrameIdx</a>, <a class="local col1 ref" href="#361RC" title='RC' data-ref="361RC" data-ref-filename="361RC">RC</a>, <a class="local col2 ref" href="#362TRI" title='TRI' data-ref="362TRI" data-ref-filename="362TRI">TRI</a>);</td></tr>
<tr><th id="1959">1959</th><td>}</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="363MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="363MF" data-ref-filename="363MF">MF</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="364DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="364DL" data-ref-filename="364DL">DL</dfn>,</td></tr>
<tr><th id="1962">1962</th><td>                                        <em>unsigned</em> <dfn class="local col5 decl" id="365DestReg" title='DestReg' data-type='unsigned int' data-ref="365DestReg" data-ref-filename="365DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col6 decl" id="366FrameIdx" title='FrameIdx' data-type='int' data-ref="366FrameIdx" data-ref-filename="366FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="1963">1963</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="367RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="367RC" data-ref-filename="367RC">RC</dfn>,</td></tr>
<tr><th id="1964">1964</th><td>                                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="368NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="368NewMIs" data-ref-filename="368NewMIs">NewMIs</dfn>)</td></tr>
<tr><th id="1965">1965</th><td>                                        <em>const</em> {</td></tr>
<tr><th id="1966">1966</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="369Opcode" title='Opcode' data-type='unsigned int' data-ref="369Opcode" data-ref-filename="369Opcode">Opcode</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::getLoadOpcodeForSpill' data-ref="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo21getLoadOpcodeForSpillEPKNS_19TargetRegisterClassE">getLoadOpcodeForSpill</a>(<a class="local col7 ref" href="#367RC" title='RC' data-ref="367RC" data-ref-filename="367RC">RC</a>);</td></tr>
<tr><th id="1967">1967</th><td>  <a class="local col8 ref" href="#368NewMIs" title='NewMIs' data-ref="368NewMIs" data-ref-filename="368NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="PPCInstrBuilder.h.html#_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" title='llvm::addFrameReference' data-ref="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib" data-ref-filename="_ZN4llvmL17addFrameReferenceERKNS_19MachineInstrBuilderEiib">addFrameReference</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_15MachineFunctionERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#363MF" title='MF' data-ref="363MF" data-ref-filename="363MF">MF</a></span>, <a class="local col4 ref" href="#364DL" title='DL' data-ref="364DL" data-ref-filename="364DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#369Opcode" title='Opcode' data-ref="369Opcode" data-ref-filename="369Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#365DestReg" title='DestReg' data-ref="365DestReg" data-ref-filename="365DestReg">DestReg</a>),</td></tr>
<tr><th id="1968">1968</th><td>                                     <a class="local col6 ref" href="#366FrameIdx" title='FrameIdx' data-ref="366FrameIdx" data-ref-filename="366FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="1969">1969</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col0 decl" id="370FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="370FuncInfo" data-ref-filename="370FuncInfo">FuncInfo</dfn> = <a class="local col3 ref" href="#363MF" title='MF' data-ref="363MF" data-ref-filename="363MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1970">1970</th><td></td></tr>
<tr><th id="1971">1971</th><td>  <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#367RC" title='RC' data-ref="367RC" data-ref-filename="367RC">RC</a>) ||</td></tr>
<tr><th id="1972">1972</th><td>      <span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSubClassEq' data-ref="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass13hasSubClassEqEPKS0_">hasSubClassEq</a>(<a class="local col7 ref" href="#367RC" title='RC' data-ref="367RC" data-ref-filename="367RC">RC</a>))</td></tr>
<tr><th id="1973">1973</th><td>    <a class="local col0 ref" href="#370FuncInfo" title='FuncInfo' data-ref="370FuncInfo" data-ref-filename="370FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo11setSpillsCREv" title='llvm::PPCFunctionInfo::setSpillsCR' data-ref="_ZN4llvm15PPCFunctionInfo11setSpillsCREv" data-ref-filename="_ZN4llvm15PPCFunctionInfo11setSpillsCREv">setSpillsCR</a>();</td></tr>
<tr><th id="1974">1974</th><td></td></tr>
<tr><th id="1975">1975</th><td>  <b>if</b> (<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" title='llvm::PPCInstrInfo::isXFormMemOp' data-ref="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isXFormMemOpEj">isXFormMemOp</a>(<a class="local col9 ref" href="#369Opcode" title='Opcode' data-ref="369Opcode" data-ref-filename="369Opcode">Opcode</a>))</td></tr>
<tr><th id="1976">1976</th><td>    <a class="local col0 ref" href="#370FuncInfo" title='FuncInfo' data-ref="370FuncInfo" data-ref-filename="370FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" title='llvm::PPCFunctionInfo::setHasNonRISpills' data-ref="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv" data-ref-filename="_ZN4llvm15PPCFunctionInfo17setHasNonRISpillsEv">setHasNonRISpills</a>();</td></tr>
<tr><th id="1977">1977</th><td>}</td></tr>
<tr><th id="1978">1978</th><td></td></tr>
<tr><th id="1979">1979</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" title='llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" data-ref-filename="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739">loadRegFromStackSlotNoUpd</dfn>(</td></tr>
<tr><th id="1980">1980</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="371MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="371MBB" data-ref-filename="371MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="372MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="372MI" data-ref-filename="372MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="373DestReg" title='DestReg' data-type='unsigned int' data-ref="373DestReg" data-ref-filename="373DestReg">DestReg</dfn>,</td></tr>
<tr><th id="1981">1981</th><td>    <em>int</em> <dfn class="local col4 decl" id="374FrameIdx" title='FrameIdx' data-type='int' data-ref="374FrameIdx" data-ref-filename="374FrameIdx">FrameIdx</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col5 decl" id="375RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="375RC" data-ref-filename="375RC">RC</dfn>,</td></tr>
<tr><th id="1982">1982</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="376TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="376TRI" data-ref-filename="376TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1983">1983</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="377MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="377MF" data-ref-filename="377MF">MF</dfn> = *<a class="local col1 ref" href="#371MBB" title='MBB' data-ref="371MBB" data-ref-filename="371MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1984">1984</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="378NewMIs" title='NewMIs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="378NewMIs" data-ref-filename="378NewMIs">NewMIs</dfn>;</td></tr>
<tr><th id="1985">1985</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col9 decl" id="379DL" title='DL' data-type='llvm::DebugLoc' data-ref="379DL" data-ref-filename="379DL">DL</dfn>;</td></tr>
<tr><th id="1986">1986</th><td>  <b>if</b> (<a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col1 ref" href="#371MBB" title='MBB' data-ref="371MBB" data-ref-filename="371MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>()) <a class="local col9 ref" href="#379DL" title='DL' data-ref="379DL" data-ref-filename="379DL">DL</a> <a class="ref fn" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::operator=' data-ref="_ZN4llvm8DebugLocaSERKS0_" data-ref-filename="_ZN4llvm8DebugLocaSERKS0_">=</a> <a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1987">1987</th><td></td></tr>
<tr><th id="1988">1988</th><td>  <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col0 decl" id="380FuncInfo" title='FuncInfo' data-type='llvm::PPCFunctionInfo *' data-ref="380FuncInfo" data-ref-filename="380FuncInfo">FuncInfo</dfn> = <a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="1989">1989</th><td>  <a class="local col0 ref" href="#380FuncInfo" title='FuncInfo' data-ref="380FuncInfo" data-ref-filename="380FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" title='llvm::PPCFunctionInfo::setHasSpills' data-ref="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv" data-ref-filename="_ZN4llvm15PPCFunctionInfo12setHasSpillsEv">setHasSpills</a>();</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>  <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" title='llvm::PPCInstrInfo::LoadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20LoadRegFromStackSlotERNS_15MachineFunctionERKNS_8DebugLocEjiPKNS_19TargetRegisterClassERNS_15SmallVectorImplIPNS_12MachineInstrEEE">LoadRegFromStackSlot</a>(<span class='refarg'><a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a></span>, <a class="local col9 ref" href="#379DL" title='DL' data-ref="379DL" data-ref-filename="379DL">DL</a>, <a class="local col3 ref" href="#373DestReg" title='DestReg' data-ref="373DestReg" data-ref-filename="373DestReg">DestReg</a>, <a class="local col4 ref" href="#374FrameIdx" title='FrameIdx' data-ref="374FrameIdx" data-ref-filename="374FrameIdx">FrameIdx</a>, <a class="local col5 ref" href="#375RC" title='RC' data-ref="375RC" data-ref-filename="375RC">RC</a>, <span class='refarg'><a class="local col8 ref" href="#378NewMIs" title='NewMIs' data-ref="378NewMIs" data-ref-filename="378NewMIs">NewMIs</a></span>);</td></tr>
<tr><th id="1992">1992</th><td></td></tr>
<tr><th id="1993">1993</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="381i" title='i' data-type='unsigned int' data-ref="381i" data-ref-filename="381i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="382e" title='e' data-type='unsigned int' data-ref="382e" data-ref-filename="382e">e</dfn> = <a class="local col8 ref" href="#378NewMIs" title='NewMIs' data-ref="378NewMIs" data-ref-filename="378NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col1 ref" href="#381i" title='i' data-ref="381i" data-ref-filename="381i">i</a> != <a class="local col2 ref" href="#382e" title='e' data-ref="382e" data-ref-filename="382e">e</a>; ++<a class="local col1 ref" href="#381i" title='i' data-ref="381i" data-ref-filename="381i">i</a>)</td></tr>
<tr><th id="1994">1994</th><td>    <a class="local col1 ref" href="#371MBB" title='MBB' data-ref="371MBB" data-ref-filename="371MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#372MI" title='MI' data-ref="372MI" data-ref-filename="372MI">MI</a>, <a class="local col8 ref" href="#378NewMIs" title='NewMIs' data-ref="378NewMIs" data-ref-filename="378NewMIs">NewMIs</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#381i" title='i' data-ref="381i" data-ref-filename="381i">i</a>]</a>);</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col3 decl" id="383MFI" title='MFI' data-type='const llvm::MachineFrameInfo &amp;' data-ref="383MFI" data-ref-filename="383MFI">MFI</dfn> = <a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="1997">1997</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a> *<dfn class="local col4 decl" id="384MMO" title='MMO' data-type='llvm::MachineMemOperand *' data-ref="384MMO" data-ref-filename="384MMO">MMO</dfn> = <a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" title='llvm::MachineFunction::getMachineMemOperand' data-ref="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_" data-ref-filename="_ZN4llvm15MachineFunction20getMachineMemOperandENS_18MachinePointerInfoENS_17MachineMemOperand5FlagsEmNS_5AlignERKNS_9AAMDNodesEPKNS_6MDNodeEhNS_14AtomicOrderingESB_">getMachineMemOperand</a>(</td></tr>
<tr><th id="1998">1998</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachinePointerInfo" title='llvm::MachinePointerInfo' data-ref="llvm::MachinePointerInfo" data-ref-filename="llvm..MachinePointerInfo">MachinePointerInfo</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" title='llvm::MachinePointerInfo::getFixedStack' data-ref="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil" data-ref-filename="_ZN4llvm18MachinePointerInfo13getFixedStackERNS_15MachineFunctionEil">getFixedStack</a>(<span class='refarg'><a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a></span>, <a class="local col4 ref" href="#374FrameIdx" title='FrameIdx' data-ref="374FrameIdx" data-ref-filename="374FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="1999">1999</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand" data-ref-filename="llvm..MachineMemOperand">MachineMemOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand::MOLoad" title='llvm::MachineMemOperand::MOLoad' data-ref="llvm::MachineMemOperand::MOLoad" data-ref-filename="llvm..MachineMemOperand..MOLoad">MOLoad</a>, <a class="local col3 ref" href="#383MFI" title='MFI' data-ref="383MFI" data-ref-filename="383MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" title='llvm::MachineFrameInfo::getObjectSize' data-ref="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo13getObjectSizeEi">getObjectSize</a>(<a class="local col4 ref" href="#374FrameIdx" title='FrameIdx' data-ref="374FrameIdx" data-ref-filename="374FrameIdx">FrameIdx</a>),</td></tr>
<tr><th id="2000">2000</th><td>      <a class="local col3 ref" href="#383MFI" title='MFI' data-ref="383MFI" data-ref-filename="383MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" title='llvm::MachineFrameInfo::getObjectAlign' data-ref="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi" data-ref-filename="_ZNK4llvm16MachineFrameInfo14getObjectAlignEi">getObjectAlign</a>(<a class="local col4 ref" href="#374FrameIdx" title='FrameIdx' data-ref="374FrameIdx" data-ref-filename="374FrameIdx">FrameIdx</a>));</td></tr>
<tr><th id="2001">2001</th><td>  <a class="local col8 ref" href="#378NewMIs" title='NewMIs' data-ref="378NewMIs" data-ref-filename="378NewMIs">NewMIs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" title='llvm::MachineInstr::addMemOperand' data-ref="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE" data-ref-filename="_ZN4llvm12MachineInstr13addMemOperandERNS_15MachineFunctionEPNS_17MachineMemOperandE">addMemOperand</a>(<span class='refarg'><a class="local col7 ref" href="#377MF" title='MF' data-ref="377MF" data-ref-filename="377MF">MF</a></span>, <a class="local col4 ref" href="#384MMO" title='MMO' data-ref="384MMO" data-ref-filename="384MMO">MMO</a>);</td></tr>
<tr><th id="2002">2002</th><td>}</td></tr>
<tr><th id="2003">2003</th><td></td></tr>
<tr><th id="2004">2004</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684" title='llvm::PPCInstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684" data-ref-filename="_ZNK4llvm12PPCInstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8RegisterEiPKNS_19Tar998684">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="385MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="385MBB" data-ref-filename="385MBB">MBB</dfn>,</td></tr>
<tr><th id="2005">2005</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="386MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="386MI" data-ref-filename="386MI">MI</dfn>,</td></tr>
<tr><th id="2006">2006</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="387DestReg" title='DestReg' data-type='llvm::Register' data-ref="387DestReg" data-ref-filename="387DestReg">DestReg</dfn>, <em>int</em> <dfn class="local col8 decl" id="388FrameIdx" title='FrameIdx' data-type='int' data-ref="388FrameIdx" data-ref-filename="388FrameIdx">FrameIdx</dfn>,</td></tr>
<tr><th id="2007">2007</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="389RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="389RC" data-ref-filename="389RC">RC</dfn>,</td></tr>
<tr><th id="2008">2008</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="390TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="390TRI" data-ref-filename="390TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2009">2009</th><td>  <i>// We need to avoid a situation in which the value from a VRRC register is</i></td></tr>
<tr><th id="2010">2010</th><td><i>  // spilled using an Altivec instruction and reloaded into a VSRC register</i></td></tr>
<tr><th id="2011">2011</th><td><i>  // using a VSX instruction. The issue with this is that the VSX</i></td></tr>
<tr><th id="2012">2012</th><td><i>  // load/store instructions swap the doublewords in the vector and the Altivec</i></td></tr>
<tr><th id="2013">2013</th><td><i>  // ones don't. The register classes on the spill/reload may be different if</i></td></tr>
<tr><th id="2014">2014</th><td><i>  // the register is defined using an Altivec instruction and is then used by a</i></td></tr>
<tr><th id="2015">2015</th><td><i>  // VSX instruction.</i></td></tr>
<tr><th id="2016">2016</th><td>  <a class="local col9 ref" href="#389RC" title='RC' data-ref="389RC" data-ref-filename="389RC">RC</a> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</a>(<a class="local col9 ref" href="#389RC" title='RC' data-ref="389RC" data-ref-filename="389RC">RC</a>);</td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td>  <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" title='llvm::PPCInstrInfo::loadRegFromStackSlotNoUpd' data-ref="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739" data-ref-filename="_ZNK4llvm12PPCInstrInfo25loadRegFromStackSlotNoUpdERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegi15789739">loadRegFromStackSlotNoUpd</a>(<span class='refarg'><a class="local col5 ref" href="#385MBB" title='MBB' data-ref="385MBB" data-ref-filename="385MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#386MI" title='MI' data-ref="386MI" data-ref-filename="386MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#387DestReg" title='DestReg' data-ref="387DestReg" data-ref-filename="387DestReg">DestReg</a>, <a class="local col8 ref" href="#388FrameIdx" title='FrameIdx' data-ref="388FrameIdx" data-ref-filename="388FrameIdx">FrameIdx</a>, <a class="local col9 ref" href="#389RC" title='RC' data-ref="389RC" data-ref-filename="389RC">RC</a>, <a class="local col0 ref" href="#390TRI" title='TRI' data-ref="390TRI" data-ref-filename="390TRI">TRI</a>);</td></tr>
<tr><th id="2019">2019</th><td>}</td></tr>
<tr><th id="2020">2020</th><td></td></tr>
<tr><th id="2021">2021</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::</td></tr>
<tr><th id="2022">2022</th><td><dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="391Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="391Cond" data-ref-filename="391Cond">Cond</dfn>) <em>const</em> {</td></tr>
<tr><th id="2023">2023</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.size() == <var>2</var> &amp;&amp; <q>"Invalid PPC branch opcode!"</q>);</td></tr>
<tr><th id="2024">2024</th><td>  <b>if</b> (<a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>)</td></tr>
<tr><th id="2025">2025</th><td>    <a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var> ? <var>1</var> : <var>0</var>);</td></tr>
<tr><th id="2026">2026</th><td>  <b>else</b></td></tr>
<tr><th id="2027">2027</th><td>    <i>// Leave the CR# the same, but invert the condition.</i></td></tr>
<tr><th id="2028">2028</th><td>    <a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE" title='llvm::PPC::InvertPredicate' data-ref="_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC15InvertPredicateENS0_9PredicateE">InvertPredicate</a>((<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col1 ref" href="#391Cond" title='Cond' data-ref="391Cond" data-ref-filename="391Cond">Cond</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()));</td></tr>
<tr><th id="2029">2029</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2030">2030</th><td>}</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><i>// For some instructions, it is legal to fold ZERO into the RA register field.</i></td></tr>
<tr><th id="2033">2033</th><td><i>// This function performs that fold by replacing the operand with PPC::ZERO,</i></td></tr>
<tr><th id="2034">2034</th><td><i>// it does not consider whether the load immediate zero is no longer in use.</i></td></tr>
<tr><th id="2035">2035</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" title='llvm::PPCInstrInfo::onlyFoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE">onlyFoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="392UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="393DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="393DefMI" data-ref-filename="393DefMI">DefMI</dfn>,</td></tr>
<tr><th id="2036">2036</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="394Reg" title='Reg' data-type='llvm::Register' data-ref="394Reg" data-ref-filename="394Reg">Reg</dfn>) <em>const</em> {</td></tr>
<tr><th id="2037">2037</th><td>  <i>// A zero immediate should always be loaded with a single li.</i></td></tr>
<tr><th id="2038">2038</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="395DefOpc" title='DefOpc' data-type='unsigned int' data-ref="395DefOpc" data-ref-filename="395DefOpc">DefOpc</dfn> = <a class="local col3 ref" href="#393DefMI" title='DefMI' data-ref="393DefMI" data-ref-filename="393DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2039">2039</th><td>  <b>if</b> (<a class="local col5 ref" href="#395DefOpc" title='DefOpc' data-ref="395DefOpc" data-ref-filename="395DefOpc">DefOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> &amp;&amp; <a class="local col5 ref" href="#395DefOpc" title='DefOpc' data-ref="395DefOpc" data-ref-filename="395DefOpc">DefOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>)</td></tr>
<tr><th id="2040">2040</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2041">2041</th><td>  <b>if</b> (!<a class="local col3 ref" href="#393DefMI" title='DefMI' data-ref="393DefMI" data-ref-filename="393DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="2042">2042</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2043">2043</th><td>  <b>if</b> (<a class="local col3 ref" href="#393DefMI" title='DefMI' data-ref="393DefMI" data-ref-filename="393DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="2044">2044</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2045">2045</th><td></td></tr>
<tr><th id="2046">2046</th><td>  <i>// Note that we cannot here invert the arguments of an isel in order to fold</i></td></tr>
<tr><th id="2047">2047</th><td><i>  // a ZERO into what is presented as the second argument. All we have here</i></td></tr>
<tr><th id="2048">2048</th><td><i>  // is the condition bit, and that might come from a CR-logical bit operation.</i></td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col6 decl" id="396UseMCID" title='UseMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="396UseMCID" data-ref-filename="396UseMCID">UseMCID</dfn> = <a class="local col2 ref" href="#392UseMI" title='UseMI' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td>  <i>// Only fold into real machine instructions.</i></td></tr>
<tr><th id="2053">2053</th><td>  <b>if</b> (<a class="local col6 ref" href="#396UseMCID" title='UseMCID' data-ref="396UseMCID" data-ref-filename="396UseMCID">UseMCID</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc8isPseudoEv" title='llvm::MCInstrDesc::isPseudo' data-ref="_ZNK4llvm11MCInstrDesc8isPseudoEv" data-ref-filename="_ZNK4llvm11MCInstrDesc8isPseudoEv">isPseudo</a>())</td></tr>
<tr><th id="2054">2054</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2055">2055</th><td></td></tr>
<tr><th id="2056">2056</th><td>  <i>// We need to find which of the User's operands is to be folded, that will be</i></td></tr>
<tr><th id="2057">2057</th><td><i>  // the operand that matches the given register ID.</i></td></tr>
<tr><th id="2058">2058</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="397UseIdx" title='UseIdx' data-type='unsigned int' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</dfn>;</td></tr>
<tr><th id="2059">2059</th><td>  <b>for</b> (<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a> = <var>0</var>; <a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a> &lt; <a class="local col2 ref" href="#392UseMI" title='UseMI' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a>)</td></tr>
<tr><th id="2060">2060</th><td>    <b>if</b> (<a class="local col2 ref" href="#392UseMI" title='UseMI' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="2061">2061</th><td>        <a class="local col2 ref" href="#392UseMI" title='UseMI' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#394Reg" title='Reg' data-ref="394Reg" data-ref-filename="394Reg">Reg</a>)</td></tr>
<tr><th id="2062">2062</th><td>      <b>break</b>;</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UseIdx &lt; UseMI.getNumOperands() &amp;&amp; <q>"Cannot find Reg in UseMI"</q>);</td></tr>
<tr><th id="2065">2065</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UseIdx &lt; UseMCID.getNumOperands() &amp;&amp; <q>"No operand description for Reg"</q>);</td></tr>
<tr><th id="2066">2066</th><td></td></tr>
<tr><th id="2067">2067</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo" title='llvm::MCOperandInfo' data-ref="llvm::MCOperandInfo" data-ref-filename="llvm..MCOperandInfo">MCOperandInfo</a> *<dfn class="local col8 decl" id="398UseInfo" title='UseInfo' data-type='const llvm::MCOperandInfo *' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</dfn> = &amp;<a class="local col6 ref" href="#396UseMCID" title='UseMCID' data-ref="396UseMCID" data-ref-filename="396UseMCID">UseMCID</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo" data-ref-filename="llvm..MCInstrDesc..OpInfo">OpInfo</a>[<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a>];</td></tr>
<tr><th id="2068">2068</th><td></td></tr>
<tr><th id="2069">2069</th><td>  <i>// We can fold the zero if this register requires a GPRC_NOR0/G8RC_NOX0</i></td></tr>
<tr><th id="2070">2070</th><td><i>  // register (which might also be specified as a pointer class kind).</i></td></tr>
<tr><th id="2071">2071</th><td>  <b>if</b> (<a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" data-ref-filename="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</a>()) {</td></tr>
<tr><th id="2072">2072</th><td>    <b>if</b> (<a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> <i>/* Kind */</i> != <var>1</var>)</td></tr>
<tr><th id="2073">2073</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2074">2074</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2075">2075</th><td>    <b>if</b> (<a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_NOR0RegClassID" title='llvm::PPC::GPRC_NOR0RegClassID' data-ref="llvm::PPC::GPRC_NOR0RegClassID" data-ref-filename="llvm..PPC..GPRC_NOR0RegClassID">GPRC_NOR0RegClassID</a> &amp;&amp;</td></tr>
<tr><th id="2076">2076</th><td>        <a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClassID" title='llvm::PPC::G8RC_NOX0RegClassID' data-ref="llvm::PPC::G8RC_NOX0RegClassID" data-ref-filename="llvm..PPC..G8RC_NOX0RegClassID">G8RC_NOX0RegClassID</a>)</td></tr>
<tr><th id="2077">2077</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2078">2078</th><td>  }</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td>  <i>// Make sure this is not tied to an output register (or otherwise</i></td></tr>
<tr><th id="2081">2081</th><td><i>  // constrained). This is true for ST?UX registers, for example, which</i></td></tr>
<tr><th id="2082">2082</th><td><i>  // are tied to their output registers.</i></td></tr>
<tr><th id="2083">2083</th><td>  <b>if</b> (<a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::Constraints" title='llvm::MCOperandInfo::Constraints' data-ref="llvm::MCOperandInfo::Constraints" data-ref-filename="llvm..MCOperandInfo..Constraints">Constraints</a> != <var>0</var>)</td></tr>
<tr><th id="2084">2084</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>  <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><dfn class="local col9 decl" id="399ZeroReg" title='ZeroReg' data-type='llvm::MCRegister' data-ref="399ZeroReg" data-ref-filename="399ZeroReg">ZeroReg</dfn>;</td></tr>
<tr><th id="2087">2087</th><td>  <b>if</b> (<a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" title='llvm::MCOperandInfo::isLookupPtrRegClass' data-ref="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv" data-ref-filename="_ZNK4llvm13MCOperandInfo19isLookupPtrRegClassEv">isLookupPtrRegClass</a>()) {</td></tr>
<tr><th id="2088">2088</th><td>    <em>bool</em> <dfn class="local col0 decl" id="400isPPC64" title='isPPC64' data-type='bool' data-ref="400isPPC64" data-ref-filename="400isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="2089">2089</th><td>    <a class="local col9 ref" href="#399ZeroReg" title='ZeroReg' data-ref="399ZeroReg" data-ref-filename="399ZeroReg">ZeroReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col0 ref" href="#400isPPC64" title='isPPC64' data-ref="400isPPC64" data-ref-filename="400isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a>;</td></tr>
<tr><th id="2090">2090</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2091">2091</th><td>    <a class="local col9 ref" href="#399ZeroReg" title='ZeroReg' data-ref="399ZeroReg" data-ref-filename="399ZeroReg">ZeroReg</a> <a class="ref fn" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::operator=' data-ref="_ZN4llvm10MCRegisteraSEOS0_" data-ref-filename="_ZN4llvm10MCRegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col8 ref" href="#398UseInfo" title='UseInfo' data-ref="398UseInfo" data-ref-filename="398UseInfo">UseInfo</a>-&gt;<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::RegClass" title='llvm::MCOperandInfo::RegClass' data-ref="llvm::MCOperandInfo::RegClass" data-ref-filename="llvm..MCOperandInfo..RegClass">RegClass</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_NOX0RegClassID" title='llvm::PPC::G8RC_NOX0RegClassID' data-ref="llvm::PPC::G8RC_NOX0RegClassID" data-ref-filename="llvm..PPC..G8RC_NOX0RegClassID">G8RC_NOX0RegClassID</a> ?</td></tr>
<tr><th id="2092">2092</th><td>              <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a>;</td></tr>
<tr><th id="2093">2093</th><td>  }</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>  <a class="local col2 ref" href="#392UseMI" title='UseMI' data-ref="392UseMI" data-ref-filename="392UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#397UseIdx" title='UseIdx' data-ref="397UseIdx" data-ref-filename="397UseIdx">UseIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#22" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1ERKS0_" data-ref-filename="_ZN4llvm10MCRegisterC1ERKS0_"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col9 ref" href="#399ZeroReg" title='ZeroReg' data-ref="399ZeroReg" data-ref-filename="399ZeroReg">ZeroReg</a>);</td></tr>
<tr><th id="2096">2096</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2097">2097</th><td>}</td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td><i>// Folds zero into instructions which have a load immediate zero as an operand</i></td></tr>
<tr><th id="2100">2100</th><td><i>// but also recognize zero as immediate zero. If the definition of the load</i></td></tr>
<tr><th id="2101">2101</th><td><i>// has no more users it is deleted.</i></td></tr>
<tr><th id="2102">2102</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::FoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13FoldImmediateERNS_12MachineInstrES2_NS_8RegisterEPNS_19MachineRegisterInfoE">FoldImmediate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="401UseMI" title='UseMI' data-type='llvm::MachineInstr &amp;' data-ref="401UseMI" data-ref-filename="401UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="402DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="402DefMI" data-ref-filename="402DefMI">DefMI</dfn>,</td></tr>
<tr><th id="2103">2103</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="403Reg" title='Reg' data-type='llvm::Register' data-ref="403Reg" data-ref-filename="403Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col4 decl" id="404MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="404MRI" data-ref-filename="404MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2104">2104</th><td>  <em>bool</em> <dfn class="local col5 decl" id="405Changed" title='Changed' data-type='bool' data-ref="405Changed" data-ref-filename="405Changed">Changed</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" title='llvm::PPCInstrInfo::onlyFoldImmediate' data-ref="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE" data-ref-filename="_ZNK4llvm12PPCInstrInfo17onlyFoldImmediateERNS_12MachineInstrES2_NS_8RegisterE">onlyFoldImmediate</a>(<span class='refarg'><a class="local col1 ref" href="#401UseMI" title='UseMI' data-ref="401UseMI" data-ref-filename="401UseMI">UseMI</a></span>, <span class='refarg'><a class="local col2 ref" href="#402DefMI" title='DefMI' data-ref="402DefMI" data-ref-filename="402DefMI">DefMI</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#403Reg" title='Reg' data-ref="403Reg" data-ref-filename="403Reg">Reg</a>);</td></tr>
<tr><th id="2105">2105</th><td>  <b>if</b> (<a class="local col4 ref" href="#404MRI" title='MRI' data-ref="404MRI" data-ref-filename="404MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#403Reg" title='Reg' data-ref="403Reg" data-ref-filename="403Reg">Reg</a>))</td></tr>
<tr><th id="2106">2106</th><td>    <a class="local col2 ref" href="#402DefMI" title='DefMI' data-ref="402DefMI" data-ref-filename="402DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2107">2107</th><td>  <b>return</b> <a class="local col5 ref" href="#405Changed" title='Changed' data-ref="405Changed" data-ref-filename="405Changed">Changed</a>;</td></tr>
<tr><th id="2108">2108</th><td>}</td></tr>
<tr><th id="2109">2109</th><td></td></tr>
<tr><th id="2110">2110</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-type='bool MBBDefinesCTR(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="406MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="406MBB" data-ref-filename="406MBB">MBB</dfn>) {</td></tr>
<tr><th id="2111">2111</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="407I" title='I' data-type='MachineBasicBlock::iterator' data-ref="407I" data-ref-filename="407I">I</dfn> = <a class="local col6 ref" href="#406MBB" title='MBB' data-ref="406MBB" data-ref-filename="406MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col8 decl" id="408IE" title='IE' data-type='MachineBasicBlock::iterator' data-ref="408IE" data-ref-filename="408IE">IE</dfn> = <a class="local col6 ref" href="#406MBB" title='MBB' data-ref="406MBB" data-ref-filename="406MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2112">2112</th><td>       <a class="local col7 ref" href="#407I" title='I' data-ref="407I" data-ref-filename="407I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#408IE" title='IE' data-ref="408IE" data-ref-filename="408IE">IE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#407I" title='I' data-ref="407I" data-ref-filename="407I">I</a>)</td></tr>
<tr><th id="2113">2113</th><td>    <b>if</b> (<a class="local col7 ref" href="#407I" title='I' data-ref="407I" data-ref-filename="407I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>) || <a class="local col7 ref" href="#407I" title='I' data-ref="407I" data-ref-filename="407I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a>))</td></tr>
<tr><th id="2114">2114</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2115">2115</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2116">2116</th><td>}</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td><i>// We should make sure that, if we're going to predicate both sides of a</i></td></tr>
<tr><th id="2119">2119</th><td><i>// condition (a diamond), that both sides don't define the counter register. We</i></td></tr>
<tr><th id="2120">2120</th><td><i>// can predicate counter-decrement-based branches, but while that predicates</i></td></tr>
<tr><th id="2121">2121</th><td><i>// the branching, it does not predicate the counter decrement. If we tried to</i></td></tr>
<tr><th id="2122">2122</th><td><i>// merge the triangle into one predicated block, we'd decrement the counter</i></td></tr>
<tr><th id="2123">2123</th><td><i>// twice.</i></td></tr>
<tr><th id="2124">2124</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" title='llvm::PPCInstrInfo::isProfitableToIfCvt' data-ref="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE" data-ref-filename="_ZNK4llvm12PPCInstrInfo19isProfitableToIfCvtERNS_17MachineBasicBlockEjjS2_jjNS_17BranchProbabilityE">isProfitableToIfCvt</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="409TMBB" title='TMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="409TMBB" data-ref-filename="409TMBB">TMBB</dfn>,</td></tr>
<tr><th id="2125">2125</th><td>                     <em>unsigned</em> <dfn class="local col0 decl" id="410NumT" title='NumT' data-type='unsigned int' data-ref="410NumT" data-ref-filename="410NumT">NumT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="411ExtraT" title='ExtraT' data-type='unsigned int' data-ref="411ExtraT" data-ref-filename="411ExtraT">ExtraT</dfn>,</td></tr>
<tr><th id="2126">2126</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="412FMBB" title='FMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="412FMBB" data-ref-filename="412FMBB">FMBB</dfn>,</td></tr>
<tr><th id="2127">2127</th><td>                     <em>unsigned</em> <dfn class="local col3 decl" id="413NumF" title='NumF' data-type='unsigned int' data-ref="413NumF" data-ref-filename="413NumF">NumF</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="414ExtraF" title='ExtraF' data-type='unsigned int' data-ref="414ExtraF" data-ref-filename="414ExtraF">ExtraF</dfn>,</td></tr>
<tr><th id="2128">2128</th><td>                     <a class="type" href="../../../include/llvm/Support/BranchProbability.h.html#llvm::BranchProbability" title='llvm::BranchProbability' data-ref="llvm::BranchProbability" data-ref-filename="llvm..BranchProbability">BranchProbability</a> <dfn class="local col5 decl" id="415Probability" title='Probability' data-type='llvm::BranchProbability' data-ref="415Probability" data-ref-filename="415Probability">Probability</dfn>) <em>const</em> {</td></tr>
<tr><th id="2129">2129</th><td>  <b>return</b> !(<a class="tu ref fn" href="#_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-use='c' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</a>(<span class='refarg'><a class="local col9 ref" href="#409TMBB" title='TMBB' data-ref="409TMBB" data-ref-filename="409TMBB">TMBB</a></span>) &amp;&amp; <a class="tu ref fn" href="#_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" title='MBBDefinesCTR' data-use='c' data-ref="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE" data-ref-filename="_ZL13MBBDefinesCTRRN4llvm17MachineBasicBlockE">MBBDefinesCTR</a>(<span class='refarg'><a class="local col2 ref" href="#412FMBB" title='FMBB' data-ref="412FMBB" data-ref-filename="412FMBB">FMBB</a></span>));</td></tr>
<tr><th id="2130">2130</th><td>}</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td></td></tr>
<tr><th id="2133">2133</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isPredicated' data-ref="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo12isPredicatedERKNS_12MachineInstrE">isPredicated</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="416MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="416MI" data-ref-filename="416MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2134">2134</th><td>  <i>// The predicated branches are identified by their type, not really by the</i></td></tr>
<tr><th id="2135">2135</th><td><i>  // explicit presence of a predicate. Furthermore, some of them can be</i></td></tr>
<tr><th id="2136">2136</th><td><i>  // predicated more than once. Because if conversion won't try to predicate</i></td></tr>
<tr><th id="2137">2137</th><td><i>  // any instruction which already claims to be predicated (by returning true</i></td></tr>
<tr><th id="2138">2138</th><td><i>  // here), always return false. In doing so, we let isPredicable() be the</i></td></tr>
<tr><th id="2139">2139</th><td><i>  // final word on whether not the instruction can be (further) predicated.</i></td></tr>
<tr><th id="2140">2140</th><td></td></tr>
<tr><th id="2141">2141</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2142">2142</th><td>}</td></tr>
<tr><th id="2143">2143</th><td></td></tr>
<tr><th id="2144">2144</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::PPCInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="417MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="417MI" data-ref-filename="417MI">MI</dfn>,</td></tr>
<tr><th id="2145">2145</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="418MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="418MBB" data-ref-filename="418MBB">MBB</dfn>,</td></tr>
<tr><th id="2146">2146</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="419MF" title='MF' data-type='const llvm::MachineFunction &amp;' data-ref="419MF" data-ref-filename="419MF">MF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2147">2147</th><td>  <i>// Set MFFS and MTFSF as scheduling boundary to avoid unexpected code motion</i></td></tr>
<tr><th id="2148">2148</th><td><i>  // across them, since some FP operations may change content of FPSCR.</i></td></tr>
<tr><th id="2149">2149</th><td><i>  // TODO: Model FPSCR in PPC instruction definitions and remove the workaround</i></td></tr>
<tr><th id="2150">2150</th><td>  <b>if</b> (<a class="local col7 ref" href="#417MI" title='MI' data-ref="417MI" data-ref-filename="417MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFFS" title='llvm::PPC::MFFS' data-ref="llvm::PPC::MFFS" data-ref-filename="llvm..PPC..MFFS">MFFS</a> || <a class="local col7 ref" href="#417MI" title='MI' data-ref="417MI" data-ref-filename="417MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTFSF" title='llvm::PPC::MTFSF' data-ref="llvm::PPC::MTFSF" data-ref-filename="llvm..PPC..MTFSF">MTFSF</a>)</td></tr>
<tr><th id="2151">2151</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2152">2152</th><td>  <b>return</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" title='llvm::TargetInstrInfo::isSchedulingBoundary' data-ref="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm15TargetInstrInfo20isSchedulingBoundaryERKNS_12MachineInstrEPKNS_17MachineBasicBlockERKNS_15MachineFunctionE">isSchedulingBoundary</a>(<a class="local col7 ref" href="#417MI" title='MI' data-ref="417MI" data-ref-filename="417MI">MI</a>, <a class="local col8 ref" href="#418MBB" title='MBB' data-ref="418MBB" data-ref-filename="418MBB">MBB</a>, <a class="local col9 ref" href="#419MF" title='MF' data-ref="419MF" data-ref-filename="419MF">MF</a>);</td></tr>
<tr><th id="2153">2153</th><td>}</td></tr>
<tr><th id="2154">2154</th><td></td></tr>
<tr><th id="2155">2155</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::PPCInstrInfo::PredicateInstruction' data-ref="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20PredicateInstructionERNS_12MachineInstrENS_8ArrayRefINS_14MachineOperandEEE">PredicateInstruction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="420MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="420MI" data-ref-filename="420MI">MI</dfn>,</td></tr>
<tr><th id="2156">2156</th><td>                                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="421Pred" title='Pred' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="421Pred" data-ref-filename="421Pred">Pred</dfn>) <em>const</em> {</td></tr>
<tr><th id="2157">2157</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="422OpC" title='OpC' data-type='unsigned int' data-ref="422OpC" data-ref-filename="422OpC">OpC</dfn> = <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2158">2158</th><td>  <b>if</b> (<a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BLR" title='llvm::PPC::BLR' data-ref="llvm::PPC::BLR" data-ref-filename="llvm..PPC..BLR">BLR</a> || <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BLR8" title='llvm::PPC::BLR8' data-ref="llvm::PPC::BLR8" data-ref-filename="llvm..PPC..BLR8">BLR8</a>) {</td></tr>
<tr><th id="2159">2159</th><td>    <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>) {</td></tr>
<tr><th id="2160">2160</th><td>      <em>bool</em> <dfn class="local col3 decl" id="423isPPC64" title='isPPC64' data-type='bool' data-ref="423isPPC64" data-ref-filename="423isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="2161">2161</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ? (<a class="local col3 ref" href="#423isPPC64" title='isPPC64' data-ref="423isPPC64" data-ref-filename="423isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZLR8" title='llvm::PPC::BDNZLR8' data-ref="llvm::PPC::BDNZLR8" data-ref-filename="llvm..PPC..BDNZLR8">BDNZLR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZLR" title='llvm::PPC::BDNZLR' data-ref="llvm::PPC::BDNZLR" data-ref-filename="llvm..PPC..BDNZLR">BDNZLR</a>)</td></tr>
<tr><th id="2162">2162</th><td>                                      : (<a class="local col3 ref" href="#423isPPC64" title='isPPC64' data-ref="423isPPC64" data-ref-filename="423isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZLR8" title='llvm::PPC::BDZLR8' data-ref="llvm::PPC::BDZLR8" data-ref-filename="llvm..PPC..BDZLR8">BDZLR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZLR" title='llvm::PPC::BDZLR' data-ref="llvm::PPC::BDZLR" data-ref-filename="llvm..PPC..BDZLR">BDZLR</a>)));</td></tr>
<tr><th id="2163">2163</th><td>      <i>// Need add Def and Use for CTR implicit operand.</i></td></tr>
<tr><th id="2164">2164</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2165">2165</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>)</td></tr>
<tr><th id="2166">2166</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="2167">2167</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="2168">2168</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCLR" title='llvm::PPC::BCLR' data-ref="llvm::PPC::BCLR" data-ref-filename="llvm..PPC..BCLR">BCLR</a>));</td></tr>
<tr><th id="2169">2169</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2170">2170</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="2171">2171</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCLRn" title='llvm::PPC::BCLRn' data-ref="llvm::PPC::BCLRn" data-ref-filename="llvm..PPC..BCLRn">BCLRn</a>));</td></tr>
<tr><th id="2172">2172</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2173">2173</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2174">2174</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCLR" title='llvm::PPC::BCCLR' data-ref="llvm::PPC::BCCLR" data-ref-filename="llvm..PPC..BCCLR">BCCLR</a>));</td></tr>
<tr><th id="2175">2175</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2176">2176</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2177">2177</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2178">2178</th><td>    }</td></tr>
<tr><th id="2179">2179</th><td></td></tr>
<tr><th id="2180">2180</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2181">2181</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::B" title='llvm::PPC::B' data-ref="llvm::PPC::B" data-ref-filename="llvm..PPC..B">B</a>) {</td></tr>
<tr><th id="2182">2182</th><td>    <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>) {</td></tr>
<tr><th id="2183">2183</th><td>      <em>bool</em> <dfn class="local col4 decl" id="424isPPC64" title='isPPC64' data-type='bool' data-ref="424isPPC64" data-ref-filename="424isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="2184">2184</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() ? (<a class="local col4 ref" href="#424isPPC64" title='isPPC64' data-ref="424isPPC64" data-ref-filename="424isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>)</td></tr>
<tr><th id="2185">2185</th><td>                                      : (<a class="local col4 ref" href="#424isPPC64" title='isPPC64' data-ref="424isPPC64" data-ref-filename="424isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ8" title='llvm::PPC::BDZ8' data-ref="llvm::PPC::BDZ8" data-ref-filename="llvm..PPC..BDZ8">BDZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDZ" title='llvm::PPC::BDZ' data-ref="llvm::PPC::BDZ" data-ref-filename="llvm..PPC..BDZ">BDZ</a>)));</td></tr>
<tr><th id="2186">2186</th><td>      <i>// Need add Def and Use for CTR implicit operand.</i></td></tr>
<tr><th id="2187">2187</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2188">2188</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>)</td></tr>
<tr><th id="2189">2189</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="2190">2190</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="2191">2191</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="425MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="425MBB" data-ref-filename="425MBB">MBB</dfn> = <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2192">2192</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2193">2193</th><td></td></tr>
<tr><th id="2194">2194</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BC" title='llvm::PPC::BC' data-ref="llvm::PPC::BC" data-ref-filename="llvm..PPC..BC">BC</a>));</td></tr>
<tr><th id="2195">2195</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2196">2196</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="2197">2197</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#425MBB" title='MBB' data-ref="425MBB" data-ref-filename="425MBB">MBB</a>);</td></tr>
<tr><th id="2198">2198</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="2199">2199</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="426MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="426MBB" data-ref-filename="426MBB">MBB</dfn> = <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2200">2200</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCn" title='llvm::PPC::BCn' data-ref="llvm::PPC::BCn" data-ref-filename="llvm..PPC..BCn">BCn</a>));</td></tr>
<tr><th id="2203">2203</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2204">2204</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="2205">2205</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col6 ref" href="#426MBB" title='MBB' data-ref="426MBB" data-ref-filename="426MBB">MBB</a>);</td></tr>
<tr><th id="2206">2206</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2207">2207</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="427MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="427MBB" data-ref-filename="427MBB">MBB</dfn> = <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="2208">2208</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2209">2209</th><td></td></tr>
<tr><th id="2210">2210</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>));</td></tr>
<tr><th id="2211">2211</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2212">2212</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2213">2213</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>)</td></tr>
<tr><th id="2214">2214</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#427MBB" title='MBB' data-ref="427MBB" data-ref-filename="427MBB">MBB</a>);</td></tr>
<tr><th id="2215">2215</th><td>    }</td></tr>
<tr><th id="2216">2216</th><td></td></tr>
<tr><th id="2217">2217</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2218">2218</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTR" title='llvm::PPC::BCTR' data-ref="llvm::PPC::BCTR" data-ref-filename="llvm..PPC..BCTR">BCTR</a> || <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTR8" title='llvm::PPC::BCTR8' data-ref="llvm::PPC::BCTR8" data-ref-filename="llvm..PPC..BCTR8">BCTR8</a> || <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTRL" title='llvm::PPC::BCTRL' data-ref="llvm::PPC::BCTRL" data-ref-filename="llvm..PPC..BCTRL">BCTRL</a> ||</td></tr>
<tr><th id="2219">2219</th><td>             <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTRL8" title='llvm::PPC::BCTRL8' data-ref="llvm::PPC::BCTRL8" data-ref-filename="llvm..PPC..BCTRL8">BCTRL8</a>) {</td></tr>
<tr><th id="2220">2220</th><td>    <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>)</td></tr>
<tr><th id="2221">2221</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Cannot predicate bctr[l] on the ctr register"</q>);</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>    <em>bool</em> <dfn class="local col8 decl" id="428setLR" title='setLR' data-type='bool' data-ref="428setLR" data-ref-filename="428setLR">setLR</dfn> = <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTRL" title='llvm::PPC::BCTRL' data-ref="llvm::PPC::BCTRL" data-ref-filename="llvm..PPC..BCTRL">BCTRL</a> || <a class="local col2 ref" href="#422OpC" title='OpC' data-ref="422OpC" data-ref-filename="422OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCTRL8" title='llvm::PPC::BCTRL8' data-ref="llvm::PPC::BCTRL8" data-ref-filename="llvm..PPC..BCTRL8">BCTRL8</a>;</td></tr>
<tr><th id="2224">2224</th><td>    <em>bool</em> <dfn class="local col9 decl" id="429isPPC64" title='isPPC64' data-type='bool' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="2225">2225</th><td></td></tr>
<tr><th id="2226">2226</th><td>    <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_SET" title='llvm::PPC::PRED_BIT_SET' data-ref="llvm::PPC::PRED_BIT_SET" data-ref-filename="llvm..PPC..PRED_BIT_SET">PRED_BIT_SET</a>) {</td></tr>
<tr><th id="2227">2227</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#429isPPC64" title='isPPC64' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</a> ? (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTRL8" title='llvm::PPC::BCCTRL8' data-ref="llvm::PPC::BCCTRL8" data-ref-filename="llvm..PPC..BCCTRL8">BCCTRL8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTR8" title='llvm::PPC::BCCTR8' data-ref="llvm::PPC::BCCTR8" data-ref-filename="llvm..PPC..BCCTR8">BCCTR8</a>)</td></tr>
<tr><th id="2228">2228</th><td>                             : (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTRL" title='llvm::PPC::BCCTRL' data-ref="llvm::PPC::BCCTRL" data-ref-filename="llvm..PPC..BCCTRL">BCCTRL</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTR" title='llvm::PPC::BCCTR' data-ref="llvm::PPC::BCCTR" data-ref-filename="llvm..PPC..BCCTR">BCCTR</a>)));</td></tr>
<tr><th id="2229">2229</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2230">2230</th><td>    } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_BIT_UNSET" title='llvm::PPC::PRED_BIT_UNSET' data-ref="llvm::PPC::PRED_BIT_UNSET" data-ref-filename="llvm..PPC..PRED_BIT_UNSET">PRED_BIT_UNSET</a>) {</td></tr>
<tr><th id="2231">2231</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#429isPPC64" title='isPPC64' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</a> ? (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTRL8n" title='llvm::PPC::BCCTRL8n' data-ref="llvm::PPC::BCCTRL8n" data-ref-filename="llvm..PPC..BCCTRL8n">BCCTRL8n</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTR8n" title='llvm::PPC::BCCTR8n' data-ref="llvm::PPC::BCCTR8n" data-ref-filename="llvm..PPC..BCCTR8n">BCCTR8n</a>)</td></tr>
<tr><th id="2232">2232</th><td>                             : (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTRLn" title='llvm::PPC::BCCTRLn' data-ref="llvm::PPC::BCCTRLn" data-ref-filename="llvm..PPC..BCCTRLn">BCCTRLn</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCTRn" title='llvm::PPC::BCCTRn' data-ref="llvm::PPC::BCCTRn" data-ref-filename="llvm..PPC..BCCTRn">BCCTRn</a>)));</td></tr>
<tr><th id="2233">2233</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2234">2234</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2235">2235</th><td>      <a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#429isPPC64" title='isPPC64' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</a> ? (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCCTRL8" title='llvm::PPC::BCCCTRL8' data-ref="llvm::PPC::BCCCTRL8" data-ref-filename="llvm..PPC..BCCCTRL8">BCCCTRL8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCCTR8" title='llvm::PPC::BCCCTR8' data-ref="llvm::PPC::BCCCTR8" data-ref-filename="llvm..PPC..BCCCTR8">BCCCTR8</a>)</td></tr>
<tr><th id="2236">2236</th><td>                             : (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCCTRL" title='llvm::PPC::BCCCTRL' data-ref="llvm::PPC::BCCCTRL" data-ref-filename="llvm..PPC..BCCCTRL">BCCCTRL</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCCCTR" title='llvm::PPC::BCCCTR' data-ref="llvm::PPC::BCCCTR" data-ref-filename="llvm..PPC..BCCCTR">BCCCTR</a>)));</td></tr>
<tr><th id="2237">2237</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2238">2238</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2239">2239</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#421Pred" title='Pred' data-ref="421Pred" data-ref-filename="421Pred">Pred</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>);</td></tr>
<tr><th id="2240">2240</th><td>    }</td></tr>
<tr><th id="2241">2241</th><td></td></tr>
<tr><th id="2242">2242</th><td>    <i>// Need add Def and Use for LR implicit operand.</i></td></tr>
<tr><th id="2243">2243</th><td>    <b>if</b> (<a class="local col8 ref" href="#428setLR" title='setLR' data-ref="428setLR" data-ref-filename="428setLR">setLR</a>)</td></tr>
<tr><th id="2244">2244</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#420MI" title='MI' data-ref="420MI" data-ref-filename="420MI">MI</a>)</td></tr>
<tr><th id="2245">2245</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#429isPPC64" title='isPPC64' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR8" title='llvm::PPC::LR8' data-ref="llvm::PPC::LR8" data-ref-filename="llvm..PPC..LR8">LR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR" title='llvm::PPC::LR' data-ref="llvm::PPC::LR" data-ref-filename="llvm..PPC..LR">LR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>)</td></tr>
<tr><th id="2246">2246</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#429isPPC64" title='isPPC64' data-ref="429isPPC64" data-ref-filename="429isPPC64">isPPC64</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR8" title='llvm::PPC::LR8' data-ref="llvm::PPC::LR8" data-ref-filename="llvm..PPC..LR8">LR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::LR" title='llvm::PPC::LR' data-ref="llvm::PPC::LR" data-ref-filename="llvm..PPC..LR">LR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="2247">2247</th><td></td></tr>
<tr><th id="2248">2248</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2249">2249</th><td>  }</td></tr>
<tr><th id="2250">2250</th><td></td></tr>
<tr><th id="2251">2251</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2252">2252</th><td>}</td></tr>
<tr><th id="2253">2253</th><td></td></tr>
<tr><th id="2254">2254</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" title='llvm::PPCInstrInfo::SubsumesPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_" data-ref-filename="_ZNK4llvm12PPCInstrInfo17SubsumesPredicateENS_8ArrayRefINS_14MachineOperandEEES3_">SubsumesPredicate</dfn>(<a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col0 decl" id="430Pred1" title='Pred1' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="430Pred1" data-ref-filename="430Pred1">Pred1</dfn>,</td></tr>
<tr><th id="2255">2255</th><td>                                     <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="431Pred2" title='Pred2' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="431Pred2" data-ref-filename="431Pred2">Pred2</dfn>) <em>const</em> {</td></tr>
<tr><th id="2256">2256</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Pred1.size() == <var>2</var> &amp;&amp; <q>"Invalid PPC first predicate"</q>);</td></tr>
<tr><th id="2257">2257</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Pred2.size() == <var>2</var> &amp;&amp; <q>"Invalid PPC second predicate"</q>);</td></tr>
<tr><th id="2258">2258</th><td></td></tr>
<tr><th id="2259">2259</th><td>  <b>if</b> (<a class="local col0 ref" href="#430Pred1" title='Pred1' data-ref="430Pred1" data-ref-filename="430Pred1">Pred1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col0 ref" href="#430Pred1" title='Pred1' data-ref="430Pred1" data-ref-filename="430Pred1">Pred1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>)</td></tr>
<tr><th id="2260">2260</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2261">2261</th><td>  <b>if</b> (<a class="local col1 ref" href="#431Pred2" title='Pred2' data-ref="431Pred2" data-ref-filename="431Pred2">Pred2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> || <a class="local col1 ref" href="#431Pred2" title='Pred2' data-ref="431Pred2" data-ref-filename="431Pred2">Pred2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>)</td></tr>
<tr><th id="2262">2262</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2263">2263</th><td></td></tr>
<tr><th id="2264">2264</th><td>  <i>// P1 can only subsume P2 if they test the same condition register.</i></td></tr>
<tr><th id="2265">2265</th><td>  <b>if</b> (<a class="local col0 ref" href="#430Pred1" title='Pred1' data-ref="430Pred1" data-ref-filename="430Pred1">Pred1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col1 ref" href="#431Pred2" title='Pred2' data-ref="431Pred2" data-ref-filename="431Pred2">Pred2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2266">2266</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2267">2267</th><td></td></tr>
<tr><th id="2268">2268</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col2 decl" id="432P1" title='P1' data-type='PPC::Predicate' data-ref="432P1" data-ref-filename="432P1">P1</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>) <a class="local col0 ref" href="#430Pred1" title='Pred1' data-ref="430Pred1" data-ref-filename="430Pred1">Pred1</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2269">2269</th><td>  <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col3 decl" id="433P2" title='P2' data-type='PPC::Predicate' data-ref="433P2" data-ref-filename="433P2">P2</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>) <a class="local col1 ref" href="#431Pred2" title='Pred2' data-ref="431Pred2" data-ref-filename="431Pred2">Pred2</a><a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRefixEm" title='llvm::ArrayRef::operator[]' data-ref="_ZNK4llvm8ArrayRefixEm" data-ref-filename="_ZNK4llvm8ArrayRefixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2270">2270</th><td></td></tr>
<tr><th id="2271">2271</th><td>  <b>if</b> (<a class="local col2 ref" href="#432P1" title='P1' data-ref="432P1" data-ref-filename="432P1">P1</a> == <a class="local col3 ref" href="#433P2" title='P2' data-ref="433P2" data-ref-filename="433P2">P2</a>)</td></tr>
<tr><th id="2272">2272</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2273">2273</th><td></td></tr>
<tr><th id="2274">2274</th><td>  <i>// Does P1 subsume P2, e.g. GE subsumes GT.</i></td></tr>
<tr><th id="2275">2275</th><td>  <b>if</b> (<a class="local col2 ref" href="#432P1" title='P1' data-ref="432P1" data-ref-filename="432P1">P1</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a> &amp;&amp;</td></tr>
<tr><th id="2276">2276</th><td>      (<a class="local col3 ref" href="#433P2" title='P2' data-ref="433P2" data-ref-filename="433P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a> || <a class="local col3 ref" href="#433P2" title='P2' data-ref="433P2" data-ref-filename="433P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ" title='llvm::PPC::PRED_EQ' data-ref="llvm::PPC::PRED_EQ" data-ref-filename="llvm..PPC..PRED_EQ">PRED_EQ</a>))</td></tr>
<tr><th id="2277">2277</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2278">2278</th><td>  <b>if</b> (<a class="local col2 ref" href="#432P1" title='P1' data-ref="432P1" data-ref-filename="432P1">P1</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a> &amp;&amp;</td></tr>
<tr><th id="2279">2279</th><td>      (<a class="local col3 ref" href="#433P2" title='P2' data-ref="433P2" data-ref-filename="433P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a> || <a class="local col3 ref" href="#433P2" title='P2' data-ref="433P2" data-ref-filename="433P2">P2</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ" title='llvm::PPC::PRED_EQ' data-ref="llvm::PPC::PRED_EQ" data-ref-filename="llvm..PPC..PRED_EQ">PRED_EQ</a>))</td></tr>
<tr><th id="2280">2280</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2281">2281</th><td></td></tr>
<tr><th id="2282">2282</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2283">2283</th><td>}</td></tr>
<tr><th id="2284">2284</th><td></td></tr>
<tr><th id="2285">2285</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" title='llvm::PPCInstrInfo::ClobbersPredicate' data-ref="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo17ClobbersPredicateERNS_12MachineInstrERSt6vectorINS_14MachineOperandESaIS4_EEb">ClobbersPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="434MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="434MI" data-ref-filename="434MI">MI</dfn>,</td></tr>
<tr><th id="2286">2286</th><td>                                     <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="435Pred" title='Pred' data-type='std::vector&lt;MachineOperand&gt; &amp;' data-ref="435Pred" data-ref-filename="435Pred">Pred</dfn>,</td></tr>
<tr><th id="2287">2287</th><td>                                     <em>bool</em> <dfn class="local col6 decl" id="436SkipDead" title='SkipDead' data-type='bool' data-ref="436SkipDead" data-ref-filename="436SkipDead">SkipDead</dfn>) <em>const</em> {</td></tr>
<tr><th id="2288">2288</th><td>  <i>// Note: At the present time, the contents of Pred from this function is</i></td></tr>
<tr><th id="2289">2289</th><td><i>  // unused by IfConversion. This implementation follows ARM by pushing the</i></td></tr>
<tr><th id="2290">2290</th><td><i>  // CR-defining operand. Because the 'DZ' and 'DNZ' count as types of</i></td></tr>
<tr><th id="2291">2291</th><td><i>  // predicate, instructions defining CTR or CTR8 are also included as</i></td></tr>
<tr><th id="2292">2292</th><td><i>  // predicate-defining instructions.</i></td></tr>
<tr><th id="2293">2293</th><td></td></tr>
<tr><th id="2294">2294</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="437RCs" title='RCs' data-type='const llvm::TargetRegisterClass *[4]' data-ref="437RCs" data-ref-filename="437RCs">RCs</dfn>[] =</td></tr>
<tr><th id="2295">2295</th><td>    { &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRRCRegClass" title='llvm::PPC::CRRCRegClass' data-ref="llvm::PPC::CRRCRegClass" data-ref-filename="llvm..PPC..CRRCRegClass">CRRCRegClass</a>, &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CRBITRCRegClass" title='llvm::PPC::CRBITRCRegClass' data-ref="llvm::PPC::CRBITRCRegClass" data-ref-filename="llvm..PPC..CRBITRCRegClass">CRBITRCRegClass</a>,</td></tr>
<tr><th id="2296">2296</th><td>      &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTRRCRegClass" title='llvm::PPC::CTRRCRegClass' data-ref="llvm::PPC::CTRRCRegClass" data-ref-filename="llvm..PPC..CTRRCRegClass">CTRRCRegClass</a>, &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTRRC8RegClass" title='llvm::PPC::CTRRC8RegClass' data-ref="llvm::PPC::CTRRC8RegClass" data-ref-filename="llvm..PPC..CTRRC8RegClass">CTRRC8RegClass</a> };</td></tr>
<tr><th id="2297">2297</th><td></td></tr>
<tr><th id="2298">2298</th><td>  <em>bool</em> <dfn class="local col8 decl" id="438Found" title='Found' data-type='bool' data-ref="438Found" data-ref-filename="438Found">Found</dfn> = <b>false</b>;</td></tr>
<tr><th id="2299">2299</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="439i" title='i' data-type='unsigned int' data-ref="439i" data-ref-filename="439i">i</dfn> = <var>0</var>, <dfn class="local col0 decl" id="440e" title='e' data-type='unsigned int' data-ref="440e" data-ref-filename="440e">e</dfn> = <a class="local col4 ref" href="#434MI" title='MI' data-ref="434MI" data-ref-filename="434MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#439i" title='i' data-ref="439i" data-ref-filename="439i">i</a> != <a class="local col0 ref" href="#440e" title='e' data-ref="440e" data-ref-filename="440e">e</a>; ++<a class="local col9 ref" href="#439i" title='i' data-ref="439i" data-ref-filename="439i">i</a>) {</td></tr>
<tr><th id="2300">2300</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="441MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="441MO" data-ref-filename="441MO">MO</dfn> = <a class="local col4 ref" href="#434MI" title='MI' data-ref="434MI" data-ref-filename="434MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#439i" title='i' data-ref="439i" data-ref-filename="439i">i</a>);</td></tr>
<tr><th id="2301">2301</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="442c" title='c' data-type='unsigned int' data-ref="442c" data-ref-filename="442c">c</dfn> = <var>0</var>; <a class="local col2 ref" href="#442c" title='c' data-ref="442c" data-ref-filename="442c">c</a> &lt; <a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm14array_lengthofERAT0__T_" title='llvm::array_lengthof' data-ref="_ZN4llvm14array_lengthofERAT0__T_" data-ref-filename="_ZN4llvm14array_lengthofERAT0__T_">array_lengthof</a>(<span class='refarg'><a class="local col7 ref" href="#437RCs" title='RCs' data-ref="437RCs" data-ref-filename="437RCs">RCs</a></span>) &amp;&amp; !<a class="local col8 ref" href="#438Found" title='Found' data-ref="438Found" data-ref-filename="438Found">Found</a>; ++<a class="local col2 ref" href="#442c" title='c' data-ref="442c" data-ref-filename="442c">c</a>) {</td></tr>
<tr><th id="2302">2302</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="443RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="443RC" data-ref-filename="443RC">RC</dfn> = <a class="local col7 ref" href="#437RCs" title='RCs' data-ref="437RCs" data-ref-filename="437RCs">RCs</a>[<a class="local col2 ref" href="#442c" title='c' data-ref="442c" data-ref-filename="442c">c</a>];</td></tr>
<tr><th id="2303">2303</th><td>      <b>if</b> (<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="2304">2304</th><td>        <b>if</b> (<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>() &amp;&amp; <a class="local col3 ref" href="#443RC" title='RC' data-ref="443RC" data-ref-filename="443RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="2305">2305</th><td>          <a class="local col5 ref" href="#435Pred" title='Pred' data-ref="435Pred" data-ref-filename="435Pred">Pred</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>);</td></tr>
<tr><th id="2306">2306</th><td>          <a class="local col8 ref" href="#438Found" title='Found' data-ref="438Found" data-ref-filename="438Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="2307">2307</th><td>        }</td></tr>
<tr><th id="2308">2308</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9isRegMaskEv" title='llvm::MachineOperand::isRegMask' data-ref="_ZNK4llvm14MachineOperand9isRegMaskEv" data-ref-filename="_ZNK4llvm14MachineOperand9isRegMaskEv">isRegMask</a>()) {</td></tr>
<tr><th id="2309">2309</th><td>        <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a>::<a class="typedef" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass::iterator" title='llvm::TargetRegisterClass::iterator' data-type='const llvm::MCPhysReg *' data-ref="llvm::TargetRegisterClass::iterator" data-ref-filename="llvm..TargetRegisterClass..iterator">iterator</a> <dfn class="local col4 decl" id="444I" title='I' data-type='TargetRegisterClass::iterator' data-ref="444I" data-ref-filename="444I">I</dfn> = <a class="local col3 ref" href="#443RC" title='RC' data-ref="443RC" data-ref-filename="443RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass5beginEv" title='llvm::TargetRegisterClass::begin' data-ref="_ZNK4llvm19TargetRegisterClass5beginEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass5beginEv">begin</a>(),</td></tr>
<tr><th id="2310">2310</th><td>             <dfn class="local col5 decl" id="445IE" title='IE' data-type='TargetRegisterClass::iterator' data-ref="445IE" data-ref-filename="445IE">IE</dfn> = <a class="local col3 ref" href="#443RC" title='RC' data-ref="443RC" data-ref-filename="443RC">RC</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass3endEv" title='llvm::TargetRegisterClass::end' data-ref="_ZNK4llvm19TargetRegisterClass3endEv" data-ref-filename="_ZNK4llvm19TargetRegisterClass3endEv">end</a>(); <a class="local col4 ref" href="#444I" title='I' data-ref="444I" data-ref-filename="444I">I</a> != <a class="local col5 ref" href="#445IE" title='IE' data-ref="445IE" data-ref-filename="445IE">IE</a>; ++<a class="local col4 ref" href="#444I" title='I' data-ref="444I" data-ref-filename="444I">I</a>)</td></tr>
<tr><th id="2311">2311</th><td>          <b>if</b> (<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" title='llvm::MachineOperand::clobbersPhysReg' data-ref="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE" data-ref-filename="_ZNK4llvm14MachineOperand15clobbersPhysRegENS_10MCRegisterE">clobbersPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a>*<a class="local col4 ref" href="#444I" title='I' data-ref="444I" data-ref-filename="444I">I</a>)) {</td></tr>
<tr><th id="2312">2312</th><td>            <a class="local col5 ref" href="#435Pred" title='Pred' data-ref="435Pred" data-ref-filename="435Pred">Pred</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col1 ref" href="#441MO" title='MO' data-ref="441MO" data-ref-filename="441MO">MO</a>);</td></tr>
<tr><th id="2313">2313</th><td>            <a class="local col8 ref" href="#438Found" title='Found' data-ref="438Found" data-ref-filename="438Found">Found</a> = <b>true</b>;</td></tr>
<tr><th id="2314">2314</th><td>          }</td></tr>
<tr><th id="2315">2315</th><td>      }</td></tr>
<tr><th id="2316">2316</th><td>    }</td></tr>
<tr><th id="2317">2317</th><td>  }</td></tr>
<tr><th id="2318">2318</th><td></td></tr>
<tr><th id="2319">2319</th><td>  <b>return</b> <a class="local col8 ref" href="#438Found" title='Found' data-ref="438Found" data-ref-filename="438Found">Found</a>;</td></tr>
<tr><th id="2320">2320</th><td>}</td></tr>
<tr><th id="2321">2321</th><td></td></tr>
<tr><th id="2322">2322</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" title='llvm::PPCInstrInfo::analyzeCompare' data-ref="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_" data-ref-filename="_ZNK4llvm12PPCInstrInfo14analyzeCompareERKNS_12MachineInstrERNS_8RegisterES5_RiS6_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="446MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="446MI" data-ref-filename="446MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col7 decl" id="447SrcReg" title='SrcReg' data-type='llvm::Register &amp;' data-ref="447SrcReg" data-ref-filename="447SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2323">2323</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> &amp;<dfn class="local col8 decl" id="448SrcReg2" title='SrcReg2' data-type='llvm::Register &amp;' data-ref="448SrcReg2" data-ref-filename="448SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col9 decl" id="449Mask" title='Mask' data-type='int &amp;' data-ref="449Mask" data-ref-filename="449Mask">Mask</dfn>,</td></tr>
<tr><th id="2324">2324</th><td>                                  <em>int</em> &amp;<dfn class="local col0 decl" id="450Value" title='Value' data-type='int &amp;' data-ref="450Value" data-ref-filename="450Value">Value</dfn>) <em>const</em> {</td></tr>
<tr><th id="2325">2325</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="451Opc" title='Opc' data-type='unsigned int' data-ref="451Opc" data-ref-filename="451Opc">Opc</dfn> = <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI" data-ref-filename="446MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2326">2326</th><td></td></tr>
<tr><th id="2327">2327</th><td>  <b>switch</b> (<a class="local col1 ref" href="#451Opc" title='Opc' data-ref="451Opc" data-ref-filename="451Opc">Opc</a>) {</td></tr>
<tr><th id="2328">2328</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2329">2329</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a>:</td></tr>
<tr><th id="2330">2330</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a>:</td></tr>
<tr><th id="2331">2331</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>:</td></tr>
<tr><th id="2332">2332</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a>:</td></tr>
<tr><th id="2333">2333</th><td>    <a class="local col7 ref" href="#447SrcReg" title='SrcReg' data-ref="447SrcReg" data-ref-filename="447SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI" data-ref-filename="446MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2334">2334</th><td>    <a class="local col8 ref" href="#448SrcReg2" title='SrcReg2' data-ref="448SrcReg2" data-ref-filename="448SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>;</td></tr>
<tr><th id="2335">2335</th><td>    <a class="local col0 ref" href="#450Value" title='Value' data-ref="450Value" data-ref-filename="450Value">Value</a> = <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI" data-ref-filename="446MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2336">2336</th><td>    <a class="local col9 ref" href="#449Mask" title='Mask' data-ref="449Mask" data-ref-filename="449Mask">Mask</a> = <var>0xFFFF</var>;</td></tr>
<tr><th id="2337">2337</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2338">2338</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a>:</td></tr>
<tr><th id="2339">2339</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a>:</td></tr>
<tr><th id="2340">2340</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>:</td></tr>
<tr><th id="2341">2341</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>:</td></tr>
<tr><th id="2342">2342</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FCMPUS" title='llvm::PPC::FCMPUS' data-ref="llvm::PPC::FCMPUS" data-ref-filename="llvm..PPC..FCMPUS">FCMPUS</a>:</td></tr>
<tr><th id="2343">2343</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FCMPUD" title='llvm::PPC::FCMPUD' data-ref="llvm::PPC::FCMPUD" data-ref-filename="llvm..PPC..FCMPUD">FCMPUD</a>:</td></tr>
<tr><th id="2344">2344</th><td>    <a class="local col7 ref" href="#447SrcReg" title='SrcReg' data-ref="447SrcReg" data-ref-filename="447SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI" data-ref-filename="446MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2345">2345</th><td>    <a class="local col8 ref" href="#448SrcReg2" title='SrcReg2' data-ref="448SrcReg2" data-ref-filename="448SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSEOS0_" data-ref-filename="_ZN4llvm8RegisteraSEOS0_">=</a> <a class="local col6 ref" href="#446MI" title='MI' data-ref="446MI" data-ref-filename="446MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2346">2346</th><td>    <a class="local col0 ref" href="#450Value" title='Value' data-ref="450Value" data-ref-filename="450Value">Value</a> = <var>0</var>;</td></tr>
<tr><th id="2347">2347</th><td>    <a class="local col9 ref" href="#449Mask" title='Mask' data-ref="449Mask" data-ref-filename="449Mask">Mask</a> = <var>0</var>;</td></tr>
<tr><th id="2348">2348</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2349">2349</th><td>  }</td></tr>
<tr><th id="2350">2350</th><td>}</td></tr>
<tr><th id="2351">2351</th><td></td></tr>
<tr><th id="2352">2352</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" title='llvm::PPCInstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo20optimizeCompareInstrERNS_12MachineInstrENS_8RegisterES3_iiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="452CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</dfn>, <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="453SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="2353">2353</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="454SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col5 decl" id="455Mask" title='Mask' data-type='int' data-ref="455Mask" data-ref-filename="455Mask">Mask</dfn>, <em>int</em> <dfn class="local col6 decl" id="456Value" title='Value' data-type='int' data-ref="456Value" data-ref-filename="456Value">Value</dfn>,</td></tr>
<tr><th id="2354">2354</th><td>                                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col7 decl" id="457MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="457MRI" data-ref-filename="457MRI">MRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2355">2355</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#DisableCmpOpt" title='DisableCmpOpt' data-use='m' data-ref="DisableCmpOpt" data-ref-filename="DisableCmpOpt">DisableCmpOpt</a>)</td></tr>
<tr><th id="2356">2356</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2357">2357</th><td></td></tr>
<tr><th id="2358">2358</th><td>  <em>int</em> <dfn class="local col8 decl" id="458OpC" title='OpC' data-type='int' data-ref="458OpC" data-ref-filename="458OpC">OpC</dfn> = <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2359">2359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="459CRReg" title='CRReg' data-type='llvm::Register' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</dfn> = <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2360">2360</th><td></td></tr>
<tr><th id="2361">2361</th><td>  <i>// FP record forms set CR1 based on the exception status bits, not a</i></td></tr>
<tr><th id="2362">2362</th><td><i>  // comparison with zero.</i></td></tr>
<tr><th id="2363">2363</th><td>  <b>if</b> (<a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FCMPUS" title='llvm::PPC::FCMPUS' data-ref="llvm::PPC::FCMPUS" data-ref-filename="llvm..PPC..FCMPUS">FCMPUS</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::FCMPUD" title='llvm::PPC::FCMPUD' data-ref="llvm::PPC::FCMPUD" data-ref-filename="llvm..PPC..FCMPUD">FCMPUD</a>)</td></tr>
<tr><th id="2364">2364</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2365">2365</th><td></td></tr>
<tr><th id="2366">2366</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="460TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="460TRI" data-ref-filename="460TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2367">2367</th><td>  <i>// The record forms set the condition register based on a signed comparison</i></td></tr>
<tr><th id="2368">2368</th><td><i>  // with zero (so says the ISA manual). This is not as straightforward as it</i></td></tr>
<tr><th id="2369">2369</th><td><i>  // seems, however, because this is always a 64-bit comparison on PPC64, even</i></td></tr>
<tr><th id="2370">2370</th><td><i>  // for instructions that are 32-bit in nature (like slw for example).</i></td></tr>
<tr><th id="2371">2371</th><td><i>  // So, on PPC32, for unsigned comparisons, we can use the record forms only</i></td></tr>
<tr><th id="2372">2372</th><td><i>  // for equality checks (as those don't depend on the sign). On PPC64,</i></td></tr>
<tr><th id="2373">2373</th><td><i>  // we are restricted to equality for unsigned 64-bit comparisons and for</i></td></tr>
<tr><th id="2374">2374</th><td><i>  // signed 32-bit comparisons the applicability is more restricted.</i></td></tr>
<tr><th id="2375">2375</th><td>  <em>bool</em> <dfn class="local col1 decl" id="461isPPC64" title='isPPC64' data-type='bool' data-ref="461isPPC64" data-ref-filename="461isPPC64">isPPC64</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>();</td></tr>
<tr><th id="2376">2376</th><td>  <em>bool</em> <dfn class="local col2 decl" id="462is32BitSignedCompare" title='is32BitSignedCompare' data-type='bool' data-ref="462is32BitSignedCompare" data-ref-filename="462is32BitSignedCompare">is32BitSignedCompare</dfn>   = <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> ==  <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a>;</td></tr>
<tr><th id="2377">2377</th><td>  <em>bool</em> <dfn class="local col3 decl" id="463is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-type='bool' data-ref="463is32BitUnsignedCompare" data-ref-filename="463is32BitUnsignedCompare">is32BitUnsignedCompare</dfn> = <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a>;</td></tr>
<tr><th id="2378">2378</th><td>  <em>bool</em> <dfn class="local col4 decl" id="464is64BitUnsignedCompare" title='is64BitUnsignedCompare' data-type='bool' data-ref="464is64BitUnsignedCompare" data-ref-filename="464is64BitUnsignedCompare">is64BitUnsignedCompare</dfn> = <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>;</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td>  <i>// Look through copies unless that gets us to a physical register.</i></td></tr>
<tr><th id="2381">2381</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="465ActualSrc" title='ActualSrc' data-type='llvm::Register' data-ref="465ActualSrc" data-ref-filename="465ActualSrc">ActualSrc</dfn> = <a class="local col0 ref" href="#460TRI" title='TRI' data-ref="460TRI" data-ref-filename="460TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a>, <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>);</td></tr>
<tr><th id="2382">2382</th><td>  <b>if</b> (<a class="local col5 ref" href="#465ActualSrc" title='ActualSrc' data-ref="465ActualSrc" data-ref-filename="465ActualSrc">ActualSrc</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>())</td></tr>
<tr><th id="2383">2383</th><td>    <a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::operator=' data-ref="_ZN4llvm8RegisteraSERKS0_" data-ref-filename="_ZN4llvm8RegisteraSERKS0_">=</a> <a class="local col5 ref" href="#465ActualSrc" title='ActualSrc' data-ref="465ActualSrc" data-ref-filename="465ActualSrc">ActualSrc</a>;</td></tr>
<tr><th id="2384">2384</th><td></td></tr>
<tr><th id="2385">2385</th><td>  <i>// Get the unique definition of SrcReg.</i></td></tr>
<tr><th id="2386">2386</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="466MI" title='MI' data-type='llvm::MachineInstr *' data-ref="466MI" data-ref-filename="466MI">MI</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a>);</td></tr>
<tr><th id="2387">2387</th><td>  <b>if</b> (!<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>) <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2388">2388</th><td></td></tr>
<tr><th id="2389">2389</th><td>  <em>bool</em> <dfn class="local col7 decl" id="467equalityOnly" title='equalityOnly' data-type='bool' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</dfn> = <b>false</b>;</td></tr>
<tr><th id="2390">2390</th><td>  <em>bool</em> <dfn class="local col8 decl" id="468noSub" title='noSub' data-type='bool' data-ref="468noSub" data-ref-filename="468noSub">noSub</dfn> = <b>false</b>;</td></tr>
<tr><th id="2391">2391</th><td>  <b>if</b> (<a class="local col1 ref" href="#461isPPC64" title='isPPC64' data-ref="461isPPC64" data-ref-filename="461isPPC64">isPPC64</a>) {</td></tr>
<tr><th id="2392">2392</th><td>    <b>if</b> (<a class="local col2 ref" href="#462is32BitSignedCompare" title='is32BitSignedCompare' data-ref="462is32BitSignedCompare" data-ref-filename="462is32BitSignedCompare">is32BitSignedCompare</a>) {</td></tr>
<tr><th id="2393">2393</th><td>      <i>// We can perform this optimization only if MI is sign-extending.</i></td></tr>
<tr><th id="2394">2394</th><td>      <b>if</b> (<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isSignExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isSignExtendedERKNS_12MachineInstrEj">isSignExtended</a>(*<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>))</td></tr>
<tr><th id="2395">2395</th><td>        <a class="local col8 ref" href="#468noSub" title='noSub' data-ref="468noSub" data-ref-filename="468noSub">noSub</a> = <b>true</b>;</td></tr>
<tr><th id="2396">2396</th><td>      <b>else</b></td></tr>
<tr><th id="2397">2397</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2398">2398</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#463is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-ref="463is32BitUnsignedCompare" data-ref-filename="463is32BitUnsignedCompare">is32BitUnsignedCompare</a>) {</td></tr>
<tr><th id="2399">2399</th><td>      <i>// We can perform this optimization, equality only, if MI is</i></td></tr>
<tr><th id="2400">2400</th><td><i>      // zero-extending.</i></td></tr>
<tr><th id="2401">2401</th><td>      <b>if</b> (<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" title='llvm::PPCInstrInfo::isZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo14isZeroExtendedERKNS_12MachineInstrEj">isZeroExtended</a>(*<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>)) {</td></tr>
<tr><th id="2402">2402</th><td>        <a class="local col8 ref" href="#468noSub" title='noSub' data-ref="468noSub" data-ref-filename="468noSub">noSub</a> = <b>true</b>;</td></tr>
<tr><th id="2403">2403</th><td>        <a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a> = <b>true</b>;</td></tr>
<tr><th id="2404">2404</th><td>      } <b>else</b></td></tr>
<tr><th id="2405">2405</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2406">2406</th><td>    } <b>else</b></td></tr>
<tr><th id="2407">2407</th><td>      <a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a> = <a class="local col4 ref" href="#464is64BitUnsignedCompare" title='is64BitUnsignedCompare' data-ref="464is64BitUnsignedCompare" data-ref-filename="464is64BitUnsignedCompare">is64BitUnsignedCompare</a>;</td></tr>
<tr><th id="2408">2408</th><td>  } <b>else</b></td></tr>
<tr><th id="2409">2409</th><td>    <a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a> = <a class="local col3 ref" href="#463is32BitUnsignedCompare" title='is32BitUnsignedCompare' data-ref="463is32BitUnsignedCompare" data-ref-filename="463is32BitUnsignedCompare">is32BitUnsignedCompare</a>;</td></tr>
<tr><th id="2410">2410</th><td></td></tr>
<tr><th id="2411">2411</th><td>  <b>if</b> (<a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a>) {</td></tr>
<tr><th id="2412">2412</th><td>    <i>// We need to check the uses of the condition register in order to reject</i></td></tr>
<tr><th id="2413">2413</th><td><i>    // non-equality comparisons.</i></td></tr>
<tr><th id="2414">2414</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="2415">2415</th><td>         <dfn class="local col9 decl" id="469I" title='I' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="469I" data-ref-filename="469I">I</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>), <dfn class="local col0 decl" id="470IE" title='IE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="470IE" data-ref-filename="470IE">IE</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2416">2416</th><td>         <a class="local col9 ref" href="#469I" title='I' data-ref="469I" data-ref-filename="469I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col0 ref" href="#470IE" title='IE' data-ref="470IE" data-ref-filename="470IE">IE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col9 ref" href="#469I" title='I' data-ref="469I" data-ref-filename="469I">I</a>) {</td></tr>
<tr><th id="2417">2417</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="471UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col9 ref" href="#469I" title='I' data-ref="469I" data-ref-filename="469I">I</a>;</td></tr>
<tr><th id="2418">2418</th><td>      <b>if</b> (<a class="local col1 ref" href="#471UseMI" title='UseMI' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>) {</td></tr>
<tr><th id="2419">2419</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col2 decl" id="472Pred" title='Pred' data-type='PPC::Predicate' data-ref="472Pred" data-ref-filename="472Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col1 ref" href="#471UseMI" title='UseMI' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2420">2420</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="473PredCond" title='PredCond' data-type='unsigned int' data-ref="473PredCond" data-ref-filename="473PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col2 ref" href="#472Pred" title='Pred' data-ref="472Pred" data-ref-filename="472Pred">Pred</a>);</td></tr>
<tr><th id="2421">2421</th><td>        <i>// We ignore hint bits when checking for non-equality comparisons.</i></td></tr>
<tr><th id="2422">2422</th><td>        <b>if</b> (<a class="local col3 ref" href="#473PredCond" title='PredCond' data-ref="473PredCond" data-ref-filename="473PredCond">PredCond</a> != <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_EQ" title='llvm::PPC::PRED_EQ' data-ref="llvm::PPC::PRED_EQ" data-ref-filename="llvm..PPC..PRED_EQ">PRED_EQ</a> &amp;&amp; <a class="local col3 ref" href="#473PredCond" title='PredCond' data-ref="473PredCond" data-ref-filename="473PredCond">PredCond</a> != <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE" title='llvm::PPC::PRED_NE' data-ref="llvm::PPC::PRED_NE" data-ref-filename="llvm..PPC..PRED_NE">PRED_NE</a>)</td></tr>
<tr><th id="2423">2423</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2424">2424</th><td>      } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#471UseMI" title='UseMI' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL" title='llvm::PPC::ISEL' data-ref="llvm::PPC::ISEL" data-ref-filename="llvm..PPC..ISEL">ISEL</a> ||</td></tr>
<tr><th id="2425">2425</th><td>                 <a class="local col1 ref" href="#471UseMI" title='UseMI' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL8" title='llvm::PPC::ISEL8' data-ref="llvm::PPC::ISEL8" data-ref-filename="llvm..PPC..ISEL8">ISEL8</a>) {</td></tr>
<tr><th id="2426">2426</th><td>        <em>unsigned</em> <dfn class="local col4 decl" id="474SubIdx" title='SubIdx' data-type='unsigned int' data-ref="474SubIdx" data-ref-filename="474SubIdx">SubIdx</dfn> = <a class="local col1 ref" href="#471UseMI" title='UseMI' data-ref="471UseMI" data-ref-filename="471UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="2427">2427</th><td>        <b>if</b> (<a class="local col4 ref" href="#474SubIdx" title='SubIdx' data-ref="474SubIdx" data-ref-filename="474SubIdx">SubIdx</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_eq" title='llvm::PPC::sub_eq' data-ref="llvm::PPC::sub_eq" data-ref-filename="llvm..PPC..sub_eq">sub_eq</a>)</td></tr>
<tr><th id="2428">2428</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2429">2429</th><td>      } <b>else</b></td></tr>
<tr><th id="2430">2430</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2431">2431</th><td>    }</td></tr>
<tr><th id="2432">2432</th><td>  }</td></tr>
<tr><th id="2433">2433</th><td></td></tr>
<tr><th id="2434">2434</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="475I" title='I' data-type='MachineBasicBlock::iterator' data-ref="475I" data-ref-filename="475I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>;</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>  <i>// Scan forward to find the first use of the compare.</i></td></tr>
<tr><th id="2437">2437</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="476EL" title='EL' data-type='MachineBasicBlock::iterator' data-ref="476EL" data-ref-filename="476EL">EL</dfn> = <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#476EL" title='EL' data-ref="476EL" data-ref-filename="476EL">EL</a>;</td></tr>
<tr><th id="2438">2438</th><td>       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>) {</td></tr>
<tr><th id="2439">2439</th><td>    <em>bool</em> <dfn class="local col7 decl" id="477FoundUse" title='FoundUse' data-type='bool' data-ref="477FoundUse" data-ref-filename="477FoundUse">FoundUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="2440">2440</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="2441">2441</th><td>         <dfn class="local col8 decl" id="478J" title='J' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="478J" data-ref-filename="478J">J</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>), <dfn class="local col9 decl" id="479JE" title='JE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="479JE" data-ref-filename="479JE">JE</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2442">2442</th><td>         <a class="local col8 ref" href="#478J" title='J' data-ref="478J" data-ref-filename="478J">J</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col9 ref" href="#479JE" title='JE' data-ref="479JE" data-ref-filename="479JE">JE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col8 ref" href="#478J" title='J' data-ref="478J" data-ref-filename="478J">J</a>)</td></tr>
<tr><th id="2443">2443</th><td>      <b>if</b> (&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col8 ref" href="#478J" title='J' data-ref="478J" data-ref-filename="478J">J</a> == &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>) {</td></tr>
<tr><th id="2444">2444</th><td>        <a class="local col7 ref" href="#477FoundUse" title='FoundUse' data-ref="477FoundUse" data-ref-filename="477FoundUse">FoundUse</a> = <b>true</b>;</td></tr>
<tr><th id="2445">2445</th><td>        <b>break</b>;</td></tr>
<tr><th id="2446">2446</th><td>      }</td></tr>
<tr><th id="2447">2447</th><td></td></tr>
<tr><th id="2448">2448</th><td>    <b>if</b> (<a class="local col7 ref" href="#477FoundUse" title='FoundUse' data-ref="477FoundUse" data-ref-filename="477FoundUse">FoundUse</a>)</td></tr>
<tr><th id="2449">2449</th><td>      <b>break</b>;</td></tr>
<tr><th id="2450">2450</th><td>  }</td></tr>
<tr><th id="2451">2451</th><td></td></tr>
<tr><th id="2452">2452</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>*, <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>&gt;, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col0 decl" id="480PredsToUpdate" title='PredsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, PPC::Predicate&gt;, 4&gt;' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</dfn>;</td></tr>
<tr><th id="2453">2453</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>*, <em>unsigned</em>&gt;, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="481SubRegsToUpdate" title='SubRegsToUpdate' data-type='SmallVector&lt;std::pair&lt;MachineOperand *, unsigned int&gt;, 4&gt;' data-ref="481SubRegsToUpdate" data-ref-filename="481SubRegsToUpdate">SubRegsToUpdate</dfn>;</td></tr>
<tr><th id="2454">2454</th><td></td></tr>
<tr><th id="2455">2455</th><td>  <i>// There are two possible candidates which can be changed to set CR[01].</i></td></tr>
<tr><th id="2456">2456</th><td><i>  // One is MI, the other is a SUB instruction.</i></td></tr>
<tr><th id="2457">2457</th><td><i>  // For CMPrr(r1,r2), we are looking for SUB(r1,r2) or SUB(r2,r1).</i></td></tr>
<tr><th id="2458">2458</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="482Sub" title='Sub' data-type='llvm::MachineInstr *' data-ref="482Sub" data-ref-filename="482Sub">Sub</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2459">2459</th><td>  <b>if</b> (<a class="local col4 ref" href="#454SrcReg2" title='SrcReg2' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var>)</td></tr>
<tr><th id="2460">2460</th><td>    <i>// MI is not a candidate for CMPrr.</i></td></tr>
<tr><th id="2461">2461</th><td>    <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a> = <b>nullptr</b>;</td></tr>
<tr><th id="2462">2462</th><td>  <i>// FIXME: Conservatively refuse to convert an instruction which isn't in the</i></td></tr>
<tr><th id="2463">2463</th><td><i>  // same BB as the comparison. This is to allow the check below to avoid calls</i></td></tr>
<tr><th id="2464">2464</th><td><i>  // (and other explicit clobbers); instead we should really check for these</i></td></tr>
<tr><th id="2465">2465</th><td><i>  // more explicitly (in at least a few predecessors).</i></td></tr>
<tr><th id="2466">2466</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())</td></tr>
<tr><th id="2467">2467</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2468">2468</th><td>  <b>else</b> <b>if</b> (<a class="local col6 ref" href="#456Value" title='Value' data-ref="456Value" data-ref-filename="456Value">Value</a> != <var>0</var>) {</td></tr>
<tr><th id="2469">2469</th><td>    <i>// The record-form instructions set CR bit based on signed comparison</i></td></tr>
<tr><th id="2470">2470</th><td><i>    // against 0. We try to convert a compare against 1 or -1 into a compare</i></td></tr>
<tr><th id="2471">2471</th><td><i>    // against 0 to exploit record-form instructions. For example, we change</i></td></tr>
<tr><th id="2472">2472</th><td><i>    // the condition "greater than -1" into "greater than or equal to 0"</i></td></tr>
<tr><th id="2473">2473</th><td><i>    // and "less than 1" into "less than or equal to 0".</i></td></tr>
<tr><th id="2474">2474</th><td><i></i></td></tr>
<tr><th id="2475">2475</th><td><i>    // Since we optimize comparison based on a specific branch condition,</i></td></tr>
<tr><th id="2476">2476</th><td><i>    // we don't optimize if condition code is used by more than once.</i></td></tr>
<tr><th id="2477">2477</th><td>    <b>if</b> (<a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a> || !<a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>))</td></tr>
<tr><th id="2478">2478</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2479">2479</th><td></td></tr>
<tr><th id="2480">2480</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="483UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="483UseMI" data-ref-filename="483UseMI">UseMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>);</td></tr>
<tr><th id="2481">2481</th><td>    <b>if</b> (<a class="local col3 ref" href="#483UseMI" title='UseMI' data-ref="483UseMI" data-ref-filename="483UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>)</td></tr>
<tr><th id="2482">2482</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>    <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col4 decl" id="484Pred" title='Pred' data-type='PPC::Predicate' data-ref="484Pred" data-ref-filename="484Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>)<a class="local col3 ref" href="#483UseMI" title='UseMI' data-ref="483UseMI" data-ref-filename="483UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2485">2485</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="485PredCond" title='PredCond' data-type='unsigned int' data-ref="485PredCond" data-ref-filename="485PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a>);</td></tr>
<tr><th id="2486">2486</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="486PredHint" title='PredHint' data-type='unsigned int' data-ref="486PredHint" data-ref-filename="486PredHint">PredHint</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" title='llvm::PPC::getPredicateHint' data-ref="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC16getPredicateHintENS0_9PredicateE">getPredicateHint</a>(<a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a>);</td></tr>
<tr><th id="2487">2487</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a> <dfn class="local col7 decl" id="487Immed" title='Immed' data-type='int16_t' data-ref="487Immed" data-ref-filename="487Immed">Immed</dfn> = (<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int16_t" title='int16_t' data-type='__int16_t' data-ref="int16_t" data-ref-filename="int16_t">int16_t</a>)<a class="local col6 ref" href="#456Value" title='Value' data-ref="456Value" data-ref-filename="456Value">Value</a>;</td></tr>
<tr><th id="2488">2488</th><td></td></tr>
<tr><th id="2489">2489</th><td>    <i>// When modifying the condition in the predicate, we propagate hint bits</i></td></tr>
<tr><th id="2490">2490</th><td><i>    // from the original predicate to the new one.</i></td></tr>
<tr><th id="2491">2491</th><td>    <b>if</b> (<a class="local col7 ref" href="#487Immed" title='Immed' data-ref="487Immed" data-ref-filename="487Immed">Immed</a> == -<var>1</var> &amp;&amp; <a class="local col5 ref" href="#485PredCond" title='PredCond' data-ref="485PredCond" data-ref-filename="485PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a>)</td></tr>
<tr><th id="2492">2492</th><td>      <i>// We convert "greater than -1" into "greater than or equal to 0",</i></td></tr>
<tr><th id="2493">2493</th><td><i>      // since we are assuming signed comparison by !equalityOnly</i></td></tr>
<tr><th id="2494">2494</th><td>      <a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a>, <a class="local col6 ref" href="#486PredHint" title='PredHint' data-ref="486PredHint" data-ref-filename="486PredHint">PredHint</a>);</td></tr>
<tr><th id="2495">2495</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#487Immed" title='Immed' data-ref="487Immed" data-ref-filename="487Immed">Immed</a> == -<var>1</var> &amp;&amp; <a class="local col5 ref" href="#485PredCond" title='PredCond' data-ref="485PredCond" data-ref-filename="485PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a>)</td></tr>
<tr><th id="2496">2496</th><td>      <i>// We convert "less than or equal to -1" into "less than 0".</i></td></tr>
<tr><th id="2497">2497</th><td>      <a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a>, <a class="local col6 ref" href="#486PredHint" title='PredHint' data-ref="486PredHint" data-ref-filename="486PredHint">PredHint</a>);</td></tr>
<tr><th id="2498">2498</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#487Immed" title='Immed' data-ref="487Immed" data-ref-filename="487Immed">Immed</a> == <var>1</var> &amp;&amp; <a class="local col5 ref" href="#485PredCond" title='PredCond' data-ref="485PredCond" data-ref-filename="485PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LT" title='llvm::PPC::PRED_LT' data-ref="llvm::PPC::PRED_LT" data-ref-filename="llvm..PPC..PRED_LT">PRED_LT</a>)</td></tr>
<tr><th id="2499">2499</th><td>      <i>// We convert "less than 1" into "less than or equal to 0".</i></td></tr>
<tr><th id="2500">2500</th><td>      <a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_LE" title='llvm::PPC::PRED_LE' data-ref="llvm::PPC::PRED_LE" data-ref-filename="llvm..PPC..PRED_LE">PRED_LE</a>, <a class="local col6 ref" href="#486PredHint" title='PredHint' data-ref="486PredHint" data-ref-filename="486PredHint">PredHint</a>);</td></tr>
<tr><th id="2501">2501</th><td>    <b>else</b> <b>if</b> (<a class="local col7 ref" href="#487Immed" title='Immed' data-ref="487Immed" data-ref-filename="487Immed">Immed</a> == <var>1</var> &amp;&amp; <a class="local col5 ref" href="#485PredCond" title='PredCond' data-ref="485PredCond" data-ref-filename="485PredCond">PredCond</a> == <span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GE" title='llvm::PPC::PRED_GE' data-ref="llvm::PPC::PRED_GE" data-ref-filename="llvm..PPC..PRED_GE">PRED_GE</a>)</td></tr>
<tr><th id="2502">2502</th><td>      <i>// We convert "greater than or equal to 1" into "greater than 0".</i></td></tr>
<tr><th id="2503">2503</th><td>      <a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC12getPredicateEjj" title='llvm::PPC::getPredicate' data-ref="_ZN4llvm3PPC12getPredicateEjj" data-ref-filename="_ZN4llvm3PPC12getPredicateEjj">getPredicate</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_GT" title='llvm::PPC::PRED_GT' data-ref="llvm::PPC::PRED_GT" data-ref-filename="llvm..PPC..PRED_GT">PRED_GT</a>, <a class="local col6 ref" href="#486PredHint" title='PredHint' data-ref="486PredHint" data-ref-filename="486PredHint">PredHint</a>);</td></tr>
<tr><th id="2504">2504</th><td>    <b>else</b></td></tr>
<tr><th id="2505">2505</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2506">2506</th><td></td></tr>
<tr><th id="2507">2507</th><td>    <a class="local col0 ref" href="#480PredsToUpdate" title='PredsToUpdate' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;(<a class="local col3 ref" href="#483UseMI" title='UseMI' data-ref="483UseMI" data-ref-filename="483UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)), <span class='refarg'><a class="local col4 ref" href="#484Pred" title='Pred' data-ref="484Pred" data-ref-filename="484Pred">Pred</a></span>));</td></tr>
<tr><th id="2508">2508</th><td>  }</td></tr>
<tr><th id="2509">2509</th><td></td></tr>
<tr><th id="2510">2510</th><td>  <i>// Search for Sub.</i></td></tr>
<tr><th id="2511">2511</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>;</td></tr>
<tr><th id="2512">2512</th><td></td></tr>
<tr><th id="2513">2513</th><td>  <i>// Get ready to iterate backward from CmpInstr.</i></td></tr>
<tr><th id="2514">2514</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="488E" title='E' data-type='MachineBasicBlock::iterator' data-ref="488E" data-ref-filename="488E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>, <dfn class="local col9 decl" id="489B" title='B' data-type='MachineBasicBlock::iterator' data-ref="489B" data-ref-filename="489B">B</dfn> = <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="2515">2515</th><td></td></tr>
<tr><th id="2516">2516</th><td>  <b>for</b> (; <a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#488E" title='E' data-ref="488E" data-ref-filename="488E">E</a> &amp;&amp; !<a class="local col8 ref" href="#468noSub" title='noSub' data-ref="468noSub" data-ref-filename="468noSub">noSub</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratormmEv" title='llvm::MachineInstrBundleIterator::operator--' data-ref="_ZN4llvm26MachineInstrBundleIteratormmEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratormmEv">--</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>) {</td></tr>
<tr><th id="2517">2517</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="490Instr" title='Instr' data-type='const llvm::MachineInstr &amp;' data-ref="490Instr" data-ref-filename="490Instr">Instr</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>;</td></tr>
<tr><th id="2518">2518</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="491IOpC" title='IOpC' data-type='unsigned int' data-ref="491IOpC" data-ref-filename="491IOpC">IOpC</dfn> = <a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2519">2519</th><td></td></tr>
<tr><th id="2520">2520</th><td>    <b>if</b> (&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> != &amp;<a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a> &amp;&amp; (<a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>, <a class="local col0 ref" href="#460TRI" title='TRI' data-ref="460TRI" data-ref-filename="460TRI">TRI</a>) ||</td></tr>
<tr><th id="2521">2521</th><td>                             <a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>, <a class="local col0 ref" href="#460TRI" title='TRI' data-ref="460TRI" data-ref-filename="460TRI">TRI</a>)))</td></tr>
<tr><th id="2522">2522</th><td>      <i>// This instruction modifies or uses the record condition register after</i></td></tr>
<tr><th id="2523">2523</th><td><i>      // the one we want to change. While we could do this transformation, it</i></td></tr>
<tr><th id="2524">2524</th><td><i>      // would likely not be profitable. This transformation removes one</i></td></tr>
<tr><th id="2525">2525</th><td><i>      // instruction, and so even forcing RA to generate one move probably</i></td></tr>
<tr><th id="2526">2526</th><td><i>      // makes it unprofitable.</i></td></tr>
<tr><th id="2527">2527</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2528">2528</th><td></td></tr>
<tr><th id="2529">2529</th><td>    <i>// Check whether CmpInstr can be made redundant by the current instruction.</i></td></tr>
<tr><th id="2530">2530</th><td>    <b>if</b> ((<a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a> ||</td></tr>
<tr><th id="2531">2531</th><td>         <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a> || <a class="local col8 ref" href="#458OpC" title='OpC' data-ref="458OpC" data-ref-filename="458OpC">OpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>) &amp;&amp;</td></tr>
<tr><th id="2532">2532</th><td>        (<a class="local col1 ref" href="#491IOpC" title='IOpC' data-ref="491IOpC" data-ref-filename="491IOpC">IOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBF" title='llvm::PPC::SUBF' data-ref="llvm::PPC::SUBF" data-ref-filename="llvm..PPC..SUBF">SUBF</a> || <a class="local col1 ref" href="#491IOpC" title='IOpC' data-ref="491IOpC" data-ref-filename="491IOpC">IOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBF8" title='llvm::PPC::SUBF8' data-ref="llvm::PPC::SUBF8" data-ref-filename="llvm..PPC..SUBF8">SUBF8</a>) &amp;&amp;</td></tr>
<tr><th id="2533">2533</th><td>        ((<a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a> &amp;&amp;</td></tr>
<tr><th id="2534">2534</th><td>          <a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#454SrcReg2" title='SrcReg2' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</a>) ||</td></tr>
<tr><th id="2535">2535</th><td>        (<a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#454SrcReg2" title='SrcReg2' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="2536">2536</th><td>         <a class="local col0 ref" href="#490Instr" title='Instr' data-ref="490Instr" data-ref-filename="490Instr">Instr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a>))) {</td></tr>
<tr><th id="2537">2537</th><td>      <a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a>;</td></tr>
<tr><th id="2538">2538</th><td>      <b>break</b>;</td></tr>
<tr><th id="2539">2539</th><td>    }</td></tr>
<tr><th id="2540">2540</th><td></td></tr>
<tr><th id="2541">2541</th><td>    <b>if</b> (<a class="local col5 ref" href="#475I" title='I' data-ref="475I" data-ref-filename="475I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col9 ref" href="#489B" title='B' data-ref="489B" data-ref-filename="489B">B</a>)</td></tr>
<tr><th id="2542">2542</th><td>      <i>// The 'and' is below the comparison instruction.</i></td></tr>
<tr><th id="2543">2543</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2544">2544</th><td>  }</td></tr>
<tr><th id="2545">2545</th><td></td></tr>
<tr><th id="2546">2546</th><td>  <i>// Return false if no candidates exist.</i></td></tr>
<tr><th id="2547">2547</th><td>  <b>if</b> (!<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a> &amp;&amp; !<a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a>)</td></tr>
<tr><th id="2548">2548</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2549">2549</th><td></td></tr>
<tr><th id="2550">2550</th><td>  <i>// The single candidate is called MI.</i></td></tr>
<tr><th id="2551">2551</th><td>  <b>if</b> (!<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>) <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a> = <a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a>;</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>  <em>int</em> <dfn class="local col2 decl" id="492NewOpC" title='NewOpC' data-type='int' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</dfn> = -<var>1</var>;</td></tr>
<tr><th id="2554">2554</th><td>  <em>int</em> <dfn class="local col3 decl" id="493MIOpC" title='MIOpC' data-type='int' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2555">2555</th><td>  <b>if</b> (<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a> || <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a> ||</td></tr>
<tr><th id="2556">2556</th><td>      <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS_rec" title='llvm::PPC::ANDIS_rec' data-ref="llvm::PPC::ANDIS_rec" data-ref-filename="llvm..PPC..ANDIS_rec">ANDIS_rec</a> || <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS8_rec" title='llvm::PPC::ANDIS8_rec' data-ref="llvm::PPC::ANDIS8_rec" data-ref-filename="llvm..PPC..ANDIS8_rec">ANDIS8_rec</a>)</td></tr>
<tr><th id="2557">2557</th><td>    <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a>;</td></tr>
<tr><th id="2558">2558</th><td>  <b>else</b> {</td></tr>
<tr><th id="2559">2559</th><td>    <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <span class="namespace">PPC::</span><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#_ZN4llvm3PPC19getRecordFormOpcodeEt" title='llvm::PPC::getRecordFormOpcode' data-ref="_ZN4llvm3PPC19getRecordFormOpcodeEt" data-ref-filename="_ZN4llvm3PPC19getRecordFormOpcodeEt">getRecordFormOpcode</a>(<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a>);</td></tr>
<tr><th id="2560">2560</th><td>    <b>if</b> (<a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> == -<var>1</var> &amp;&amp; <span class="namespace">PPC::</span><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#_ZN4llvm3PPC22getNonRecordFormOpcodeEt" title='llvm::PPC::getNonRecordFormOpcode' data-ref="_ZN4llvm3PPC22getNonRecordFormOpcodeEt" data-ref-filename="_ZN4llvm3PPC22getNonRecordFormOpcodeEt">getNonRecordFormOpcode</a>(<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a>) != -<var>1</var>)</td></tr>
<tr><th id="2561">2561</th><td>      <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a>;</td></tr>
<tr><th id="2562">2562</th><td>  }</td></tr>
<tr><th id="2563">2563</th><td></td></tr>
<tr><th id="2564">2564</th><td>  <i>// FIXME: On the non-embedded POWER architectures, only some of the record</i></td></tr>
<tr><th id="2565">2565</th><td><i>  // forms are fast, and we should use only the fast ones.</i></td></tr>
<tr><th id="2566">2566</th><td><i></i></td></tr>
<tr><th id="2567">2567</th><td><i>  // The defining instruction has a record form (or is already a record</i></td></tr>
<tr><th id="2568">2568</th><td><i>  // form). It is possible, however, that we'll need to reverse the condition</i></td></tr>
<tr><th id="2569">2569</th><td><i>  // code of the users.</i></td></tr>
<tr><th id="2570">2570</th><td>  <b>if</b> (<a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> == -<var>1</var>)</td></tr>
<tr><th id="2571">2571</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2572">2572</th><td></td></tr>
<tr><th id="2573">2573</th><td>  <i>// This transformation should not be performed if `nsw` is missing and is not</i></td></tr>
<tr><th id="2574">2574</th><td><i>  // `equalityOnly` comparison. Since if there is overflow, sub_lt, sub_gt in</i></td></tr>
<tr><th id="2575">2575</th><td><i>  // CRReg do not reflect correct order. If `equalityOnly` is true, sub_eq in</i></td></tr>
<tr><th id="2576">2576</th><td><i>  // CRReg can reflect if compared values are equal, this optz is still valid.</i></td></tr>
<tr><th id="2577">2577</th><td>  <b>if</b> (!<a class="local col7 ref" href="#467equalityOnly" title='equalityOnly' data-ref="467equalityOnly" data-ref-filename="467equalityOnly">equalityOnly</a> &amp;&amp; (<a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBF_rec" title='llvm::PPC::SUBF_rec' data-ref="llvm::PPC::SUBF_rec" data-ref-filename="llvm..PPC..SUBF_rec">SUBF_rec</a> || <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBF8_rec" title='llvm::PPC::SUBF8_rec' data-ref="llvm::PPC::SUBF8_rec" data-ref-filename="llvm..PPC..SUBF8_rec">SUBF8_rec</a>) &amp;&amp;</td></tr>
<tr><th id="2578">2578</th><td>      <a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a> &amp;&amp; !<a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" title='llvm::MachineInstr::getFlag' data-ref="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE" data-ref-filename="_ZNK4llvm12MachineInstr7getFlagENS0_6MIFlagE">getFlag</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::NoSWrap" title='llvm::MachineInstr::NoSWrap' data-ref="llvm::MachineInstr::NoSWrap" data-ref-filename="llvm..MachineInstr..NoSWrap">NoSWrap</a>))</td></tr>
<tr><th id="2579">2579</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2580">2580</th><td></td></tr>
<tr><th id="2581">2581</th><td>  <i>// If we have SUB(r1, r2) and CMP(r2, r1), the condition code based on CMP</i></td></tr>
<tr><th id="2582">2582</th><td><i>  // needs to be updated to be based on SUB.  Push the condition code</i></td></tr>
<tr><th id="2583">2583</th><td><i>  // operands to OperandsToUpdate.  If it is safe to remove CmpInstr, the</i></td></tr>
<tr><th id="2584">2584</th><td><i>  // condition code of these operands will be modified.</i></td></tr>
<tr><th id="2585">2585</th><td><i>  // Here, Value == 0 means we haven't converted comparison against 1 or -1 to</i></td></tr>
<tr><th id="2586">2586</th><td><i>  // comparison against 0, which may modify predicate.</i></td></tr>
<tr><th id="2587">2587</th><td>  <em>bool</em> <dfn class="local col4 decl" id="494ShouldSwap" title='ShouldSwap' data-type='bool' data-ref="494ShouldSwap" data-ref-filename="494ShouldSwap">ShouldSwap</dfn> = <b>false</b>;</td></tr>
<tr><th id="2588">2588</th><td>  <b>if</b> (<a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a> &amp;&amp; <a class="local col6 ref" href="#456Value" title='Value' data-ref="456Value" data-ref-filename="456Value">Value</a> == <var>0</var>) {</td></tr>
<tr><th id="2589">2589</th><td>    <a class="local col4 ref" href="#494ShouldSwap" title='ShouldSwap' data-ref="494ShouldSwap" data-ref-filename="494ShouldSwap">ShouldSwap</a> = <a class="local col4 ref" href="#454SrcReg2" title='SrcReg2' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <var>0</var> &amp;&amp; <a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col4 ref" href="#454SrcReg2" title='SrcReg2' data-ref="454SrcReg2" data-ref-filename="454SrcReg2">SrcReg2</a> &amp;&amp;</td></tr>
<tr><th id="2590">2590</th><td>      <a class="local col2 ref" href="#482Sub" title='Sub' data-ref="482Sub" data-ref-filename="482Sub">Sub</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col3 ref" href="#453SrcReg" title='SrcReg' data-ref="453SrcReg" data-ref-filename="453SrcReg">SrcReg</a>;</td></tr>
<tr><th id="2591">2591</th><td></td></tr>
<tr><th id="2592">2592</th><td>    <i>// The operands to subf are the opposite of sub, so only in the fixed-point</i></td></tr>
<tr><th id="2593">2593</th><td><i>    // case, invert the order.</i></td></tr>
<tr><th id="2594">2594</th><td>    <a class="local col4 ref" href="#494ShouldSwap" title='ShouldSwap' data-ref="494ShouldSwap" data-ref-filename="494ShouldSwap">ShouldSwap</a> = !<a class="local col4 ref" href="#494ShouldSwap" title='ShouldSwap' data-ref="494ShouldSwap" data-ref-filename="494ShouldSwap">ShouldSwap</a>;</td></tr>
<tr><th id="2595">2595</th><td>  }</td></tr>
<tr><th id="2596">2596</th><td></td></tr>
<tr><th id="2597">2597</th><td>  <b>if</b> (<a class="local col4 ref" href="#494ShouldSwap" title='ShouldSwap' data-ref="494ShouldSwap" data-ref-filename="494ShouldSwap">ShouldSwap</a>)</td></tr>
<tr><th id="2598">2598</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo::use_instr_iterator" title='llvm::MachineRegisterInfo::use_instr_iterator' data-type='defusechain_instr_iterator&lt;true, false, false, false, true, false&gt;' data-ref="llvm::MachineRegisterInfo::use_instr_iterator" data-ref-filename="llvm..MachineRegisterInfo..use_instr_iterator">use_instr_iterator</a></td></tr>
<tr><th id="2599">2599</th><td>         <dfn class="local col5 decl" id="495I" title='I' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="495I" data-ref-filename="495I">I</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_begin' data-ref="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_instr_beginENS_8RegisterE">use_instr_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>), <dfn class="local col6 decl" id="496IE" title='IE' data-type='MachineRegisterInfo::use_instr_iterator' data-ref="496IE" data-ref-filename="496IE">IE</dfn> = <a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo13use_instr_endEv" title='llvm::MachineRegisterInfo::use_instr_end' data-ref="_ZN4llvm19MachineRegisterInfo13use_instr_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo13use_instr_endEv">use_instr_end</a>();</td></tr>
<tr><th id="2600">2600</th><td>         <a class="local col5 ref" href="#495I" title='I' data-ref="495I" data-ref-filename="495I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col6 ref" href="#496IE" title='IE' data-ref="496IE" data-ref-filename="496IE">IE</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator++' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorppEv">++</a><a class="local col5 ref" href="#495I" title='I' data-ref="495I" data-ref-filename="495I">I</a>) {</td></tr>
<tr><th id="2601">2601</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="497UseMI" title='UseMI' data-type='llvm::MachineInstr *' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col5 ref" href="#495I" title='I' data-ref="495I" data-ref-filename="495I">I</a>;</td></tr>
<tr><th id="2602">2602</th><td>      <b>if</b> (<a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BCC" title='llvm::PPC::BCC' data-ref="llvm::PPC::BCC" data-ref-filename="llvm..PPC..BCC">BCC</a>) {</td></tr>
<tr><th id="2603">2603</th><td>        <span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a> <dfn class="local col8 decl" id="498Pred" title='Pred' data-type='PPC::Predicate' data-ref="498Pred" data-ref-filename="498Pred">Pred</dfn> = (<span class="namespace">PPC::</span><a class="type" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::Predicate" title='llvm::PPC::Predicate' data-ref="llvm::PPC::Predicate" data-ref-filename="llvm..PPC..Predicate">Predicate</a>) <a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2604">2604</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="499PredCond" title='PredCond' data-type='unsigned int' data-ref="499PredCond" data-ref-filename="499PredCond">PredCond</dfn> = <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" title='llvm::PPC::getPredicateCondition' data-ref="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC21getPredicateConditionENS0_9PredicateE">getPredicateCondition</a>(<a class="local col8 ref" href="#498Pred" title='Pred' data-ref="498Pred" data-ref-filename="498Pred">Pred</a>);</td></tr>
<tr><th id="2605">2605</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!equalityOnly ||</td></tr>
<tr><th id="2606">2606</th><td>                PredCond == PPC::PRED_EQ || PredCond == PPC::PRED_NE) &amp;&amp;</td></tr>
<tr><th id="2607">2607</th><td>               <q>"Invalid predicate for equality-only optimization"</q>);</td></tr>
<tr><th id="2608">2608</th><td>        (<em>void</em>)<a class="local col9 ref" href="#499PredCond" title='PredCond' data-ref="499PredCond" data-ref-filename="499PredCond">PredCond</a>; <i>// To suppress warning in release build.</i></td></tr>
<tr><th id="2609">2609</th><td>        <a class="local col0 ref" href="#480PredsToUpdate" title='PredsToUpdate' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;(<a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>)),</td></tr>
<tr><th id="2610">2610</th><td>                                <span class="namespace">PPC::</span><a class="ref fn" href="MCTargetDesc/PPCPredicates.h.html#_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" title='llvm::PPC::getSwappedPredicate' data-ref="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE" data-ref-filename="_ZN4llvm3PPC19getSwappedPredicateENS0_9PredicateE">getSwappedPredicate</a>(<a class="local col8 ref" href="#498Pred" title='Pred' data-ref="498Pred" data-ref-filename="498Pred">Pred</a>)));</td></tr>
<tr><th id="2611">2611</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL" title='llvm::PPC::ISEL' data-ref="llvm::PPC::ISEL" data-ref-filename="llvm..PPC..ISEL">ISEL</a> ||</td></tr>
<tr><th id="2612">2612</th><td>                 <a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL8" title='llvm::PPC::ISEL8' data-ref="llvm::PPC::ISEL8" data-ref-filename="llvm..PPC..ISEL8">ISEL8</a>) {</td></tr>
<tr><th id="2613">2613</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="500NewSubReg" title='NewSubReg' data-type='unsigned int' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</dfn> = <a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="2614">2614</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((!equalityOnly || NewSubReg == PPC::sub_eq) &amp;&amp;</td></tr>
<tr><th id="2615">2615</th><td>               <q>"Invalid CR bit for equality-only optimization"</q>);</td></tr>
<tr><th id="2616">2616</th><td></td></tr>
<tr><th id="2617">2617</th><td>        <b>if</b> (<a class="local col0 ref" href="#500NewSubReg" title='NewSubReg' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>)</td></tr>
<tr><th id="2618">2618</th><td>          <a class="local col0 ref" href="#500NewSubReg" title='NewSubReg' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>;</td></tr>
<tr><th id="2619">2619</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#500NewSubReg" title='NewSubReg' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>)</td></tr>
<tr><th id="2620">2620</th><td>          <a class="local col0 ref" href="#500NewSubReg" title='NewSubReg' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>;</td></tr>
<tr><th id="2621">2621</th><td></td></tr>
<tr><th id="2622">2622</th><td>        <a class="local col1 ref" href="#481SubRegsToUpdate" title='SubRegsToUpdate' data-ref="481SubRegsToUpdate" data-ref-filename="481SubRegsToUpdate">SubRegsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(&amp;(<a class="local col7 ref" href="#497UseMI" title='UseMI' data-ref="497UseMI" data-ref-filename="497UseMI">UseMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>)),</td></tr>
<tr><th id="2623">2623</th><td>                                                 <span class='refarg'><a class="local col0 ref" href="#500NewSubReg" title='NewSubReg' data-ref="500NewSubReg" data-ref-filename="500NewSubReg">NewSubReg</a></span>));</td></tr>
<tr><th id="2624">2624</th><td>      } <b>else</b> <i>// We need to abort on a user we don't understand.</i></td></tr>
<tr><th id="2625">2625</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2626">2626</th><td>    }</td></tr>
<tr><th id="2627">2627</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!(Value != <var>0</var> &amp;&amp; ShouldSwap) &amp;&amp;</td></tr>
<tr><th id="2628">2628</th><td>         <q>"Non-zero immediate support and ShouldSwap"</q></td></tr>
<tr><th id="2629">2629</th><td>         <q>"may conflict in updating predicate"</q>);</td></tr>
<tr><th id="2630">2630</th><td></td></tr>
<tr><th id="2631">2631</th><td>  <i>// Create a new virtual register to hold the value of the CR set by the</i></td></tr>
<tr><th id="2632">2632</th><td><i>  // record-form instruction. If the instruction was not previously in</i></td></tr>
<tr><th id="2633">2633</th><td><i>  // record form, then set the kill flag on the CR.</i></td></tr>
<tr><th id="2634">2634</th><td>  <a class="local col2 ref" href="#452CmpInstr" title='CmpInstr' data-ref="452CmpInstr" data-ref-filename="452CmpInstr">CmpInstr</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2635">2635</th><td></td></tr>
<tr><th id="2636">2636</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="501MII" title='MII' data-type='MachineBasicBlock::iterator' data-ref="501MII" data-ref-filename="501MII">MII</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>;</td></tr>
<tr><th id="2637">2637</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#501MII" title='MII' data-ref="501MII" data-ref-filename="501MII">MII</a>), <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2638">2638</th><td>          <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#102" title='llvm::TargetOpcode::COPY' data-ref="llvm::TargetOpcode::COPY" data-ref-filename="llvm..TargetOpcode..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#459CRReg" title='CRReg' data-ref="459CRReg" data-ref-filename="459CRReg">CRReg</a>)</td></tr>
<tr><th id="2639">2639</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>, <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> != <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a> : <var>0</var>);</td></tr>
<tr><th id="2640">2640</th><td></td></tr>
<tr><th id="2641">2641</th><td>  <i>// Even if CR0 register were dead before, it is alive now since the</i></td></tr>
<tr><th id="2642">2642</th><td><i>  // instruction we just built uses it.</i></td></tr>
<tr><th id="2643">2643</th><td>  <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE" title='llvm::MachineInstr::clearRegisterDeads' data-ref="_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE" data-ref-filename="_ZN4llvm12MachineInstr18clearRegisterDeadsENS_8RegisterE">clearRegisterDeads</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>);</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td>  <b>if</b> (<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> != <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a>) {</td></tr>
<tr><th id="2646">2646</th><td>    <i>// We need to be careful here: we're replacing one instruction with</i></td></tr>
<tr><th id="2647">2647</th><td><i>    // another, and we need to make sure that we get all of the right</i></td></tr>
<tr><th id="2648">2648</th><td><i>    // implicit uses and defs. On the other hand, the caller may be holding</i></td></tr>
<tr><th id="2649">2649</th><td><i>    // an iterator to this instruction, and so we can't delete it (this is</i></td></tr>
<tr><th id="2650">2650</th><td><i>    // specifically the case if this is the instruction directly after the</i></td></tr>
<tr><th id="2651">2651</th><td><i>    // compare).</i></td></tr>
<tr><th id="2652">2652</th><td><i></i></td></tr>
<tr><th id="2653">2653</th><td><i>    // Rotates are expensive instructions. If we're emitting a record-form</i></td></tr>
<tr><th id="2654">2654</th><td><i>    // rotate that can just be an andi/andis, we should just emit that.</i></td></tr>
<tr><th id="2655">2655</th><td>    <b>if</b> (<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>) {</td></tr>
<tr><th id="2656">2656</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="502GPRRes" title='GPRRes' data-type='llvm::Register' data-ref="502GPRRes" data-ref-filename="502GPRRes">GPRRes</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2657">2657</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="503SH" title='SH' data-type='int64_t' data-ref="503SH" data-ref-filename="503SH">SH</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2658">2658</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="504MB" title='MB' data-type='int64_t' data-ref="504MB" data-ref-filename="504MB">MB</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2659">2659</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="505ME" title='ME' data-type='int64_t' data-ref="505ME" data-ref-filename="505ME">ME</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2660">2660</th><td>      <i>// We can only do this if both the start and end of the mask are in the</i></td></tr>
<tr><th id="2661">2661</th><td><i>      // same halfword.</i></td></tr>
<tr><th id="2662">2662</th><td>      <em>bool</em> <dfn class="local col6 decl" id="506MBInLoHWord" title='MBInLoHWord' data-type='bool' data-ref="506MBInLoHWord" data-ref-filename="506MBInLoHWord">MBInLoHWord</dfn> = <a class="local col4 ref" href="#504MB" title='MB' data-ref="504MB" data-ref-filename="504MB">MB</a> &gt;= <var>16</var>;</td></tr>
<tr><th id="2663">2663</th><td>      <em>bool</em> <dfn class="local col7 decl" id="507MEInLoHWord" title='MEInLoHWord' data-type='bool' data-ref="507MEInLoHWord" data-ref-filename="507MEInLoHWord">MEInLoHWord</dfn> = <a class="local col5 ref" href="#505ME" title='ME' data-ref="505ME" data-ref-filename="505ME">ME</a> &gt;= <var>16</var>;</td></tr>
<tr><th id="2664">2664</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="508Mask" title='Mask' data-type='uint64_t' data-ref="508Mask" data-ref-filename="508Mask">Mask</dfn> = ~<var>0LLU</var>;</td></tr>
<tr><th id="2665">2665</th><td></td></tr>
<tr><th id="2666">2666</th><td>      <b>if</b> (<a class="local col4 ref" href="#504MB" title='MB' data-ref="504MB" data-ref-filename="504MB">MB</a> &lt;= <a class="local col5 ref" href="#505ME" title='ME' data-ref="505ME" data-ref-filename="505ME">ME</a> &amp;&amp; <a class="local col6 ref" href="#506MBInLoHWord" title='MBInLoHWord' data-ref="506MBInLoHWord" data-ref-filename="506MBInLoHWord">MBInLoHWord</a> == <a class="local col7 ref" href="#507MEInLoHWord" title='MEInLoHWord' data-ref="507MEInLoHWord" data-ref-filename="507MEInLoHWord">MEInLoHWord</a> &amp;&amp; <a class="local col3 ref" href="#503SH" title='SH' data-ref="503SH" data-ref-filename="503SH">SH</a> == <var>0</var>) {</td></tr>
<tr><th id="2667">2667</th><td>        <a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a> = ((<var>1LLU</var> &lt;&lt; (<var>32</var> - <a class="local col4 ref" href="#504MB" title='MB' data-ref="504MB" data-ref-filename="504MB">MB</a>)) - <var>1</var>) &amp; ~((<var>1LLU</var> &lt;&lt; (<var>31</var> - <a class="local col5 ref" href="#505ME" title='ME' data-ref="505ME" data-ref-filename="505ME">ME</a>)) - <var>1</var>);</td></tr>
<tr><th id="2668">2668</th><td>        <i>// The mask value needs to shift right 16 if we're emitting andis.</i></td></tr>
<tr><th id="2669">2669</th><td>        <a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a> &gt;&gt;= <a class="local col6 ref" href="#506MBInLoHWord" title='MBInLoHWord' data-ref="506MBInLoHWord" data-ref-filename="506MBInLoHWord">MBInLoHWord</a> ? <var>0</var> : <var>16</var>;</td></tr>
<tr><th id="2670">2670</th><td>        <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a></td></tr>
<tr><th id="2671">2671</th><td>                     ? (<a class="local col6 ref" href="#506MBInLoHWord" title='MBInLoHWord' data-ref="506MBInLoHWord" data-ref-filename="506MBInLoHWord">MBInLoHWord</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS_rec" title='llvm::PPC::ANDIS_rec' data-ref="llvm::PPC::ANDIS_rec" data-ref-filename="llvm..PPC..ANDIS_rec">ANDIS_rec</a>)</td></tr>
<tr><th id="2672">2672</th><td>                     : (<a class="local col6 ref" href="#506MBInLoHWord" title='MBInLoHWord' data-ref="506MBInLoHWord" data-ref-filename="506MBInLoHWord">MBInLoHWord</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS8_rec" title='llvm::PPC::ANDIS8_rec' data-ref="llvm::PPC::ANDIS8_rec" data-ref-filename="llvm..PPC..ANDIS8_rec">ANDIS8_rec</a>);</td></tr>
<tr><th id="2673">2673</th><td>      } <b>else</b> <b>if</b> (<a class="local col7 ref" href="#457MRI" title='MRI' data-ref="457MRI" data-ref-filename="457MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#502GPRRes" title='GPRRes' data-ref="502GPRRes" data-ref-filename="502GPRRes">GPRRes</a>) &amp;&amp; (<a class="local col5 ref" href="#505ME" title='ME' data-ref="505ME" data-ref-filename="505ME">ME</a> == <var>31</var>) &amp;&amp;</td></tr>
<tr><th id="2674">2674</th><td>                 (<a class="local col5 ref" href="#505ME" title='ME' data-ref="505ME" data-ref-filename="505ME">ME</a> - <a class="local col4 ref" href="#504MB" title='MB' data-ref="504MB" data-ref-filename="504MB">MB</a> + <var>1</var> == <a class="local col3 ref" href="#503SH" title='SH' data-ref="503SH" data-ref-filename="503SH">SH</a>) &amp;&amp; (<a class="local col4 ref" href="#504MB" title='MB' data-ref="504MB" data-ref-filename="504MB">MB</a> &gt;= <var>16</var>)) {</td></tr>
<tr><th id="2675">2675</th><td>        <i>// If we are rotating by the exact number of bits as are in the mask</i></td></tr>
<tr><th id="2676">2676</th><td><i>        // and the mask is in the least significant bits of the register,</i></td></tr>
<tr><th id="2677">2677</th><td><i>        // that's just an andis. (as long as the GPR result has no uses).</i></td></tr>
<tr><th id="2678">2678</th><td>        <a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a> = ((<var>1LLU</var> &lt;&lt; <var>32</var>) - <var>1</var>) &amp; ~((<var>1LLU</var> &lt;&lt; (<var>32</var> - <a class="local col3 ref" href="#503SH" title='SH' data-ref="503SH" data-ref-filename="503SH">SH</a>)) - <var>1</var>);</td></tr>
<tr><th id="2679">2679</th><td>        <a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a> &gt;&gt;= <var>16</var>;</td></tr>
<tr><th id="2680">2680</th><td>        <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS_rec" title='llvm::PPC::ANDIS_rec' data-ref="llvm::PPC::ANDIS_rec" data-ref-filename="llvm..PPC..ANDIS_rec">ANDIS_rec</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS8_rec" title='llvm::PPC::ANDIS8_rec' data-ref="llvm::PPC::ANDIS8_rec" data-ref-filename="llvm..PPC..ANDIS8_rec">ANDIS8_rec</a>;</td></tr>
<tr><th id="2681">2681</th><td>      }</td></tr>
<tr><th id="2682">2682</th><td>      <i>// If we've set the mask, we can transform.</i></td></tr>
<tr><th id="2683">2683</th><td>      <b>if</b> (<a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a> != ~<var>0LLU</var>) {</td></tr>
<tr><th id="2684">2684</th><td>        <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>4</var>);</td></tr>
<tr><th id="2685">2685</th><td>        <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2686">2686</th><td>        <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#508Mask" title='Mask' data-ref="508Mask" data-ref-filename="508Mask">Mask</a>);</td></tr>
<tr><th id="2687">2687</th><td>        <a class="ref" href="#61" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd" data-ref-filename="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="2688">2688</th><td>      }</td></tr>
<tr><th id="2689">2689</th><td>    } <b>else</b> <b>if</b> (<a class="local col3 ref" href="#493MIOpC" title='MIOpC' data-ref="493MIOpC" data-ref-filename="493MIOpC">MIOpC</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> &amp;&amp; <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="2690">2690</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="509MB" title='MB' data-type='int64_t' data-ref="509MB" data-ref-filename="509MB">MB</dfn> = <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="2691">2691</th><td>      <b>if</b> (<a class="local col9 ref" href="#509MB" title='MB' data-ref="509MB" data-ref-filename="509MB">MB</a> &gt;= <var>48</var>) {</td></tr>
<tr><th id="2692">2692</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="510Mask" title='Mask' data-type='uint64_t' data-ref="510Mask" data-ref-filename="510Mask">Mask</dfn> = (<var>1LLU</var> &lt;&lt; (<var>63</var> - <a class="local col9 ref" href="#509MB" title='MB' data-ref="509MB" data-ref-filename="509MB">MB</a> + <var>1</var>)) - <var>1</var>;</td></tr>
<tr><th id="2693">2693</th><td>        <a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a>;</td></tr>
<tr><th id="2694">2694</th><td>        <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="2695">2695</th><td>        <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#510Mask" title='Mask' data-ref="510Mask" data-ref-filename="510Mask">Mask</a>);</td></tr>
<tr><th id="2696">2696</th><td>        <a class="ref" href="#61" title='NumRcRotatesConvertedToRcAnd' data-ref="NumRcRotatesConvertedToRcAnd" data-ref-filename="NumRcRotatesConvertedToRcAnd">NumRcRotatesConvertedToRcAnd</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="2697">2697</th><td>      }</td></tr>
<tr><th id="2698">2698</th><td>    }</td></tr>
<tr><th id="2699">2699</th><td></td></tr>
<tr><th id="2700">2700</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="511NewDesc" title='NewDesc' data-type='const llvm::MCInstrDesc &amp;' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</dfn> = <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#492NewOpC" title='NewOpC' data-ref="492NewOpC" data-ref-filename="492NewOpC">NewOpC</a>);</td></tr>
<tr><th id="2701">2701</th><td>    <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="local col1 ref" href="#511NewDesc" title='NewDesc' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</a>);</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td>    <b>if</b> (<a class="local col1 ref" href="#511NewDesc" title='NewDesc' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitDefs" title='llvm::MCInstrDesc::ImplicitDefs' data-ref="llvm::MCInstrDesc::ImplicitDefs" data-ref-filename="llvm..MCInstrDesc..ImplicitDefs">ImplicitDefs</a>)</td></tr>
<tr><th id="2704">2704</th><td>      <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col2 decl" id="512ImpDefs" title='ImpDefs' data-type='const llvm::MCPhysReg *' data-ref="512ImpDefs" data-ref-filename="512ImpDefs">ImpDefs</dfn> = <a class="local col1 ref" href="#511NewDesc" title='NewDesc' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>();</td></tr>
<tr><th id="2705">2705</th><td>           *<a class="local col2 ref" href="#512ImpDefs" title='ImpDefs' data-ref="512ImpDefs" data-ref-filename="512ImpDefs">ImpDefs</a>; ++<a class="local col2 ref" href="#512ImpDefs" title='ImpDefs' data-ref="512ImpDefs" data-ref-filename="512ImpDefs">ImpDefs</a>)</td></tr>
<tr><th id="2706">2706</th><td>        <b>if</b> (!<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::definesRegister' data-ref="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr15definesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">definesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a>*<a class="local col2 ref" href="#512ImpDefs" title='ImpDefs' data-ref="512ImpDefs" data-ref-filename="512ImpDefs">ImpDefs</a>))</td></tr>
<tr><th id="2707">2707</th><td>          <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>,</td></tr>
<tr><th id="2708">2708</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a>*<a class="local col2 ref" href="#512ImpDefs" title='ImpDefs' data-ref="512ImpDefs" data-ref-filename="512ImpDefs">ImpDefs</a>, <b>true</b>, <b>true</b>));</td></tr>
<tr><th id="2709">2709</th><td>    <b>if</b> (<a class="local col1 ref" href="#511NewDesc" title='NewDesc' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</a>.<a class="ref field" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::ImplicitUses" title='llvm::MCInstrDesc::ImplicitUses' data-ref="llvm::MCInstrDesc::ImplicitUses" data-ref-filename="llvm..MCInstrDesc..ImplicitUses">ImplicitUses</a>)</td></tr>
<tr><th id="2710">2710</th><td>      <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg" data-ref-filename="llvm..MCPhysReg">MCPhysReg</a> *<dfn class="local col3 decl" id="513ImpUses" title='ImpUses' data-type='const llvm::MCPhysReg *' data-ref="513ImpUses" data-ref-filename="513ImpUses">ImpUses</dfn> = <a class="local col1 ref" href="#511NewDesc" title='NewDesc' data-ref="511NewDesc" data-ref-filename="511NewDesc">NewDesc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" title='llvm::MCInstrDesc::getImplicitUses' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv" data-ref-filename="_ZNK4llvm11MCInstrDesc15getImplicitUsesEv">getImplicitUses</a>();</td></tr>
<tr><th id="2711">2711</th><td>           *<a class="local col3 ref" href="#513ImpUses" title='ImpUses' data-ref="513ImpUses" data-ref-filename="513ImpUses">ImpUses</a>; ++<a class="local col3 ref" href="#513ImpUses" title='ImpUses' data-ref="513ImpUses" data-ref-filename="513ImpUses">ImpUses</a>)</td></tr>
<tr><th id="2712">2712</th><td>        <b>if</b> (!<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a>*<a class="local col3 ref" href="#513ImpUses" title='ImpUses' data-ref="513ImpUses" data-ref-filename="513ImpUses">ImpUses</a>))</td></tr>
<tr><th id="2713">2713</th><td>          <a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERNS_15MachineFunctionERKNS_14MachineOperandE">addOperand</a>(<span class='refarg'>*<a class="local col6 ref" href="#466MI" title='MI' data-ref="466MI" data-ref-filename="466MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()</span>,</td></tr>
<tr><th id="2714">2714</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a>*<a class="local col3 ref" href="#513ImpUses" title='ImpUses' data-ref="513ImpUses" data-ref-filename="513ImpUses">ImpUses</a>, <b>false</b>, <b>true</b>));</td></tr>
<tr><th id="2715">2715</th><td>  }</td></tr>
<tr><th id="2716">2716</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI-&gt;definesRegister(PPC::CR0) &amp;&amp;</td></tr>
<tr><th id="2717">2717</th><td>         <q>"Record-form instruction does not define cr0?"</q>);</td></tr>
<tr><th id="2718">2718</th><td></td></tr>
<tr><th id="2719">2719</th><td>  <i>// Modify the condition code of operands in OperandsToUpdate.</i></td></tr>
<tr><th id="2720">2720</th><td><i>  // Since we have SUB(r1, r2) and CMP(r2, r1), the condition code needs to</i></td></tr>
<tr><th id="2721">2721</th><td><i>  // be changed from r2 &gt; r1 to r1 &lt; r2, from r2 &lt; r1 to r1 &gt; r2, etc.</i></td></tr>
<tr><th id="2722">2722</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="514i" title='i' data-type='unsigned int' data-ref="514i" data-ref-filename="514i">i</dfn> = <var>0</var>, <dfn class="local col5 decl" id="515e" title='e' data-type='unsigned int' data-ref="515e" data-ref-filename="515e">e</dfn> = <a class="local col0 ref" href="#480PredsToUpdate" title='PredsToUpdate' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col4 ref" href="#514i" title='i' data-ref="514i" data-ref-filename="514i">i</a> &lt; <a class="local col5 ref" href="#515e" title='e' data-ref="515e" data-ref-filename="515e">e</a>; <a class="local col4 ref" href="#514i" title='i' data-ref="514i" data-ref-filename="514i">i</a>++)</td></tr>
<tr><th id="2723">2723</th><td>    <a class="local col0 ref" href="#480PredsToUpdate" title='PredsToUpdate' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#514i" title='i' data-ref="514i" data-ref-filename="514i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, llvm::PPC::Predicate&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#480PredsToUpdate" title='PredsToUpdate' data-ref="480PredsToUpdate" data-ref-filename="480PredsToUpdate">PredsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col4 ref" href="#514i" title='i' data-ref="514i" data-ref-filename="514i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, llvm::PPC::Predicate&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="2724">2724</th><td></td></tr>
<tr><th id="2725">2725</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="516i" title='i' data-type='unsigned int' data-ref="516i" data-ref-filename="516i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="517e" title='e' data-type='unsigned int' data-ref="517e" data-ref-filename="517e">e</dfn> = <a class="local col1 ref" href="#481SubRegsToUpdate" title='SubRegsToUpdate' data-ref="481SubRegsToUpdate" data-ref-filename="481SubRegsToUpdate">SubRegsToUpdate</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>(); <a class="local col6 ref" href="#516i" title='i' data-ref="516i" data-ref-filename="516i">i</a> &lt; <a class="local col7 ref" href="#517e" title='e' data-ref="517e" data-ref-filename="517e">e</a>; <a class="local col6 ref" href="#516i" title='i' data-ref="516i" data-ref-filename="516i">i</a>++)</td></tr>
<tr><th id="2726">2726</th><td>    <a class="local col1 ref" href="#481SubRegsToUpdate" title='SubRegsToUpdate' data-ref="481SubRegsToUpdate" data-ref-filename="481SubRegsToUpdate">SubRegsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#516i" title='i' data-ref="516i" data-ref-filename="516i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, unsigned int&gt;::first' data-ref="std::pair::first" data-ref-filename="std..pair..first">first</span>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setSubRegEj" title='llvm::MachineOperand::setSubReg' data-ref="_ZN4llvm14MachineOperand9setSubRegEj" data-ref-filename="_ZN4llvm14MachineOperand9setSubRegEj">setSubReg</a>(<a class="local col1 ref" href="#481SubRegsToUpdate" title='SubRegsToUpdate' data-ref="481SubRegsToUpdate" data-ref-filename="481SubRegsToUpdate">SubRegsToUpdate</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col6 ref" href="#516i" title='i' data-ref="516i" data-ref-filename="516i">i</a>]</a>.<span class='ref field' title='std::pair&lt;llvm::MachineOperand *, unsigned int&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>);</td></tr>
<tr><th id="2727">2727</th><td></td></tr>
<tr><th id="2728">2728</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2729">2729</th><td>}</td></tr>
<tr><th id="2730">2730</th><td></td></tr>
<tr><th id="2731">2731</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandsWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo29getMemOperandsWithOffsetWidthERKNS_12MachineInstrERNS_15SmallVectorImplIPKNS_14MachineOperandEEERlRbRjPKNS_18TargetRegisterInfoE">getMemOperandsWithOffsetWidth</dfn>(</td></tr>
<tr><th id="2732">2732</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="518LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="518LdSt" data-ref-filename="518LdSt">LdSt</dfn>, <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; &amp;<dfn class="local col9 decl" id="519BaseOps" title='BaseOps' data-type='SmallVectorImpl&lt;const llvm::MachineOperand *&gt; &amp;' data-ref="519BaseOps" data-ref-filename="519BaseOps">BaseOps</dfn>,</td></tr>
<tr><th id="2733">2733</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="520Offset" title='Offset' data-type='int64_t &amp;' data-ref="520Offset" data-ref-filename="520Offset">Offset</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="521OffsetIsScalable" title='OffsetIsScalable' data-type='bool &amp;' data-ref="521OffsetIsScalable" data-ref-filename="521OffsetIsScalable">OffsetIsScalable</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="522Width" title='Width' data-type='unsigned int &amp;' data-ref="522Width" data-ref-filename="522Width">Width</dfn>,</td></tr>
<tr><th id="2734">2734</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col3 decl" id="523TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="523TRI" data-ref-filename="523TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2735">2735</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="524BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *' data-ref="524BaseOp" data-ref-filename="524BaseOp">BaseOp</dfn>;</td></tr>
<tr><th id="2736">2736</th><td>  <a class="local col1 ref" href="#521OffsetIsScalable" title='OffsetIsScalable' data-ref="521OffsetIsScalable" data-ref-filename="521OffsetIsScalable">OffsetIsScalable</a> = <b>false</b>;</td></tr>
<tr><th id="2737">2737</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col8 ref" href="#518LdSt" title='LdSt' data-ref="518LdSt" data-ref-filename="518LdSt">LdSt</a>, <span class='refarg'><a class="local col4 ref" href="#524BaseOp" title='BaseOp' data-ref="524BaseOp" data-ref-filename="524BaseOp">BaseOp</a></span>, <span class='refarg'><a class="local col0 ref" href="#520Offset" title='Offset' data-ref="520Offset" data-ref-filename="520Offset">Offset</a></span>, <span class='refarg'><a class="local col2 ref" href="#522Width" title='Width' data-ref="522Width" data-ref-filename="522Width">Width</a></span>, <a class="local col3 ref" href="#523TRI" title='TRI' data-ref="523TRI" data-ref-filename="523TRI">TRI</a>))</td></tr>
<tr><th id="2738">2738</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2739">2739</th><td>  <a class="local col9 ref" href="#519BaseOps" title='BaseOps' data-ref="519BaseOps" data-ref-filename="519BaseOps">BaseOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col4 ref" href="#524BaseOp" title='BaseOp' data-ref="524BaseOp" data-ref-filename="524BaseOp">BaseOp</a>);</td></tr>
<tr><th id="2740">2740</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2741">2741</th><td>}</td></tr>
<tr><th id="2742">2742</th><td></td></tr>
<tr><th id="2743">2743</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" title='isLdStSafeToCluster' data-type='bool isLdStSafeToCluster(const llvm::MachineInstr &amp; LdSt, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE">isLdStSafeToCluster</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="525LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</dfn>,</td></tr>
<tr><th id="2744">2744</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="526TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="526TRI" data-ref-filename="526TRI">TRI</dfn>) {</td></tr>
<tr><th id="2745">2745</th><td>  <i>// If this is a volatile load/store, don't mess with it.</i></td></tr>
<tr><th id="2746">2746</th><td>  <b>if</b> (<a class="local col5 ref" href="#525LdSt" title='LdSt' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col5 ref" href="#525LdSt" title='LdSt' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="2747">2747</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2748">2748</th><td></td></tr>
<tr><th id="2749">2749</th><td>  <b>if</b> (<a class="local col5 ref" href="#525LdSt" title='LdSt' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="2750">2750</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2751">2751</th><td></td></tr>
<tr><th id="2752">2752</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(LdSt.getOperand(<var>2</var>).isReg() &amp;&amp; <q>"Expected a reg operand."</q>);</td></tr>
<tr><th id="2753">2753</th><td>  <i>// Can't cluster if the instruction modifies the base register</i></td></tr>
<tr><th id="2754">2754</th><td><i>  // or it is update form. e.g. ld r2,3(r2)</i></td></tr>
<tr><th id="2755">2755</th><td>  <b>if</b> (<a class="local col5 ref" href="#525LdSt" title='LdSt' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="local col5 ref" href="#525LdSt" title='LdSt' data-ref="525LdSt" data-ref-filename="525LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#526TRI" title='TRI' data-ref="526TRI" data-ref-filename="526TRI">TRI</a>))</td></tr>
<tr><th id="2756">2756</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2757">2757</th><td></td></tr>
<tr><th id="2758">2758</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2759">2759</th><td>}</td></tr>
<tr><th id="2760">2760</th><td></td></tr>
<tr><th id="2761">2761</th><td><i  data-doc="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE">// Only cluster instruction pair that have the same opcode, and they are</i></td></tr>
<tr><th id="2762">2762</th><td><i  data-doc="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE">// clusterable according to PowerPC specification.</i></td></tr>
<tr><th id="2763">2763</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE" title='isClusterableLdStOpcPair' data-type='bool isClusterableLdStOpcPair(unsigned int FirstOpc, unsigned int SecondOpc, const llvm::PPCSubtarget &amp; Subtarget)' data-ref="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE" data-ref-filename="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE">isClusterableLdStOpcPair</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="527FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="527FirstOpc" data-ref-filename="527FirstOpc">FirstOpc</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="528SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="528SecondOpc" data-ref-filename="528SecondOpc">SecondOpc</dfn>,</td></tr>
<tr><th id="2764">2764</th><td>                                     <em>const</em> <a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a> &amp;<dfn class="local col9 decl" id="529Subtarget" title='Subtarget' data-type='const llvm::PPCSubtarget &amp;' data-ref="529Subtarget" data-ref-filename="529Subtarget">Subtarget</dfn>) {</td></tr>
<tr><th id="2765">2765</th><td>  <b>switch</b> (<a class="local col7 ref" href="#527FirstOpc" title='FirstOpc' data-ref="527FirstOpc" data-ref-filename="527FirstOpc">FirstOpc</a>) {</td></tr>
<tr><th id="2766">2766</th><td>  <b>default</b>:</td></tr>
<tr><th id="2767">2767</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2768">2768</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>:</td></tr>
<tr><th id="2769">2769</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>:</td></tr>
<tr><th id="2770">2770</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>:</td></tr>
<tr><th id="2771">2771</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>:</td></tr>
<tr><th id="2772">2772</th><td>    <b>return</b> <a class="local col7 ref" href="#527FirstOpc" title='FirstOpc' data-ref="527FirstOpc" data-ref-filename="527FirstOpc">FirstOpc</a> == <a class="local col8 ref" href="#528SecondOpc" title='SecondOpc' data-ref="528SecondOpc" data-ref-filename="528SecondOpc">SecondOpc</a>;</td></tr>
<tr><th id="2773">2773</th><td>  <i>// PowerPC backend has opcode STW/STW8 for instruction "stw" to deal with</i></td></tr>
<tr><th id="2774">2774</th><td><i>  // 32bit and 64bit instruction selection. They are clusterable pair though</i></td></tr>
<tr><th id="2775">2775</th><td><i>  // they are different opcode.</i></td></tr>
<tr><th id="2776">2776</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>:</td></tr>
<tr><th id="2777">2777</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a>:</td></tr>
<tr><th id="2778">2778</th><td>    <b>return</b> <a class="local col8 ref" href="#528SecondOpc" title='SecondOpc' data-ref="528SecondOpc" data-ref-filename="528SecondOpc">SecondOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a> || <a class="local col8 ref" href="#528SecondOpc" title='SecondOpc' data-ref="528SecondOpc" data-ref-filename="528SecondOpc">SecondOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a>;</td></tr>
<tr><th id="2779">2779</th><td>  }</td></tr>
<tr><th id="2780">2780</th><td>}</td></tr>
<tr><th id="2781">2781</th><td></td></tr>
<tr><th id="2782">2782</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" title='llvm::PPCInstrInfo::shouldClusterMemOps' data-ref="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj" data-ref-filename="_ZNK4llvm12PPCInstrInfo19shouldClusterMemOpsENS_8ArrayRefIPKNS_14MachineOperandEEES5_jj">shouldClusterMemOps</dfn>(</td></tr>
<tr><th id="2783">2783</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col0 decl" id="530BaseOps1" title='BaseOps1' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="530BaseOps1" data-ref-filename="530BaseOps1">BaseOps1</dfn>,</td></tr>
<tr><th id="2784">2784</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&gt; <dfn class="local col1 decl" id="531BaseOps2" title='BaseOps2' data-type='ArrayRef&lt;const llvm::MachineOperand *&gt;' data-ref="531BaseOps2" data-ref-filename="531BaseOps2">BaseOps2</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="532NumLoads" title='NumLoads' data-type='unsigned int' data-ref="532NumLoads" data-ref-filename="532NumLoads">NumLoads</dfn>,</td></tr>
<tr><th id="2785">2785</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="533NumBytes" title='NumBytes' data-type='unsigned int' data-ref="533NumBytes" data-ref-filename="533NumBytes">NumBytes</dfn>) <em>const</em> {</td></tr>
<tr><th id="2786">2786</th><td></td></tr>
<tr><th id="2787">2787</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(BaseOps1.size() == <var>1</var> &amp;&amp; BaseOps2.size() == <var>1</var>);</td></tr>
<tr><th id="2788">2788</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="534BaseOp1" title='BaseOp1' data-type='const llvm::MachineOperand &amp;' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</dfn> = *<a class="local col0 ref" href="#530BaseOps1" title='BaseOps1' data-ref="530BaseOps1" data-ref-filename="530BaseOps1">BaseOps1</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2789">2789</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="535BaseOp2" title='BaseOp2' data-type='const llvm::MachineOperand &amp;' data-ref="535BaseOp2" data-ref-filename="535BaseOp2">BaseOp2</dfn> = *<a class="local col1 ref" href="#531BaseOps2" title='BaseOps2' data-ref="531BaseOps2" data-ref-filename="531BaseOps2">BaseOps2</a>.<a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef5frontEv" title='llvm::ArrayRef::front' data-ref="_ZNK4llvm8ArrayRef5frontEv" data-ref-filename="_ZNK4llvm8ArrayRef5frontEv">front</a>();</td></tr>
<tr><th id="2790">2790</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((BaseOp1.isReg() || BaseOp1.isFI()) &amp;&amp;</td></tr>
<tr><th id="2791">2791</th><td>         <q>"Only base registers and frame indices are supported."</q>);</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>  <i>// The NumLoads means the number of loads that has been clustered.</i></td></tr>
<tr><th id="2794">2794</th><td><i>  // Don't cluster memory op if there are already two ops clustered at least.</i></td></tr>
<tr><th id="2795">2795</th><td>  <b>if</b> (<a class="local col2 ref" href="#532NumLoads" title='NumLoads' data-ref="532NumLoads" data-ref-filename="532NumLoads">NumLoads</a> &gt; <var>2</var>)</td></tr>
<tr><th id="2796">2796</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>  <i>// Cluster the load/store only when they have the same base</i></td></tr>
<tr><th id="2799">2799</th><td><i>  // register or FI.</i></td></tr>
<tr><th id="2800">2800</th><td>  <b>if</b> ((<a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() != <a class="local col5 ref" href="#535BaseOp2" title='BaseOp2' data-ref="535BaseOp2" data-ref-filename="535BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) ||</td></tr>
<tr><th id="2801">2801</th><td>      (<a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneERKS0_" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneERKS0_" data-ref-filename="_ZNK4llvm8RegisterneERKS0_">!=</a> <a class="local col5 ref" href="#535BaseOp2" title='BaseOp2' data-ref="535BaseOp2" data-ref-filename="535BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) ||</td></tr>
<tr><th id="2802">2802</th><td>      (<a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>() &amp;&amp; <a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>() != <a class="local col5 ref" href="#535BaseOp2" title='BaseOp2' data-ref="535BaseOp2" data-ref-filename="535BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8getIndexEv" title='llvm::MachineOperand::getIndex' data-ref="_ZNK4llvm14MachineOperand8getIndexEv" data-ref-filename="_ZNK4llvm14MachineOperand8getIndexEv">getIndex</a>()))</td></tr>
<tr><th id="2803">2803</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2804">2804</th><td></td></tr>
<tr><th id="2805">2805</th><td>  <i>// Check if the load/store are clusterable according to the PowerPC</i></td></tr>
<tr><th id="2806">2806</th><td><i>  // specification.</i></td></tr>
<tr><th id="2807">2807</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="536FirstLdSt" title='FirstLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="536FirstLdSt" data-ref-filename="536FirstLdSt">FirstLdSt</dfn> = *<a class="local col4 ref" href="#534BaseOp1" title='BaseOp1' data-ref="534BaseOp1" data-ref-filename="534BaseOp1">BaseOp1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2808">2808</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="537SecondLdSt" title='SecondLdSt' data-type='const llvm::MachineInstr &amp;' data-ref="537SecondLdSt" data-ref-filename="537SecondLdSt">SecondLdSt</dfn> = *<a class="local col5 ref" href="#535BaseOp2" title='BaseOp2' data-ref="535BaseOp2" data-ref-filename="535BaseOp2">BaseOp2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getParentEv" title='llvm::MachineOperand::getParent' data-ref="_ZNK4llvm14MachineOperand9getParentEv" data-ref-filename="_ZNK4llvm14MachineOperand9getParentEv">getParent</a>();</td></tr>
<tr><th id="2809">2809</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="538FirstOpc" title='FirstOpc' data-type='unsigned int' data-ref="538FirstOpc" data-ref-filename="538FirstOpc">FirstOpc</dfn> = <a class="local col6 ref" href="#536FirstLdSt" title='FirstLdSt' data-ref="536FirstLdSt" data-ref-filename="536FirstLdSt">FirstLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2810">2810</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="539SecondOpc" title='SecondOpc' data-type='unsigned int' data-ref="539SecondOpc" data-ref-filename="539SecondOpc">SecondOpc</dfn> = <a class="local col7 ref" href="#537SecondLdSt" title='SecondLdSt' data-ref="537SecondLdSt" data-ref-filename="537SecondLdSt">SecondLdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2811">2811</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col0 decl" id="540TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="540TRI" data-ref-filename="540TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2812">2812</th><td>  <i>// Cluster the load/store only when they have the same opcode, and they are</i></td></tr>
<tr><th id="2813">2813</th><td><i>  // clusterable opcode according to PowerPC specification.</i></td></tr>
<tr><th id="2814">2814</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE" title='isClusterableLdStOpcPair' data-use='c' data-ref="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE" data-ref-filename="_ZL24isClusterableLdStOpcPairjjRKN4llvm12PPCSubtargetE">isClusterableLdStOpcPair</a>(<a class="local col8 ref" href="#538FirstOpc" title='FirstOpc' data-ref="538FirstOpc" data-ref-filename="538FirstOpc">FirstOpc</a>, <a class="local col9 ref" href="#539SecondOpc" title='SecondOpc' data-ref="539SecondOpc" data-ref-filename="539SecondOpc">SecondOpc</a>, <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>))</td></tr>
<tr><th id="2815">2815</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2816">2816</th><td></td></tr>
<tr><th id="2817">2817</th><td>  <i>// Can't cluster load/store that have ordered or volatile memory reference.</i></td></tr>
<tr><th id="2818">2818</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" title='isLdStSafeToCluster' data-use='c' data-ref="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE">isLdStSafeToCluster</a>(<a class="local col6 ref" href="#536FirstLdSt" title='FirstLdSt' data-ref="536FirstLdSt" data-ref-filename="536FirstLdSt">FirstLdSt</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>) ||</td></tr>
<tr><th id="2819">2819</th><td>      !<a class="tu ref fn" href="#_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" title='isLdStSafeToCluster' data-use='c' data-ref="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19isLdStSafeToClusterRKN4llvm12MachineInstrEPKNS_18TargetRegisterInfoE">isLdStSafeToCluster</a>(<a class="local col7 ref" href="#537SecondLdSt" title='SecondLdSt' data-ref="537SecondLdSt" data-ref-filename="537SecondLdSt">SecondLdSt</a>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>))</td></tr>
<tr><th id="2820">2820</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2821">2821</th><td></td></tr>
<tr><th id="2822">2822</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="541Offset1" title='Offset1' data-type='int64_t' data-ref="541Offset1" data-ref-filename="541Offset1">Offset1</dfn> = <var>0</var>, <dfn class="local col2 decl" id="542Offset2" title='Offset2' data-type='int64_t' data-ref="542Offset2" data-ref-filename="542Offset2">Offset2</dfn> = <var>0</var>;</td></tr>
<tr><th id="2823">2823</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="543Width1" title='Width1' data-type='unsigned int' data-ref="543Width1" data-ref-filename="543Width1">Width1</dfn> = <var>0</var>, <dfn class="local col4 decl" id="544Width2" title='Width2' data-type='unsigned int' data-ref="544Width2" data-ref-filename="544Width2">Width2</dfn> = <var>0</var>;</td></tr>
<tr><th id="2824">2824</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col5 decl" id="545Base1" title='Base1' data-type='const llvm::MachineOperand *' data-ref="545Base1" data-ref-filename="545Base1">Base1</dfn> = <b>nullptr</b>, *<dfn class="local col6 decl" id="546Base2" title='Base2' data-type='const llvm::MachineOperand *' data-ref="546Base2" data-ref-filename="546Base2">Base2</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="2825">2825</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col6 ref" href="#536FirstLdSt" title='FirstLdSt' data-ref="536FirstLdSt" data-ref-filename="536FirstLdSt">FirstLdSt</a>, <span class='refarg'><a class="local col5 ref" href="#545Base1" title='Base1' data-ref="545Base1" data-ref-filename="545Base1">Base1</a></span>, <span class='refarg'><a class="local col1 ref" href="#541Offset1" title='Offset1' data-ref="541Offset1" data-ref-filename="541Offset1">Offset1</a></span>, <span class='refarg'><a class="local col3 ref" href="#543Width1" title='Width1' data-ref="543Width1" data-ref-filename="543Width1">Width1</a></span>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>) ||</td></tr>
<tr><th id="2826">2826</th><td>      !<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col7 ref" href="#537SecondLdSt" title='SecondLdSt' data-ref="537SecondLdSt" data-ref-filename="537SecondLdSt">SecondLdSt</a>, <span class='refarg'><a class="local col6 ref" href="#546Base2" title='Base2' data-ref="546Base2" data-ref-filename="546Base2">Base2</a></span>, <span class='refarg'><a class="local col2 ref" href="#542Offset2" title='Offset2' data-ref="542Offset2" data-ref-filename="542Offset2">Offset2</a></span>, <span class='refarg'><a class="local col4 ref" href="#544Width2" title='Width2' data-ref="544Width2" data-ref-filename="544Width2">Width2</a></span>, <a class="local col0 ref" href="#540TRI" title='TRI' data-ref="540TRI" data-ref-filename="540TRI">TRI</a>) ||</td></tr>
<tr><th id="2827">2827</th><td>      <a class="local col3 ref" href="#543Width1" title='Width1' data-ref="543Width1" data-ref-filename="543Width1">Width1</a> != <a class="local col4 ref" href="#544Width2" title='Width2' data-ref="544Width2" data-ref-filename="544Width2">Width2</a>)</td></tr>
<tr><th id="2828">2828</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="2829">2829</th><td></td></tr>
<tr><th id="2830">2830</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Base1 == &amp;BaseOp1 &amp;&amp; Base2 == &amp;BaseOp2 &amp;&amp;</td></tr>
<tr><th id="2831">2831</th><td>         <q>"getMemOperandWithOffsetWidth return incorrect base op"</q>);</td></tr>
<tr><th id="2832">2832</th><td>  <i>// The caller should already have ordered FirstMemOp/SecondMemOp by offset.</i></td></tr>
<tr><th id="2833">2833</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Offset1 &lt;= Offset2 &amp;&amp; <q>"Caller should have ordered offsets."</q>);</td></tr>
<tr><th id="2834">2834</th><td>  <b>return</b> <a class="local col1 ref" href="#541Offset1" title='Offset1' data-ref="541Offset1" data-ref-filename="541Offset1">Offset1</a> + <a class="local col3 ref" href="#543Width1" title='Width1' data-ref="543Width1" data-ref-filename="543Width1">Width1</a> == <a class="local col2 ref" href="#542Offset2" title='Offset2' data-ref="542Offset2" data-ref-filename="542Offset2">Offset2</a>;</td></tr>
<tr><th id="2835">2835</th><td>}</td></tr>
<tr><th id="2836">2836</th><td></td></tr>
<tr><th id="2837">2837</th><td><i class="doc">/// GetInstSize - Return the number of bytes of code the specified</i></td></tr>
<tr><th id="2838">2838</th><td><i class="doc">/// instruction may be.  This returns the maximum number of bytes.</i></td></tr>
<tr><th id="2839">2839</th><td><i class="doc">///</i></td></tr>
<tr><th id="2840">2840</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::getInstSizeInBytes' data-ref="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18getInstSizeInBytesERKNS_12MachineInstrE">getInstSizeInBytes</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="547MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="547MI" data-ref-filename="547MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2841">2841</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="548Opcode" title='Opcode' data-type='unsigned int' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="2842">2842</th><td></td></tr>
<tr><th id="2843">2843</th><td>  <b>if</b> (<a class="local col8 ref" href="#548Opcode" title='Opcode' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INLINEASM" title='llvm::PPC::INLINEASM' data-ref="llvm::PPC::INLINEASM" data-ref-filename="llvm..PPC..INLINEASM">INLINEASM</a> || <a class="local col8 ref" href="#548Opcode" title='Opcode' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INLINEASM_BR" title='llvm::PPC::INLINEASM_BR' data-ref="llvm::PPC::INLINEASM_BR" data-ref-filename="llvm..PPC..INLINEASM_BR">INLINEASM_BR</a>) {</td></tr>
<tr><th id="2844">2844</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="549MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="549MF" data-ref-filename="549MF">MF</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2845">2845</th><td>    <em>const</em> <em>char</em> *<dfn class="local col0 decl" id="550AsmStr" title='AsmStr' data-type='const char *' data-ref="550AsmStr" data-ref-filename="550AsmStr">AsmStr</dfn> = <a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="2846">2846</th><td>    <b>return</b> <a class="virtual member fn" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" title='llvm::TargetInstrInfo::getInlineAsmLength' data-ref="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE" data-ref-filename="_ZNK4llvm15TargetInstrInfo18getInlineAsmLengthEPKcRKNS_9MCAsmInfoEPKNS_19TargetSubtargetInfoE">getInlineAsmLength</a>(<a class="local col0 ref" href="#550AsmStr" title='AsmStr' data-ref="550AsmStr" data-ref-filename="550AsmStr">AsmStr</a>, *<a class="local col9 ref" href="#549MF" title='MF' data-ref="549MF" data-ref-filename="549MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction9getTargetEv" title='llvm::MachineFunction::getTarget' data-ref="_ZNK4llvm15MachineFunction9getTargetEv" data-ref-filename="_ZNK4llvm15MachineFunction9getTargetEv">getTarget</a>().<a class="ref fn" href="../../../include/llvm/Target/TargetMachine.h.html#_ZNK4llvm13TargetMachine12getMCAsmInfoEv" title='llvm::TargetMachine::getMCAsmInfo' data-ref="_ZNK4llvm13TargetMachine12getMCAsmInfoEv" data-ref-filename="_ZNK4llvm13TargetMachine12getMCAsmInfoEv">getMCAsmInfo</a>());</td></tr>
<tr><th id="2847">2847</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#548Opcode" title='Opcode' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#119" title='llvm::TargetOpcode::STACKMAP' data-ref="llvm::TargetOpcode::STACKMAP" data-ref-filename="llvm..TargetOpcode..STACKMAP">STACKMAP</a>) {</td></tr>
<tr><th id="2848">2848</th><td>    <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::StackMapOpers" title='llvm::StackMapOpers' data-ref="llvm::StackMapOpers" data-ref-filename="llvm..StackMapOpers">StackMapOpers</a> <dfn class="local col1 decl" id="551Opers" title='Opers' data-type='llvm::StackMapOpers' data-ref="551Opers" data-ref-filename="551Opers">Opers</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" title='llvm::StackMapOpers::StackMapOpers' data-ref="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm13StackMapOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>);</td></tr>
<tr><th id="2849">2849</th><td>    <b>return</b> <a class="local col1 ref" href="#551Opers" title='Opers' data-ref="551Opers" data-ref-filename="551Opers">Opers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" title='llvm::StackMapOpers::getNumPatchBytes' data-ref="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm13StackMapOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="2850">2850</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#548Opcode" title='Opcode' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</a> == <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#129" title='llvm::TargetOpcode::PATCHPOINT' data-ref="llvm::TargetOpcode::PATCHPOINT" data-ref-filename="llvm..TargetOpcode..PATCHPOINT">PATCHPOINT</a>) {</td></tr>
<tr><th id="2851">2851</th><td>    <a class="type" href="../../../include/llvm/CodeGen/StackMaps.h.html#llvm::PatchPointOpers" title='llvm::PatchPointOpers' data-ref="llvm::PatchPointOpers" data-ref-filename="llvm..PatchPointOpers">PatchPointOpers</a> <dfn class="local col2 decl" id="552Opers" title='Opers' data-type='llvm::PatchPointOpers' data-ref="552Opers" data-ref-filename="552Opers">Opers</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" title='llvm::PatchPointOpers::PatchPointOpers' data-ref="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE" data-ref-filename="_ZN4llvm15PatchPointOpersC1EPKNS_12MachineInstrE">(</a>&amp;<a class="local col7 ref" href="#547MI" title='MI' data-ref="547MI" data-ref-filename="547MI">MI</a>);</td></tr>
<tr><th id="2852">2852</th><td>    <b>return</b> <a class="local col2 ref" href="#552Opers" title='Opers' data-ref="552Opers" data-ref-filename="552Opers">Opers</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/StackMaps.h.html#_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" title='llvm::PatchPointOpers::getNumPatchBytes' data-ref="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv" data-ref-filename="_ZNK4llvm15PatchPointOpers16getNumPatchBytesEv">getNumPatchBytes</a>();</td></tr>
<tr><th id="2853">2853</th><td>  } <b>else</b> {</td></tr>
<tr><th id="2854">2854</th><td>    <b>return</b> <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#548Opcode" title='Opcode' data-ref="548Opcode" data-ref-filename="548Opcode">Opcode</a>).<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc7getSizeEv" title='llvm::MCInstrDesc::getSize' data-ref="_ZNK4llvm11MCInstrDesc7getSizeEv" data-ref-filename="_ZNK4llvm11MCInstrDesc7getSizeEv">getSize</a>();</td></tr>
<tr><th id="2855">2855</th><td>  }</td></tr>
<tr><th id="2856">2856</th><td>}</td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td><span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="2859">2859</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::PPCInstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="553TF" title='TF' data-type='unsigned int' data-ref="553TF" data-ref-filename="553TF">TF</dfn>) <em>const</em> {</td></tr>
<tr><th id="2860">2860</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col4 decl" id="554Mask" title='Mask' data-type='const unsigned int' data-ref="554Mask" data-ref-filename="554Mask">Mask</dfn> = <span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::MO_ACCESS_MASK" title='llvm::PPCII::MO_ACCESS_MASK' data-ref="llvm::PPCII::MO_ACCESS_MASK" data-ref-filename="llvm..PPCII..MO_ACCESS_MASK">MO_ACCESS_MASK</a>;</td></tr>
<tr><th id="2861">2861</th><td>  <b>return</b> <span class="namespace">std::</span><span class='ref fn' title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_" data-ref-filename="_ZSt9make_pairOT_OT0_">make_pair</span>(<a class="local col3 ref" href="#553TF" title='TF' data-ref="553TF" data-ref-filename="553TF">TF</a> &amp; <a class="local col4 ref" href="#554Mask" title='Mask' data-ref="554Mask" data-ref-filename="554Mask">Mask</a>, <a class="local col3 ref" href="#553TF" title='TF' data-ref="553TF" data-ref-filename="553TF">TF</a> &amp; ~<a class="local col4 ref" href="#554Mask" title='Mask' data-ref="554Mask" data-ref-filename="554Mask">Mask</a>);</td></tr>
<tr><th id="2862">2862</th><td>}</td></tr>
<tr><th id="2863">2863</th><td></td></tr>
<tr><th id="2864">2864</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="2865">2865</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="2866">2866</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">PPCII</span>;</td></tr>
<tr><th id="2867">2867</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col5 decl" id="555TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [8]' data-ref="555TargetFlags" data-ref-filename="555TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="2868">2868</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_LO" title='llvm::PPCII::MO_LO' data-ref="llvm::PPCII::MO_LO" data-ref-filename="llvm..PPCII..MO_LO">MO_LO</a>, <q>"ppc-lo"</q>},</td></tr>
<tr><th id="2869">2869</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_HA" title='llvm::PPCII::MO_HA' data-ref="llvm::PPCII::MO_HA" data-ref-filename="llvm..PPCII..MO_HA">MO_HA</a>, <q>"ppc-ha"</q>},</td></tr>
<tr><th id="2870">2870</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TPREL_LO" title='llvm::PPCII::MO_TPREL_LO' data-ref="llvm::PPCII::MO_TPREL_LO" data-ref-filename="llvm..PPCII..MO_TPREL_LO">MO_TPREL_LO</a>, <q>"ppc-tprel-lo"</q>},</td></tr>
<tr><th id="2871">2871</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TPREL_HA" title='llvm::PPCII::MO_TPREL_HA' data-ref="llvm::PPCII::MO_TPREL_HA" data-ref-filename="llvm..PPCII..MO_TPREL_HA">MO_TPREL_HA</a>, <q>"ppc-tprel-ha"</q>},</td></tr>
<tr><th id="2872">2872</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_DTPREL_LO" title='llvm::PPCII::MO_DTPREL_LO' data-ref="llvm::PPCII::MO_DTPREL_LO" data-ref-filename="llvm..PPCII..MO_DTPREL_LO">MO_DTPREL_LO</a>, <q>"ppc-dtprel-lo"</q>},</td></tr>
<tr><th id="2873">2873</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TLSLD_LO" title='llvm::PPCII::MO_TLSLD_LO' data-ref="llvm::PPCII::MO_TLSLD_LO" data-ref-filename="llvm..PPCII..MO_TLSLD_LO">MO_TLSLD_LO</a>, <q>"ppc-tlsld-lo"</q>},</td></tr>
<tr><th id="2874">2874</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TOC_LO" title='llvm::PPCII::MO_TOC_LO' data-ref="llvm::PPCII::MO_TOC_LO" data-ref-filename="llvm..PPCII..MO_TOC_LO">MO_TOC_LO</a>, <q>"ppc-toc-lo"</q>},</td></tr>
<tr><th id="2875">2875</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TLS" title='llvm::PPCII::MO_TLS' data-ref="llvm::PPCII::MO_TLS" data-ref-filename="llvm..PPCII..MO_TLS">MO_TLS</a>, <q>"ppc-tls"</q>}};</td></tr>
<tr><th id="2876">2876</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col5 ref" href="#555TargetFlags" title='TargetFlags' data-ref="555TargetFlags" data-ref-filename="555TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="2877">2877</th><td>}</td></tr>
<tr><th id="2878">2878</th><td></td></tr>
<tr><th id="2879">2879</th><td><a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef" data-ref-filename="llvm..ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="2880">2880</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" title='llvm::PPCInstrInfo::getSerializableBitmaskMachineOperandTargetFlags' data-ref="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo47getSerializableBitmaskMachineOperandTargetFlagsEv">getSerializableBitmaskMachineOperandTargetFlags</dfn>() <em>const</em> {</td></tr>
<tr><th id="2881">2881</th><td>  <b>using</b> <b>namespace</b> <span class="namespace">PPCII</span>;</td></tr>
<tr><th id="2882">2882</th><td>  <em>static</em> <em>const</em> <span class="namespace">std::</span><span class='type' title='std::pair' data-ref="std::pair" data-ref-filename="std..pair">pair</span>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt; <dfn class="local col6 decl" id="556TargetFlags" title='TargetFlags' data-type='const std::pair&lt;unsigned int, const char *&gt; [11]' data-ref="556TargetFlags" data-ref-filename="556TargetFlags">TargetFlags</dfn>[] = {</td></tr>
<tr><th id="2883">2883</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_PLT" title='llvm::PPCII::MO_PLT' data-ref="llvm::PPCII::MO_PLT" data-ref-filename="llvm..PPCII..MO_PLT">MO_PLT</a>, <q>"ppc-plt"</q>},</td></tr>
<tr><th id="2884">2884</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_PIC_FLAG" title='llvm::PPCII::MO_PIC_FLAG' data-ref="llvm::PPCII::MO_PIC_FLAG" data-ref-filename="llvm..PPCII..MO_PIC_FLAG">MO_PIC_FLAG</a>, <q>"ppc-pic"</q>},</td></tr>
<tr><th id="2885">2885</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_PCREL_FLAG" title='llvm::PPCII::MO_PCREL_FLAG' data-ref="llvm::PPCII::MO_PCREL_FLAG" data-ref-filename="llvm..PPCII..MO_PCREL_FLAG">MO_PCREL_FLAG</a>, <q>"ppc-pcrel"</q>},</td></tr>
<tr><th id="2886">2886</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_GOT_FLAG" title='llvm::PPCII::MO_GOT_FLAG' data-ref="llvm::PPCII::MO_GOT_FLAG" data-ref-filename="llvm..PPCII..MO_GOT_FLAG">MO_GOT_FLAG</a>, <q>"ppc-got"</q>},</td></tr>
<tr><th id="2887">2887</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_PCREL_OPT_FLAG" title='llvm::PPCII::MO_PCREL_OPT_FLAG' data-ref="llvm::PPCII::MO_PCREL_OPT_FLAG" data-ref-filename="llvm..PPCII..MO_PCREL_OPT_FLAG">MO_PCREL_OPT_FLAG</a>, <q>"ppc-opt-pcrel"</q>},</td></tr>
<tr><th id="2888">2888</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TLSGD_FLAG" title='llvm::PPCII::MO_TLSGD_FLAG' data-ref="llvm::PPCII::MO_TLSGD_FLAG" data-ref-filename="llvm..PPCII..MO_TLSGD_FLAG">MO_TLSGD_FLAG</a>, <q>"ppc-tlsgd"</q>},</td></tr>
<tr><th id="2889">2889</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TLSLD_FLAG" title='llvm::PPCII::MO_TLSLD_FLAG' data-ref="llvm::PPCII::MO_TLSLD_FLAG" data-ref-filename="llvm..PPCII..MO_TLSLD_FLAG">MO_TLSLD_FLAG</a>, <q>"ppc-tlsld"</q>},</td></tr>
<tr><th id="2890">2890</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_TPREL_FLAG" title='llvm::PPCII::MO_TPREL_FLAG' data-ref="llvm::PPCII::MO_TPREL_FLAG" data-ref-filename="llvm..PPCII..MO_TPREL_FLAG">MO_TPREL_FLAG</a>, <q>"ppc-tprel"</q>},</td></tr>
<tr><th id="2891">2891</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_GOT_TLSGD_PCREL_FLAG" title='llvm::PPCII::MO_GOT_TLSGD_PCREL_FLAG' data-ref="llvm::PPCII::MO_GOT_TLSGD_PCREL_FLAG" data-ref-filename="llvm..PPCII..MO_GOT_TLSGD_PCREL_FLAG">MO_GOT_TLSGD_PCREL_FLAG</a>, <q>"ppc-got-tlsgd-pcrel"</q>},</td></tr>
<tr><th id="2892">2892</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_GOT_TLSLD_PCREL_FLAG" title='llvm::PPCII::MO_GOT_TLSLD_PCREL_FLAG' data-ref="llvm::PPCII::MO_GOT_TLSLD_PCREL_FLAG" data-ref-filename="llvm..PPCII..MO_GOT_TLSLD_PCREL_FLAG">MO_GOT_TLSLD_PCREL_FLAG</a>, <q>"ppc-got-tlsld-pcrel"</q>},</td></tr>
<tr><th id="2893">2893</th><td>      {<a class="enum" href="PPC.h.html#llvm::PPCII::MO_GOT_TPREL_PCREL_FLAG" title='llvm::PPCII::MO_GOT_TPREL_PCREL_FLAG' data-ref="llvm::PPCII::MO_GOT_TPREL_PCREL_FLAG" data-ref-filename="llvm..PPCII..MO_GOT_TPREL_PCREL_FLAG">MO_GOT_TPREL_PCREL_FLAG</a>, <q>"ppc-got-tprel-pcrel"</q>}};</td></tr>
<tr><th id="2894">2894</th><td>  <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm12makeArrayRefERAT0__KT_" title='llvm::makeArrayRef' data-ref="_ZN4llvm12makeArrayRefERAT0__KT_" data-ref-filename="_ZN4llvm12makeArrayRefERAT0__KT_">makeArrayRef</a>(<a class="local col6 ref" href="#556TargetFlags" title='TargetFlags' data-ref="556TargetFlags" data-ref-filename="556TargetFlags">TargetFlags</a>);</td></tr>
<tr><th id="2895">2895</th><td>}</td></tr>
<tr><th id="2896">2896</th><td></td></tr>
<tr><th id="2897">2897</th><td><i>// Expand VSX Memory Pseudo instruction to either a VSX or a FP instruction.</i></td></tr>
<tr><th id="2898">2898</th><td><i>// The VSX versions have the advantage of a full 64-register target whereas</i></td></tr>
<tr><th id="2899">2899</th><td><i>// the FP ones have the advantage of lower latency and higher throughput. So</i></td></tr>
<tr><th id="2900">2900</th><td><i>// what we are after is using the faster instructions in low register pressure</i></td></tr>
<tr><th id="2901">2901</th><td><i>// situations and using the larger register file in high register pressure</i></td></tr>
<tr><th id="2902">2902</th><td><i>// situations.</i></td></tr>
<tr><th id="2903">2903</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="557MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="557MI" data-ref-filename="557MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2904">2904</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="558UpperOpcode" title='UpperOpcode' data-type='unsigned int' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</dfn>, <dfn class="local col9 decl" id="559LowerOpcode" title='LowerOpcode' data-type='unsigned int' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</dfn>;</td></tr>
<tr><th id="2905">2905</th><td>    <b>switch</b> (<a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2906">2906</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>:</td></tr>
<tr><th id="2907">2907</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSP" title='llvm::PPC::LXSSP' data-ref="llvm::PPC::LXSSP" data-ref-filename="llvm..PPC..LXSSP">LXSSP</a>;</td></tr>
<tr><th id="2908">2908</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>;</td></tr>
<tr><th id="2909">2909</th><td>      <b>break</b>;</td></tr>
<tr><th id="2910">2910</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>:</td></tr>
<tr><th id="2911">2911</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSD" title='llvm::PPC::LXSD' data-ref="llvm::PPC::LXSD" data-ref-filename="llvm..PPC..LXSD">LXSD</a>;</td></tr>
<tr><th id="2912">2912</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>;</td></tr>
<tr><th id="2913">2913</th><td>      <b>break</b>;</td></tr>
<tr><th id="2914">2914</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>:</td></tr>
<tr><th id="2915">2915</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSP" title='llvm::PPC::STXSSP' data-ref="llvm::PPC::STXSSP" data-ref-filename="llvm..PPC..STXSSP">STXSSP</a>;</td></tr>
<tr><th id="2916">2916</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>;</td></tr>
<tr><th id="2917">2917</th><td>      <b>break</b>;</td></tr>
<tr><th id="2918">2918</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>:</td></tr>
<tr><th id="2919">2919</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>;</td></tr>
<tr><th id="2920">2920</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>;</td></tr>
<tr><th id="2921">2921</th><td>      <b>break</b>;</td></tr>
<tr><th id="2922">2922</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf32" title='llvm::PPC::XFLOADf32' data-ref="llvm::PPC::XFLOADf32" data-ref-filename="llvm..PPC..XFLOADf32">XFLOADf32</a>:</td></tr>
<tr><th id="2923">2923</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>;</td></tr>
<tr><th id="2924">2924</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSX" title='llvm::PPC::LFSX' data-ref="llvm::PPC::LFSX" data-ref-filename="llvm..PPC..LFSX">LFSX</a>;</td></tr>
<tr><th id="2925">2925</th><td>      <b>break</b>;</td></tr>
<tr><th id="2926">2926</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf64" title='llvm::PPC::XFLOADf64' data-ref="llvm::PPC::XFLOADf64" data-ref-filename="llvm..PPC..XFLOADf64">XFLOADf64</a>:</td></tr>
<tr><th id="2927">2927</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>;</td></tr>
<tr><th id="2928">2928</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDX" title='llvm::PPC::LFDX' data-ref="llvm::PPC::LFDX" data-ref-filename="llvm..PPC..LFDX">LFDX</a>;</td></tr>
<tr><th id="2929">2929</th><td>      <b>break</b>;</td></tr>
<tr><th id="2930">2930</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf32" title='llvm::PPC::XFSTOREf32' data-ref="llvm::PPC::XFSTOREf32" data-ref-filename="llvm..PPC..XFSTOREf32">XFSTOREf32</a>:</td></tr>
<tr><th id="2931">2931</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>;</td></tr>
<tr><th id="2932">2932</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSX" title='llvm::PPC::STFSX' data-ref="llvm::PPC::STFSX" data-ref-filename="llvm..PPC..STFSX">STFSX</a>;</td></tr>
<tr><th id="2933">2933</th><td>      <b>break</b>;</td></tr>
<tr><th id="2934">2934</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf64" title='llvm::PPC::XFSTOREf64' data-ref="llvm::PPC::XFSTOREf64" data-ref-filename="llvm..PPC..XFSTOREf64">XFSTOREf64</a>:</td></tr>
<tr><th id="2935">2935</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>;</td></tr>
<tr><th id="2936">2936</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDX" title='llvm::PPC::STFDX' data-ref="llvm::PPC::STFDX" data-ref-filename="llvm..PPC..STFDX">STFDX</a>;</td></tr>
<tr><th id="2937">2937</th><td>      <b>break</b>;</td></tr>
<tr><th id="2938">2938</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIWAX" title='llvm::PPC::LIWAX' data-ref="llvm::PPC::LIWAX" data-ref-filename="llvm..PPC..LIWAX">LIWAX</a>:</td></tr>
<tr><th id="2939">2939</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSIWAX" title='llvm::PPC::LXSIWAX' data-ref="llvm::PPC::LXSIWAX" data-ref-filename="llvm..PPC..LXSIWAX">LXSIWAX</a>;</td></tr>
<tr><th id="2940">2940</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFIWAX" title='llvm::PPC::LFIWAX' data-ref="llvm::PPC::LFIWAX" data-ref-filename="llvm..PPC..LFIWAX">LFIWAX</a>;</td></tr>
<tr><th id="2941">2941</th><td>      <b>break</b>;</td></tr>
<tr><th id="2942">2942</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIWZX" title='llvm::PPC::LIWZX' data-ref="llvm::PPC::LIWZX" data-ref-filename="llvm..PPC..LIWZX">LIWZX</a>:</td></tr>
<tr><th id="2943">2943</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSIWZX" title='llvm::PPC::LXSIWZX' data-ref="llvm::PPC::LXSIWZX" data-ref-filename="llvm..PPC..LXSIWZX">LXSIWZX</a>;</td></tr>
<tr><th id="2944">2944</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFIWZX" title='llvm::PPC::LFIWZX' data-ref="llvm::PPC::LFIWZX" data-ref-filename="llvm..PPC..LFIWZX">LFIWZX</a>;</td></tr>
<tr><th id="2945">2945</th><td>      <b>break</b>;</td></tr>
<tr><th id="2946">2946</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STIWX" title='llvm::PPC::STIWX' data-ref="llvm::PPC::STIWX" data-ref-filename="llvm..PPC..STIWX">STIWX</a>:</td></tr>
<tr><th id="2947">2947</th><td>      <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSIWX" title='llvm::PPC::STXSIWX' data-ref="llvm::PPC::STXSIWX" data-ref-filename="llvm..PPC..STXSIWX">STXSIWX</a>;</td></tr>
<tr><th id="2948">2948</th><td>      <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFIWX" title='llvm::PPC::STFIWX' data-ref="llvm::PPC::STFIWX" data-ref-filename="llvm..PPC..STFIWX">STFIWX</a>;</td></tr>
<tr><th id="2949">2949</th><td>      <b>break</b>;</td></tr>
<tr><th id="2950">2950</th><td>    <b>default</b>:</td></tr>
<tr><th id="2951">2951</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown Operation!"</q>);</td></tr>
<tr><th id="2952">2952</th><td>    }</td></tr>
<tr><th id="2953">2953</th><td></td></tr>
<tr><th id="2954">2954</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="560TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="560TargetReg" data-ref-filename="560TargetReg">TargetReg</dfn> = <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2955">2955</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="561Opcode" title='Opcode' data-type='unsigned int' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</dfn>;</td></tr>
<tr><th id="2956">2956</th><td>    <b>if</b> ((<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#560TargetReg" title='TargetReg' data-ref="560TargetReg" data-ref-filename="560TargetReg">TargetReg</a> &gt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F0" title='llvm::PPC::F0' data-ref="llvm::PPC::F0" data-ref-filename="llvm..PPC..F0">F0</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#560TargetReg" title='TargetReg' data-ref="560TargetReg" data-ref-filename="560TargetReg">TargetReg</a> &lt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::F31" title='llvm::PPC::F31' data-ref="llvm::PPC::F31" data-ref-filename="llvm..PPC..F31">F31</a>) ||</td></tr>
<tr><th id="2957">2957</th><td>        (<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#560TargetReg" title='TargetReg' data-ref="560TargetReg" data-ref-filename="560TargetReg">TargetReg</a> &gt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> &amp;&amp; <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#560TargetReg" title='TargetReg' data-ref="560TargetReg" data-ref-filename="560TargetReg">TargetReg</a> &lt;= <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL31" title='llvm::PPC::VSL31' data-ref="llvm::PPC::VSL31" data-ref-filename="llvm..PPC..VSL31">VSL31</a>))</td></tr>
<tr><th id="2958">2958</th><td>      <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> = <a class="local col9 ref" href="#559LowerOpcode" title='LowerOpcode' data-ref="559LowerOpcode" data-ref-filename="559LowerOpcode">LowerOpcode</a>;</td></tr>
<tr><th id="2959">2959</th><td>    <b>else</b></td></tr>
<tr><th id="2960">2960</th><td>      <a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a> = <a class="local col8 ref" href="#558UpperOpcode" title='UpperOpcode' data-ref="558UpperOpcode" data-ref-filename="558UpperOpcode">UpperOpcode</a>;</td></tr>
<tr><th id="2961">2961</th><td>    <a class="local col7 ref" href="#557MI" title='MI' data-ref="557MI" data-ref-filename="557MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#561Opcode" title='Opcode' data-ref="561Opcode" data-ref-filename="561Opcode">Opcode</a>));</td></tr>
<tr><th id="2962">2962</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2963">2963</th><td>}</td></tr>
<tr><th id="2964">2964</th><td></td></tr>
<tr><th id="2965">2965</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" title='isAnImmediateOperand' data-type='bool isAnImmediateOperand(const llvm::MachineOperand &amp; MO)' data-ref="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" data-ref-filename="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE">isAnImmediateOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="562MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="562MO" data-ref-filename="562MO">MO</dfn>) {</td></tr>
<tr><th id="2966">2966</th><td>  <b>return</b> <a class="local col2 ref" href="#562MO" title='MO' data-ref="562MO" data-ref-filename="562MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv" data-ref-filename="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() || <a class="local col2 ref" href="#562MO" title='MO' data-ref="562MO" data-ref-filename="562MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() || <a class="local col2 ref" href="#562MO" title='MO' data-ref="562MO" data-ref-filename="562MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>();</td></tr>
<tr><th id="2967">2967</th><td>}</td></tr>
<tr><th id="2968">2968</th><td></td></tr>
<tr><th id="2969">2969</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="563MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="563MI" data-ref-filename="563MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="2970">2970</th><td>  <em>auto</em> &amp;<dfn class="local col4 decl" id="564MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="564MBB" data-ref-filename="564MBB">MBB</dfn> = *<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="2971">2971</th><td>  <em>auto</em> <dfn class="local col5 decl" id="565DL" title='DL' data-type='llvm::DebugLoc' data-ref="565DL" data-ref-filename="565DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2972">2972</th><td></td></tr>
<tr><th id="2973">2973</th><td>  <b>switch</b> (<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="2974">2974</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BUILD_UACC" title='llvm::PPC::BUILD_UACC' data-ref="llvm::PPC::BUILD_UACC" data-ref-filename="llvm..PPC..BUILD_UACC">BUILD_UACC</a>: {</td></tr>
<tr><th id="2975">2975</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col6 decl" id="566ACC" title='ACC' data-type='llvm::MCRegister' data-ref="566ACC" data-ref-filename="566ACC">ACC</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2976">2976</th><td>    <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col7 decl" id="567UACC" title='UACC' data-type='llvm::MCRegister' data-ref="567UACC" data-ref-filename="567UACC">UACC</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2977">2977</th><td>    <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#566ACC" title='ACC' data-ref="566ACC" data-ref-filename="566ACC">ACC</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a> != <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#567UACC" title='UACC' data-ref="567UACC" data-ref-filename="567UACC">UACC</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>) {</td></tr>
<tr><th id="2978">2978</th><td>      <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col8 decl" id="568SrcVSR" title='SrcVSR' data-type='llvm::MCRegister' data-ref="568SrcVSR" data-ref-filename="568SrcVSR">SrcVSR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col7 ref" href="#567UACC" title='UACC' data-ref="567UACC" data-ref-filename="567UACC">UACC</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::UACC0" title='llvm::PPC::UACC0' data-ref="llvm::PPC::UACC0" data-ref-filename="llvm..PPC..UACC0">UACC0</a>) * <var>4</var>;</td></tr>
<tr><th id="2979">2979</th><td>      <a class="type" href="../../../include/llvm/MC/MCRegister.h.html#llvm::MCRegister" title='llvm::MCRegister' data-ref="llvm::MCRegister" data-ref-filename="llvm..MCRegister">MCRegister</a> <dfn class="local col9 decl" id="569DstVSR" title='DstVSR' data-type='llvm::MCRegister' data-ref="569DstVSR" data-ref-filename="569DstVSR">DstVSR</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSL0" title='llvm::PPC::VSL0' data-ref="llvm::PPC::VSL0" data-ref-filename="llvm..PPC..VSL0">VSL0</a> + (<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col6 ref" href="#566ACC" title='ACC' data-ref="566ACC" data-ref-filename="566ACC">ACC</a> - <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ACC0" title='llvm::PPC::ACC0' data-ref="llvm::PPC::ACC0" data-ref-filename="llvm..PPC..ACC0">ACC0</a>) * <var>4</var>;</td></tr>
<tr><th id="2980">2980</th><td>      <i>// FIXME: This can easily be improved to look up to the top of the MBB</i></td></tr>
<tr><th id="2981">2981</th><td><i>      // to see if the inputs are XXLOR's. If they are and SrcReg is killed,</i></td></tr>
<tr><th id="2982">2982</th><td><i>      // we can just re-target any such XXLOR's to DstVSR + offset.</i></td></tr>
<tr><th id="2983">2983</th><td>      <b>for</b> (<em>int</em> <dfn class="local col0 decl" id="570VecNo" title='VecNo' data-type='int' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</dfn> = <var>0</var>; <a class="local col0 ref" href="#570VecNo" title='VecNo' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</a> &lt; <var>4</var>; <a class="local col0 ref" href="#570VecNo" title='VecNo' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</a>++)</td></tr>
<tr><th id="2984">2984</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#564MBB" title='MBB' data-ref="564MBB" data-ref-filename="564MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>, <a class="local col5 ref" href="#565DL" title='DL' data-ref="565DL" data-ref-filename="565DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XXLOR" title='llvm::PPC::XXLOR' data-ref="llvm::PPC::XXLOR" data-ref-filename="llvm..PPC..XXLOR">XXLOR</a>), <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#569DstVSR" title='DstVSR' data-ref="569DstVSR" data-ref-filename="569DstVSR">DstVSR</a> + <a class="local col0 ref" href="#570VecNo" title='VecNo' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</a>)</td></tr>
<tr><th id="2985">2985</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#568SrcVSR" title='SrcVSR' data-ref="568SrcVSR" data-ref-filename="568SrcVSR">SrcVSR</a> + <a class="local col0 ref" href="#570VecNo" title='VecNo' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</a>)</td></tr>
<tr><th id="2986">2986</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#568SrcVSR" title='SrcVSR' data-ref="568SrcVSR" data-ref-filename="568SrcVSR">SrcVSR</a> + <a class="local col0 ref" href="#570VecNo" title='VecNo' data-ref="570VecNo" data-ref-filename="570VecNo">VecNo</a>);</td></tr>
<tr><th id="2987">2987</th><td>    }</td></tr>
<tr><th id="2988">2988</th><td>    <i>// BUILD_UACC is expanded to 4 copies of the underlying vsx regisers.</i></td></tr>
<tr><th id="2989">2989</th><td><i>    // So after building the 4 copies, we can replace the BUILD_UACC instruction</i></td></tr>
<tr><th id="2990">2990</th><td><i>    // with a NOP.</i></td></tr>
<tr><th id="2991">2991</th><td>    <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="2992">2992</th><td>  }</td></tr>
<tr><th id="2993">2993</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::KILL_PAIR" title='llvm::PPC::KILL_PAIR' data-ref="llvm::PPC::KILL_PAIR" data-ref-filename="llvm..PPC..KILL_PAIR">KILL_PAIR</a>: {</td></tr>
<tr><th id="2994">2994</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::UNENCODED_NOP" title='llvm::PPC::UNENCODED_NOP' data-ref="llvm::PPC::UNENCODED_NOP" data-ref-filename="llvm..PPC..UNENCODED_NOP">UNENCODED_NOP</a>));</td></tr>
<tr><th id="2995">2995</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2996">2996</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="2997">2997</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2998">2998</th><td>  }</td></tr>
<tr><th id="2999">2999</th><td>  <b>case</b> <span class="namespace">TargetOpcode::</span><a class="enum" href="../../../include/llvm/Support/TargetOpcodes.def.html#135" title='llvm::TargetOpcode::LOAD_STACK_GUARD' data-ref="llvm::TargetOpcode::LOAD_STACK_GUARD" data-ref-filename="llvm..TargetOpcode..LOAD_STACK_GUARD">LOAD_STACK_GUARD</a>: {</td></tr>
<tr><th id="3000">3000</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.isTargetLinux() &amp;&amp;</td></tr>
<tr><th id="3001">3001</th><td>           <q>"Only Linux target is expected to contain LOAD_STACK_GUARD"</q>);</td></tr>
<tr><th id="3002">3002</th><td>    <em>const</em> <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="571Offset" title='Offset' data-type='const int64_t' data-ref="571Offset" data-ref-filename="571Offset">Offset</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? -<var>0x7010</var> : -<var>0x7008</var>;</td></tr>
<tr><th id="3003">3003</th><td>    <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="572Reg" title='Reg' data-type='const unsigned int' data-ref="572Reg" data-ref-filename="572Reg">Reg</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X13" title='llvm::PPC::X13' data-ref="llvm::PPC::X13" data-ref-filename="llvm..PPC..X13">X13</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R2" title='llvm::PPC::R2' data-ref="llvm::PPC::R2" data-ref-filename="llvm..PPC..R2">R2</a>;</td></tr>
<tr><th id="3004">3004</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>));</td></tr>
<tr><th id="3005">3005</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>)</td></tr>
<tr><th id="3006">3006</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#571Offset" title='Offset' data-ref="571Offset" data-ref-filename="571Offset">Offset</a>)</td></tr>
<tr><th id="3007">3007</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#572Reg" title='Reg' data-ref="572Reg" data-ref-filename="572Reg">Reg</a>);</td></tr>
<tr><th id="3008">3008</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3009">3009</th><td>  }</td></tr>
<tr><th id="3010">3010</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>:</td></tr>
<tr><th id="3011">3011</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>:</td></tr>
<tr><th id="3012">3012</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>:</td></tr>
<tr><th id="3013">3013</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>: {</td></tr>
<tr><th id="3014">3014</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasP9Vector() &amp;&amp;</td></tr>
<tr><th id="3015">3015</th><td>           <q>"Invalid D-Form Pseudo-ops on Pre-P9 target."</q>);</td></tr>
<tr><th id="3016">3016</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="3017">3017</th><td>           isAnImmediateOperand(MI.getOperand(<var>1</var>)) &amp;&amp;</td></tr>
<tr><th id="3018">3018</th><td>           <q>"D-form op must have register and immediate operands"</q>);</td></tr>
<tr><th id="3019">3019</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</a>(<span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>);</td></tr>
<tr><th id="3020">3020</th><td>  }</td></tr>
<tr><th id="3021">3021</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf32" title='llvm::PPC::XFLOADf32' data-ref="llvm::PPC::XFLOADf32" data-ref-filename="llvm..PPC..XFLOADf32">XFLOADf32</a>:</td></tr>
<tr><th id="3022">3022</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf32" title='llvm::PPC::XFSTOREf32' data-ref="llvm::PPC::XFSTOREf32" data-ref-filename="llvm..PPC..XFSTOREf32">XFSTOREf32</a>:</td></tr>
<tr><th id="3023">3023</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIWAX" title='llvm::PPC::LIWAX' data-ref="llvm::PPC::LIWAX" data-ref-filename="llvm..PPC..LIWAX">LIWAX</a>:</td></tr>
<tr><th id="3024">3024</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIWZX" title='llvm::PPC::LIWZX' data-ref="llvm::PPC::LIWZX" data-ref-filename="llvm..PPC..LIWZX">LIWZX</a>:</td></tr>
<tr><th id="3025">3025</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STIWX" title='llvm::PPC::STIWX' data-ref="llvm::PPC::STIWX" data-ref-filename="llvm..PPC..STIWX">STIWX</a>: {</td></tr>
<tr><th id="3026">3026</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasP8Vector() &amp;&amp;</td></tr>
<tr><th id="3027">3027</th><td>           <q>"Invalid X-Form Pseudo-ops on Pre-P8 target."</q>);</td></tr>
<tr><th id="3028">3028</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp; MI.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="3029">3029</th><td>           <q>"X-form op must have register and register operands"</q>);</td></tr>
<tr><th id="3030">3030</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</a>(<span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>);</td></tr>
<tr><th id="3031">3031</th><td>  }</td></tr>
<tr><th id="3032">3032</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf64" title='llvm::PPC::XFLOADf64' data-ref="llvm::PPC::XFLOADf64" data-ref-filename="llvm..PPC..XFLOADf64">XFLOADf64</a>:</td></tr>
<tr><th id="3033">3033</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf64" title='llvm::PPC::XFSTOREf64' data-ref="llvm::PPC::XFSTOREf64" data-ref-filename="llvm..PPC..XFSTOREf64">XFSTOREf64</a>: {</td></tr>
<tr><th id="3034">3034</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Subtarget.hasVSX() &amp;&amp;</td></tr>
<tr><th id="3035">3035</th><td>           <q>"Invalid X-Form Pseudo-ops on target that has no VSX."</q>);</td></tr>
<tr><th id="3036">3036</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>2</var>).isReg() &amp;&amp; MI.getOperand(<var>1</var>).isReg() &amp;&amp;</td></tr>
<tr><th id="3037">3037</th><td>           <q>"X-form op must have register and register operands"</q>);</td></tr>
<tr><th id="3038">3038</th><td>    <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandVSXMemPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandVSXMemPseudoERNS_12MachineInstrE">expandVSXMemPseudo</a>(<span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>);</td></tr>
<tr><th id="3039">3039</th><td>  }</td></tr>
<tr><th id="3040">3040</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LD" title='llvm::PPC::SPILLTOVSR_LD' data-ref="llvm::PPC::SPILLTOVSR_LD" data-ref-filename="llvm..PPC..SPILLTOVSR_LD">SPILLTOVSR_LD</a>: {</td></tr>
<tr><th id="3041">3041</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="573TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="573TargetReg" data-ref-filename="573TargetReg">TargetReg</dfn> = <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3042">3042</th><td>    <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#573TargetReg" title='TargetReg' data-ref="573TargetReg" data-ref-filename="573TargetReg">TargetReg</a>)) {</td></tr>
<tr><th id="3043">3043</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>));</td></tr>
<tr><th id="3044">3044</th><td>      <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</a>(<span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>);</td></tr>
<tr><th id="3045">3045</th><td>    }</td></tr>
<tr><th id="3046">3046</th><td>    <b>else</b></td></tr>
<tr><th id="3047">3047</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>));</td></tr>
<tr><th id="3048">3048</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3049">3049</th><td>  }</td></tr>
<tr><th id="3050">3050</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_ST" title='llvm::PPC::SPILLTOVSR_ST' data-ref="llvm::PPC::SPILLTOVSR_ST" data-ref-filename="llvm..PPC..SPILLTOVSR_ST">SPILLTOVSR_ST</a>: {</td></tr>
<tr><th id="3051">3051</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="574SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="574SrcReg" data-ref-filename="574SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3052">3052</th><td>    <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#574SrcReg" title='SrcReg' data-ref="574SrcReg" data-ref-filename="574SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3053">3053</th><td>      <a class="ref" href="#52" title='NumStoreSPILLVSRRCAsVec' data-ref="NumStoreSPILLVSRRCAsVec" data-ref-filename="NumStoreSPILLVSRRCAsVec">NumStoreSPILLVSRRCAsVec</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="3054">3054</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>));</td></tr>
<tr><th id="3055">3055</th><td>      <b>return</b> <a class="virtual member fn" href="#_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::PPCInstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</a>(<span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>);</td></tr>
<tr><th id="3056">3056</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3057">3057</th><td>      <a class="ref" href="#54" title='NumStoreSPILLVSRRCAsGpr' data-ref="NumStoreSPILLVSRRCAsGpr" data-ref-filename="NumStoreSPILLVSRRCAsGpr">NumStoreSPILLVSRRCAsGpr</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="3058">3058</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>));</td></tr>
<tr><th id="3059">3059</th><td>    }</td></tr>
<tr><th id="3060">3060</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3061">3061</th><td>  }</td></tr>
<tr><th id="3062">3062</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_LDX" title='llvm::PPC::SPILLTOVSR_LDX' data-ref="llvm::PPC::SPILLTOVSR_LDX" data-ref-filename="llvm..PPC..SPILLTOVSR_LDX">SPILLTOVSR_LDX</a>: {</td></tr>
<tr><th id="3063">3063</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="575TargetReg" title='TargetReg' data-type='llvm::Register' data-ref="575TargetReg" data-ref-filename="575TargetReg">TargetReg</dfn> = <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3064">3064</th><td>    <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#575TargetReg" title='TargetReg' data-ref="575TargetReg" data-ref-filename="575TargetReg">TargetReg</a>))</td></tr>
<tr><th id="3065">3065</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>));</td></tr>
<tr><th id="3066">3066</th><td>    <b>else</b></td></tr>
<tr><th id="3067">3067</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDX" title='llvm::PPC::LDX' data-ref="llvm::PPC::LDX" data-ref-filename="llvm..PPC..LDX">LDX</a>));</td></tr>
<tr><th id="3068">3068</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3069">3069</th><td>  }</td></tr>
<tr><th id="3070">3070</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SPILLTOVSR_STX" title='llvm::PPC::SPILLTOVSR_STX' data-ref="llvm::PPC::SPILLTOVSR_STX" data-ref-filename="llvm..PPC..SPILLTOVSR_STX">SPILLTOVSR_STX</a>: {</td></tr>
<tr><th id="3071">3071</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="576SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="576SrcReg" data-ref-filename="576SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3072">3072</th><td>    <b>if</b> (<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSFRCRegClass" title='llvm::PPC::VSFRCRegClass' data-ref="llvm::PPC::VSFRCRegClass" data-ref-filename="llvm..PPC..VSFRCRegClass">VSFRCRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#576SrcReg" title='SrcReg' data-ref="576SrcReg" data-ref-filename="576SrcReg">SrcReg</a>)) {</td></tr>
<tr><th id="3073">3073</th><td>      <a class="ref" href="#52" title='NumStoreSPILLVSRRCAsVec' data-ref="NumStoreSPILLVSRRCAsVec" data-ref-filename="NumStoreSPILLVSRRCAsVec">NumStoreSPILLVSRRCAsVec</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="3074">3074</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>));</td></tr>
<tr><th id="3075">3075</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3076">3076</th><td>      <a class="ref" href="#54" title='NumStoreSPILLVSRRCAsGpr' data-ref="NumStoreSPILLVSRRCAsGpr" data-ref-filename="NumStoreSPILLVSRRCAsGpr">NumStoreSPILLVSRRCAsGpr</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="3077">3077</th><td>      <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDX" title='llvm::PPC::STDX' data-ref="llvm::PPC::STDX" data-ref-filename="llvm..PPC..STDX">STDX</a>));</td></tr>
<tr><th id="3078">3078</th><td>    }</td></tr>
<tr><th id="3079">3079</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3080">3080</th><td>  }</td></tr>
<tr><th id="3081">3081</th><td></td></tr>
<tr><th id="3082">3082</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CFENCE8" title='llvm::PPC::CFENCE8' data-ref="llvm::PPC::CFENCE8" data-ref-filename="llvm..PPC..CFENCE8">CFENCE8</a>: {</td></tr>
<tr><th id="3083">3083</th><td>    <em>auto</em> <dfn class="local col7 decl" id="577Val" title='Val' data-type='llvm::Register' data-ref="577Val" data-ref-filename="577Val">Val</dfn> = <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3084">3084</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#564MBB" title='MBB' data-ref="564MBB" data-ref-filename="564MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>, <a class="local col5 ref" href="#565DL" title='DL' data-ref="565DL" data-ref-filename="565DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7" title='llvm::PPC::CR7' data-ref="llvm::PPC::CR7" data-ref-filename="llvm..PPC..CR7">CR7</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#577Val" title='Val' data-ref="577Val" data-ref-filename="577Val">Val</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#577Val" title='Val' data-ref="577Val" data-ref-filename="577Val">Val</a>);</td></tr>
<tr><th id="3085">3085</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#564MBB" title='MBB' data-ref="564MBB" data-ref-filename="564MBB">MBB</a></span>, <span class='refarg'><a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a></span>, <a class="local col5 ref" href="#565DL" title='DL' data-ref="565DL" data-ref-filename="565DL">DL</a>, <a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CTRL_DEP" title='llvm::PPC::CTRL_DEP' data-ref="llvm::PPC::CTRL_DEP" data-ref-filename="llvm..PPC..CTRL_DEP">CTRL_DEP</a>))</td></tr>
<tr><th id="3086">3086</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">PPC::</span><a class="enum" href="MCTargetDesc/PPCPredicates.h.html#llvm::PPC::PRED_NE_MINUS" title='llvm::PPC::PRED_NE_MINUS' data-ref="llvm::PPC::PRED_NE_MINUS" data-ref-filename="llvm..PPC..PRED_NE_MINUS">PRED_NE_MINUS</a>)</td></tr>
<tr><th id="3087">3087</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR7" title='llvm::PPC::CR7' data-ref="llvm::PPC::CR7" data-ref-filename="llvm..PPC..CR7">CR7</a>)</td></tr>
<tr><th id="3088">3088</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>);</td></tr>
<tr><th id="3089">3089</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISYNC" title='llvm::PPC::ISYNC' data-ref="llvm::PPC::ISYNC" data-ref-filename="llvm..PPC..ISYNC">ISYNC</a>));</td></tr>
<tr><th id="3090">3090</th><td>    <a class="local col3 ref" href="#563MI" title='MI' data-ref="563MI" data-ref-filename="563MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>0</var>);</td></tr>
<tr><th id="3091">3091</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3092">3092</th><td>  }</td></tr>
<tr><th id="3093">3093</th><td>  }</td></tr>
<tr><th id="3094">3094</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3095">3095</th><td>}</td></tr>
<tr><th id="3096">3096</th><td></td></tr>
<tr><th id="3097">3097</th><td><i  data-doc="_ZL9selectReglljjjj">// Essentially a compile-time implementation of a compare-&gt;isel sequence.</i></td></tr>
<tr><th id="3098">3098</th><td><i  data-doc="_ZL9selectReglljjjj">// It takes two constants to compare, along with the true/false registers</i></td></tr>
<tr><th id="3099">3099</th><td><i  data-doc="_ZL9selectReglljjjj">// and the comparison type (as a subreg to a CR field) and returns one</i></td></tr>
<tr><th id="3100">3100</th><td><i  data-doc="_ZL9selectReglljjjj">// of the true/false registers, depending on the comparison results.</i></td></tr>
<tr><th id="3101">3101</th><td><em>static</em> <em>unsigned</em> <dfn class="tu decl def fn" id="_ZL9selectReglljjjj" title='selectReg' data-type='unsigned int selectReg(int64_t Imm1, int64_t Imm2, unsigned int CompareOpc, unsigned int TrueReg, unsigned int FalseReg, unsigned int CRSubReg)' data-ref="_ZL9selectReglljjjj" data-ref-filename="_ZL9selectReglljjjj">selectReg</dfn>(<a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="578Imm1" title='Imm1' data-type='int64_t' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="579Imm2" title='Imm2' data-type='int64_t' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="580CompareOpc" title='CompareOpc' data-type='unsigned int' data-ref="580CompareOpc" data-ref-filename="580CompareOpc">CompareOpc</dfn>,</td></tr>
<tr><th id="3102">3102</th><td>                          <em>unsigned</em> <dfn class="local col1 decl" id="581TrueReg" title='TrueReg' data-type='unsigned int' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="582FalseReg" title='FalseReg' data-type='unsigned int' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</dfn>,</td></tr>
<tr><th id="3103">3103</th><td>                          <em>unsigned</em> <dfn class="local col3 decl" id="583CRSubReg" title='CRSubReg' data-type='unsigned int' data-ref="583CRSubReg" data-ref-filename="583CRSubReg">CRSubReg</dfn>) {</td></tr>
<tr><th id="3104">3104</th><td>  <i>// Signed comparisons. The immediates are assumed to be sign-extended.</i></td></tr>
<tr><th id="3105">3105</th><td>  <b>if</b> (<a class="local col0 ref" href="#580CompareOpc" title='CompareOpc' data-ref="580CompareOpc" data-ref-filename="580CompareOpc">CompareOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a> || <a class="local col0 ref" href="#580CompareOpc" title='CompareOpc' data-ref="580CompareOpc" data-ref-filename="580CompareOpc">CompareOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>) {</td></tr>
<tr><th id="3106">3106</th><td>    <b>switch</b> (<a class="local col3 ref" href="#583CRSubReg" title='CRSubReg' data-ref="583CRSubReg" data-ref-filename="583CRSubReg">CRSubReg</a>) {</td></tr>
<tr><th id="3107">3107</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown integer comparison type."</q>);</td></tr>
<tr><th id="3108">3108</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>:</td></tr>
<tr><th id="3109">3109</th><td>      <b>return</b> <a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> &lt; <a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3110">3110</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>:</td></tr>
<tr><th id="3111">3111</th><td>      <b>return</b> <a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> &gt; <a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3112">3112</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_eq" title='llvm::PPC::sub_eq' data-ref="llvm::PPC::sub_eq" data-ref-filename="llvm..PPC..sub_eq">sub_eq</a>:</td></tr>
<tr><th id="3113">3113</th><td>      <b>return</b> <a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> == <a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3114">3114</th><td>    }</td></tr>
<tr><th id="3115">3115</th><td>  }</td></tr>
<tr><th id="3116">3116</th><td>  <i>// Unsigned comparisons.</i></td></tr>
<tr><th id="3117">3117</th><td>  <b>else</b> <b>if</b> (<a class="local col0 ref" href="#580CompareOpc" title='CompareOpc' data-ref="580CompareOpc" data-ref-filename="580CompareOpc">CompareOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a> || <a class="local col0 ref" href="#580CompareOpc" title='CompareOpc' data-ref="580CompareOpc" data-ref-filename="580CompareOpc">CompareOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a>) {</td></tr>
<tr><th id="3118">3118</th><td>    <b>switch</b> (<a class="local col3 ref" href="#583CRSubReg" title='CRSubReg' data-ref="583CRSubReg" data-ref-filename="583CRSubReg">CRSubReg</a>) {</td></tr>
<tr><th id="3119">3119</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown integer comparison type."</q>);</td></tr>
<tr><th id="3120">3120</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_lt" title='llvm::PPC::sub_lt' data-ref="llvm::PPC::sub_lt" data-ref-filename="llvm..PPC..sub_lt">sub_lt</a>:</td></tr>
<tr><th id="3121">3121</th><td>      <b>return</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> &lt; (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3122">3122</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_gt" title='llvm::PPC::sub_gt' data-ref="llvm::PPC::sub_gt" data-ref-filename="llvm..PPC..sub_gt">sub_gt</a>:</td></tr>
<tr><th id="3123">3123</th><td>      <b>return</b> (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> &gt; (<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3124">3124</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::sub_eq" title='llvm::PPC::sub_eq' data-ref="llvm::PPC::sub_eq" data-ref-filename="llvm..PPC..sub_eq">sub_eq</a>:</td></tr>
<tr><th id="3125">3125</th><td>      <b>return</b> <a class="local col8 ref" href="#578Imm1" title='Imm1' data-ref="578Imm1" data-ref-filename="578Imm1">Imm1</a> == <a class="local col9 ref" href="#579Imm2" title='Imm2' data-ref="579Imm2" data-ref-filename="579Imm2">Imm2</a> ? <a class="local col1 ref" href="#581TrueReg" title='TrueReg' data-ref="581TrueReg" data-ref-filename="581TrueReg">TrueReg</a> : <a class="local col2 ref" href="#582FalseReg" title='FalseReg' data-ref="582FalseReg" data-ref-filename="582FalseReg">FalseReg</a>;</td></tr>
<tr><th id="3126">3126</th><td>    }</td></tr>
<tr><th id="3127">3127</th><td>  }</td></tr>
<tr><th id="3128">3128</th><td>  <b>return</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::NoRegister" title='llvm::PPC::NoRegister' data-ref="llvm::PPC::NoRegister" data-ref-filename="llvm..PPC..NoRegister">NoRegister</a>;</td></tr>
<tr><th id="3129">3129</th><td>}</td></tr>
<tr><th id="3130">3130</th><td></td></tr>
<tr><th id="3131">3131</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="584MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="584MI" data-ref-filename="584MI">MI</dfn>,</td></tr>
<tr><th id="3132">3132</th><td>                                              <em>unsigned</em> <dfn class="local col5 decl" id="585OpNo" title='OpNo' data-type='unsigned int' data-ref="585OpNo" data-ref-filename="585OpNo">OpNo</dfn>,</td></tr>
<tr><th id="3133">3133</th><td>                                              <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="586Imm" title='Imm' data-type='int64_t' data-ref="586Imm" data-ref-filename="586Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3134">3134</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(OpNo).isReg() &amp;&amp; <q>"Operand must be a REG"</q>);</td></tr>
<tr><th id="3135">3135</th><td>  <i>// Replace the REG with the Immediate.</i></td></tr>
<tr><th id="3136">3136</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="587InUseReg" title='InUseReg' data-type='llvm::Register' data-ref="587InUseReg" data-ref-filename="587InUseReg">InUseReg</dfn> = <a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#585OpNo" title='OpNo' data-ref="585OpNo" data-ref-filename="585OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3137">3137</th><td>  <a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#585OpNo" title='OpNo' data-ref="585OpNo" data-ref-filename="585OpNo">OpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<a class="local col6 ref" href="#586Imm" title='Imm' data-ref="586Imm" data-ref-filename="586Imm">Imm</a>);</td></tr>
<tr><th id="3138">3138</th><td></td></tr>
<tr><th id="3139">3139</th><td>  <b>if</b> (<a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17implicit_operandsEv" title='llvm::MachineInstr::implicit_operands' data-ref="_ZN4llvm12MachineInstr17implicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17implicit_operandsEv">implicit_operands</a>().<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5emptyEv" title='llvm::iterator_range::empty' data-ref="_ZNK4llvm14iterator_range5emptyEv" data-ref-filename="_ZNK4llvm14iterator_range5emptyEv">empty</a>())</td></tr>
<tr><th id="3140">3140</th><td>    <b>return</b>;</td></tr>
<tr><th id="3141">3141</th><td></td></tr>
<tr><th id="3142">3142</th><td>  <i>// We need to make sure that the MI didn't have any implicit use</i></td></tr>
<tr><th id="3143">3143</th><td><i>  // of this REG any more.</i></td></tr>
<tr><th id="3144">3144</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="588TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="588TRI" data-ref-filename="588TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3145">3145</th><td>  <em>int</em> <dfn class="local col9 decl" id="589UseOpIdx" title='UseOpIdx' data-type='int' data-ref="589UseOpIdx" data-ref-filename="589UseOpIdx">UseOpIdx</dfn> = <a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#587InUseReg" title='InUseReg' data-ref="587InUseReg" data-ref-filename="587InUseReg">InUseReg</a>, <b>false</b>, <a class="local col8 ref" href="#588TRI" title='TRI' data-ref="588TRI" data-ref-filename="588TRI">TRI</a>);</td></tr>
<tr><th id="3146">3146</th><td>  <b>if</b> (<a class="local col9 ref" href="#589UseOpIdx" title='UseOpIdx' data-ref="589UseOpIdx" data-ref-filename="589UseOpIdx">UseOpIdx</a> &gt;= <var>0</var>) {</td></tr>
<tr><th id="3147">3147</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="590MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="590MO" data-ref-filename="590MO">MO</dfn> = <a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#589UseOpIdx" title='UseOpIdx' data-ref="589UseOpIdx" data-ref-filename="589UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="3148">3148</th><td>    <b>if</b> (<a class="local col0 ref" href="#590MO" title='MO' data-ref="590MO" data-ref-filename="590MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="3149">3149</th><td>      <i>// The operands must always be in the following order:</i></td></tr>
<tr><th id="3150">3150</th><td><i>      // - explicit reg defs,</i></td></tr>
<tr><th id="3151">3151</th><td><i>      // - other explicit operands (reg uses, immediates, etc.),</i></td></tr>
<tr><th id="3152">3152</th><td><i>      // - implicit reg defs</i></td></tr>
<tr><th id="3153">3153</th><td><i>      // - implicit reg uses</i></td></tr>
<tr><th id="3154">3154</th><td><i>      // Therefore, removing the implicit operand won't change the explicit</i></td></tr>
<tr><th id="3155">3155</th><td><i>      // operands layout.</i></td></tr>
<tr><th id="3156">3156</th><td>      <a class="local col4 ref" href="#584MI" title='MI' data-ref="584MI" data-ref-filename="584MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col9 ref" href="#589UseOpIdx" title='UseOpIdx' data-ref="589UseOpIdx" data-ref-filename="589UseOpIdx">UseOpIdx</a>);</td></tr>
<tr><th id="3157">3157</th><td>  }</td></tr>
<tr><th id="3158">3158</th><td>}</td></tr>
<tr><th id="3159">3159</th><td></td></tr>
<tr><th id="3160">3160</th><td><i>// Replace an instruction with one that materializes a constant (and sets</i></td></tr>
<tr><th id="3161">3161</th><td><i>// CR0 if the original instruction was a record-form instruction).</i></td></tr>
<tr><th id="3162">3162</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="591MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="591MI" data-ref-filename="591MI">MI</dfn>,</td></tr>
<tr><th id="3163">3163</th><td>                                      <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo" data-ref-filename="llvm..LoadImmediateInfo">LoadImmediateInfo</a> &amp;<dfn class="local col2 decl" id="592LII" title='LII' data-type='const llvm::LoadImmediateInfo &amp;' data-ref="592LII" data-ref-filename="592LII">LII</dfn>) <em>const</em> {</td></tr>
<tr><th id="3164">3164</th><td>  <i>// Remove existing operands.</i></td></tr>
<tr><th id="3165">3165</th><td>  <em>int</em> <dfn class="local col3 decl" id="593OperandToKeep" title='OperandToKeep' data-type='int' data-ref="593OperandToKeep" data-ref-filename="593OperandToKeep">OperandToKeep</dfn> = <a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR" data-ref-filename="llvm..LoadImmediateInfo..SetCR">SetCR</a> ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="3166">3166</th><td>  <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="594i" title='i' data-type='int' data-ref="594i" data-ref-filename="594i">i</dfn> = <a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col4 ref" href="#594i" title='i' data-ref="594i" data-ref-filename="594i">i</a> &gt; <a class="local col3 ref" href="#593OperandToKeep" title='OperandToKeep' data-ref="593OperandToKeep" data-ref-filename="593OperandToKeep">OperandToKeep</a>; <a class="local col4 ref" href="#594i" title='i' data-ref="594i" data-ref-filename="594i">i</a>--)</td></tr>
<tr><th id="3167">3167</th><td>    <a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col4 ref" href="#594i" title='i' data-ref="594i" data-ref-filename="594i">i</a>);</td></tr>
<tr><th id="3168">3168</th><td></td></tr>
<tr><th id="3169">3169</th><td>  <i>// Replace the instruction.</i></td></tr>
<tr><th id="3170">3170</th><td>  <b>if</b> (<a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR" data-ref-filename="llvm..LoadImmediateInfo..SetCR">SetCR</a>) {</td></tr>
<tr><th id="3171">3171</th><td>    <a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit" data-ref-filename="llvm..LoadImmediateInfo..Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a>));</td></tr>
<tr><th id="3172">3172</th><td>    <i>// Set the immediate.</i></td></tr>
<tr><th id="3173">3173</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>)</td></tr>
<tr><th id="3174">3174</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm" data-ref-filename="llvm..LoadImmediateInfo..Imm">Imm</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CR0" title='llvm::PPC::CR0' data-ref="llvm::PPC::CR0" data-ref-filename="llvm..PPC..CR0">CR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="3175">3175</th><td>    <b>return</b>;</td></tr>
<tr><th id="3176">3176</th><td>  }</td></tr>
<tr><th id="3177">3177</th><td>  <b>else</b></td></tr>
<tr><th id="3178">3178</th><td>    <a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit" data-ref-filename="llvm..LoadImmediateInfo..Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>));</td></tr>
<tr><th id="3179">3179</th><td></td></tr>
<tr><th id="3180">3180</th><td>  <i>// Set the immediate.</i></td></tr>
<tr><th id="3181">3181</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col1 ref" href="#591MI" title='MI' data-ref="591MI" data-ref-filename="591MI">MI</a>)</td></tr>
<tr><th id="3182">3182</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#592LII" title='LII' data-ref="592LII" data-ref-filename="592LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm" data-ref-filename="llvm..LoadImmediateInfo..Imm">Imm</a>);</td></tr>
<tr><th id="3183">3183</th><td>}</td></tr>
<tr><th id="3184">3184</th><td></td></tr>
<tr><th id="3185">3185</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" title='llvm::PPCInstrInfo::getDefMIPostRA' data-ref="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb">getDefMIPostRA</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="595Reg" title='Reg' data-type='unsigned int' data-ref="595Reg" data-ref-filename="595Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="596MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="596MI" data-ref-filename="596MI">MI</dfn>,</td></tr>
<tr><th id="3186">3186</th><td>                                           <em>bool</em> &amp;<dfn class="local col7 decl" id="597SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="597SeenIntermediateUse" data-ref-filename="597SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em> {</td></tr>
<tr><th id="3187">3187</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getParent()-&gt;getParent()-&gt;getRegInfo().isSSA() &amp;&amp;</td></tr>
<tr><th id="3188">3188</th><td>         <q>"Should be called after register allocation."</q>);</td></tr>
<tr><th id="3189">3189</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="598TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="598TRI" data-ref-filename="598TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3190">3190</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col9 decl" id="599E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="599E" data-ref-filename="599E">E</dfn> = <a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI" data-ref-filename="596MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>(), <dfn class="local col0 decl" id="600It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="600It" data-ref-filename="600It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col6 ref" href="#596MI" title='MI' data-ref="596MI" data-ref-filename="596MI">MI</a>;</td></tr>
<tr><th id="3191">3191</th><td>  <a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="3192">3192</th><td>  <a class="local col7 ref" href="#597SeenIntermediateUse" title='SeenIntermediateUse' data-ref="597SeenIntermediateUse" data-ref-filename="597SeenIntermediateUse">SeenIntermediateUse</a> = <b>false</b>;</td></tr>
<tr><th id="3193">3193</th><td>  <b>for</b> (; <a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#599E" title='E' data-ref="599E" data-ref-filename="599E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a>) {</td></tr>
<tr><th id="3194">3194</th><td>    <b>if</b> (<a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#595Reg" title='Reg' data-ref="595Reg" data-ref-filename="595Reg">Reg</a>, <a class="local col8 ref" href="#598TRI" title='TRI' data-ref="598TRI" data-ref-filename="598TRI">TRI</a>))</td></tr>
<tr><th id="3195">3195</th><td>      <b>return</b> &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a>;</td></tr>
<tr><th id="3196">3196</th><td>    <b>if</b> (<a class="local col0 ref" href="#600It" title='It' data-ref="600It" data-ref-filename="600It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::readsRegister' data-ref="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13readsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">readsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#595Reg" title='Reg' data-ref="595Reg" data-ref-filename="595Reg">Reg</a>, <a class="local col8 ref" href="#598TRI" title='TRI' data-ref="598TRI" data-ref-filename="598TRI">TRI</a>))</td></tr>
<tr><th id="3197">3197</th><td>      <a class="local col7 ref" href="#597SeenIntermediateUse" title='SeenIntermediateUse' data-ref="597SeenIntermediateUse" data-ref-filename="597SeenIntermediateUse">SeenIntermediateUse</a> = <b>true</b>;</td></tr>
<tr><th id="3198">3198</th><td>  }</td></tr>
<tr><th id="3199">3199</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3200">3200</th><td>}</td></tr>
<tr><th id="3201">3201</th><td></td></tr>
<tr><th id="3202">3202</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</dfn>(</td></tr>
<tr><th id="3203">3203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="601MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="601MI" data-ref-filename="601MI">MI</dfn>,</td></tr>
<tr><th id="3204">3204</th><td>  <em>unsigned</em> &amp;<dfn class="local col2 decl" id="602OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int &amp;' data-ref="602OpNoForForwarding" data-ref-filename="602OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="3205">3205</th><td>  <em>bool</em> &amp;<dfn class="local col3 decl" id="603SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool &amp;' data-ref="603SeenIntermediateUse" data-ref-filename="603SeenIntermediateUse">SeenIntermediateUse</dfn>) <em>const</em> {</td></tr>
<tr><th id="3206">3206</th><td>  <a class="local col2 ref" href="#602OpNoForForwarding" title='OpNoForForwarding' data-ref="602OpNoForForwarding" data-ref-filename="602OpNoForForwarding">OpNoForForwarding</a> = ~<var>0U</var>;</td></tr>
<tr><th id="3207">3207</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="604DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3208">3208</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="605MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="605MRI" data-ref-filename="605MRI">MRI</dfn> = &amp;<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3209">3209</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="606TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="606TRI" data-ref-filename="606TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="3210">3210</th><td>  <i>// If we're in SSA, get the defs through the MRI. Otherwise, only look</i></td></tr>
<tr><th id="3211">3211</th><td><i>  // within the basic block to see if the register is defined using an</i></td></tr>
<tr><th id="3212">3212</th><td><i>  // LI/LI8/ADDI/ADDI8.</i></td></tr>
<tr><th id="3213">3213</th><td>  <b>if</b> (<a class="local col5 ref" href="#605MRI" title='MRI' data-ref="605MRI" data-ref-filename="605MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="3214">3214</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="607i" title='i' data-type='int' data-ref="607i" data-ref-filename="607i">i</dfn> = <var>1</var>, <dfn class="local col8 decl" id="608e" title='e' data-type='int' data-ref="608e" data-ref-filename="608e">e</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#607i" title='i' data-ref="607i" data-ref-filename="607i">i</a> &lt; <a class="local col8 ref" href="#608e" title='e' data-ref="608e" data-ref-filename="608e">e</a>; <a class="local col7 ref" href="#607i" title='i' data-ref="607i" data-ref-filename="607i">i</a>++) {</td></tr>
<tr><th id="3215">3215</th><td>      <b>if</b> (!<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#607i" title='i' data-ref="607i" data-ref-filename="607i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3216">3216</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3217">3217</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="609Reg" title='Reg' data-type='llvm::Register' data-ref="609Reg" data-ref-filename="609Reg">Reg</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#607i" title='i' data-ref="607i" data-ref-filename="607i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3218">3218</th><td>      <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#609Reg" title='Reg' data-ref="609Reg" data-ref-filename="609Reg">Reg</a>))</td></tr>
<tr><th id="3219">3219</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3220">3220</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="610TrueReg" title='TrueReg' data-type='unsigned int' data-ref="610TrueReg" data-ref-filename="610TrueReg">TrueReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col6 ref" href="#606TRI" title='TRI' data-ref="606TRI" data-ref-filename="606TRI">TRI</a>-&gt;<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" title='llvm::TargetRegisterInfo::lookThruCopyLike' data-ref="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo16lookThruCopyLikeENS_8RegisterEPKNS_19MachineRegisterInfoE">lookThruCopyLike</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#609Reg" title='Reg' data-ref="609Reg" data-ref-filename="609Reg">Reg</a>, <a class="local col5 ref" href="#605MRI" title='MRI' data-ref="605MRI" data-ref-filename="605MRI">MRI</a>);</td></tr>
<tr><th id="3221">3221</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col0 ref" href="#610TrueReg" title='TrueReg' data-ref="610TrueReg" data-ref-filename="610TrueReg">TrueReg</a>)) {</td></tr>
<tr><th id="3222">3222</th><td>        <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a> = <a class="local col5 ref" href="#605MRI" title='MRI' data-ref="605MRI" data-ref-filename="605MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#610TrueReg" title='TrueReg' data-ref="610TrueReg" data-ref-filename="610TrueReg">TrueReg</a>);</td></tr>
<tr><th id="3223">3223</th><td>        <b>if</b> (<a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> || <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> ||</td></tr>
<tr><th id="3224">3224</th><td>            <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> ||</td></tr>
<tr><th id="3225">3225</th><td>            <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>) {</td></tr>
<tr><th id="3226">3226</th><td>          <a class="local col2 ref" href="#602OpNoForForwarding" title='OpNoForForwarding' data-ref="602OpNoForForwarding" data-ref-filename="602OpNoForForwarding">OpNoForForwarding</a> = <a class="local col7 ref" href="#607i" title='i' data-ref="607i" data-ref-filename="607i">i</a>;</td></tr>
<tr><th id="3227">3227</th><td>          <i>// The ADDI and LI operand maybe exist in one instruction at same</i></td></tr>
<tr><th id="3228">3228</th><td><i>          // time. we prefer to fold LI operand as LI only has one Imm operand</i></td></tr>
<tr><th id="3229">3229</th><td><i>          // and is more possible to be converted. So if current DefMI is</i></td></tr>
<tr><th id="3230">3230</th><td><i>          // ADDI/ADDI8, we continue to find possible LI/LI8.</i></td></tr>
<tr><th id="3231">3231</th><td>          <b>if</b> (<a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> || <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>)</td></tr>
<tr><th id="3232">3232</th><td>            <b>break</b>;</td></tr>
<tr><th id="3233">3233</th><td>        }</td></tr>
<tr><th id="3234">3234</th><td>      }</td></tr>
<tr><th id="3235">3235</th><td>    }</td></tr>
<tr><th id="3236">3236</th><td>  } <b>else</b> {</td></tr>
<tr><th id="3237">3237</th><td>    <i>// Looking back through the definition for each operand could be expensive,</i></td></tr>
<tr><th id="3238">3238</th><td><i>    // so exit early if this isn't an instruction that either has an immediate</i></td></tr>
<tr><th id="3239">3239</th><td><i>    // form or is already an immediate form that we can handle.</i></td></tr>
<tr><th id="3240">3240</th><td>    <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#78" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev" data-ref-filename="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col1 decl" id="611III" title='III' data-type='llvm::ImmInstrInfo' data-ref="611III" data-ref-filename="611III">III</dfn>;</td></tr>
<tr><th id="3241">3241</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="612Opc" title='Opc' data-type='unsigned int' data-ref="612Opc" data-ref-filename="612Opc">Opc</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3242">3242</th><td>    <em>bool</em> <dfn class="local col3 decl" id="613ConvertibleImmForm" title='ConvertibleImmForm' data-type='bool' data-ref="613ConvertibleImmForm" data-ref-filename="613ConvertibleImmForm">ConvertibleImmForm</dfn> =</td></tr>
<tr><th id="3243">3243</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a> ||</td></tr>
<tr><th id="3244">3244</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a> ||</td></tr>
<tr><th id="3245">3245</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI" title='llvm::PPC::XORI' data-ref="llvm::PPC::XORI" data-ref-filename="llvm..PPC..XORI">XORI</a> ||</td></tr>
<tr><th id="3246">3246</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI8" title='llvm::PPC::XORI8' data-ref="llvm::PPC::XORI8" data-ref-filename="llvm..PPC..XORI8">XORI8</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a> ||</td></tr>
<tr><th id="3247">3247</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32" title='llvm::PPC::RLDICL_32' data-ref="llvm::PPC::RLDICL_32" data-ref-filename="llvm..PPC..RLDICL_32">RLDICL_32</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32_64" title='llvm::PPC::RLDICL_32_64' data-ref="llvm::PPC::RLDICL_32_64" data-ref-filename="llvm..PPC..RLDICL_32_64">RLDICL_32_64</a> ||</td></tr>
<tr><th id="3248">3248</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> ||</td></tr>
<tr><th id="3249">3249</th><td>        <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="3250">3250</th><td>    <em>bool</em> <dfn class="local col4 decl" id="614IsVFReg" title='IsVFReg' data-type='bool' data-ref="614IsVFReg" data-ref-filename="614IsVFReg">IsVFReg</dfn> = (<a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp; <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="3251">3251</th><td>                       ? <a class="member fn" href="PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3252">3252</th><td>                       : <b>false</b>;</td></tr>
<tr><th id="3253">3253</th><td>    <b>if</b> (!<a class="local col3 ref" href="#613ConvertibleImmForm" title='ConvertibleImmForm' data-ref="613ConvertibleImmForm" data-ref-filename="613ConvertibleImmForm">ConvertibleImmForm</a> &amp;&amp; !<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a>, <a class="local col4 ref" href="#614IsVFReg" title='IsVFReg' data-ref="614IsVFReg" data-ref-filename="614IsVFReg">IsVFReg</a>, <span class='refarg'><a class="local col1 ref" href="#611III" title='III' data-ref="611III" data-ref-filename="611III">III</a></span>, <b>true</b>))</td></tr>
<tr><th id="3254">3254</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3255">3255</th><td></td></tr>
<tr><th id="3256">3256</th><td>    <i>// Don't convert or %X, %Y, %Y since that's just a register move.</i></td></tr>
<tr><th id="3257">3257</th><td>    <b>if</b> ((<a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a> || <a class="local col2 ref" href="#612Opc" title='Opc' data-ref="612Opc" data-ref-filename="612Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>) &amp;&amp;</td></tr>
<tr><th id="3258">3258</th><td>        <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3259">3259</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="3260">3260</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="615i" title='i' data-type='int' data-ref="615i" data-ref-filename="615i">i</dfn> = <var>1</var>, <dfn class="local col6 decl" id="616e" title='e' data-type='int' data-ref="616e" data-ref-filename="616e">e</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col5 ref" href="#615i" title='i' data-ref="615i" data-ref-filename="615i">i</a> &lt; <a class="local col6 ref" href="#616e" title='e' data-ref="616e" data-ref-filename="616e">e</a>; <a class="local col5 ref" href="#615i" title='i' data-ref="615i" data-ref-filename="615i">i</a>++) {</td></tr>
<tr><th id="3261">3261</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="617MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="617MO" data-ref-filename="617MO">MO</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#615i" title='i' data-ref="615i" data-ref-filename="615i">i</a>);</td></tr>
<tr><th id="3262">3262</th><td>      <a class="local col3 ref" href="#603SeenIntermediateUse" title='SeenIntermediateUse' data-ref="603SeenIntermediateUse" data-ref-filename="603SeenIntermediateUse">SeenIntermediateUse</a> = <b>false</b>;</td></tr>
<tr><th id="3263">3263</th><td>      <b>if</b> (<a class="local col7 ref" href="#617MO" title='MO' data-ref="617MO" data-ref-filename="617MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col7 ref" href="#617MO" title='MO' data-ref="617MO" data-ref-filename="617MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; !<a class="local col7 ref" href="#617MO" title='MO' data-ref="617MO" data-ref-filename="617MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv" data-ref-filename="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>()) {</td></tr>
<tr><th id="3264">3264</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="618Reg" title='Reg' data-type='llvm::Register' data-ref="618Reg" data-ref-filename="618Reg">Reg</dfn> = <a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#615i" title='i' data-ref="615i" data-ref-filename="615i">i</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3265">3265</th><td>        <i>// If we see another use of this reg between the def and the MI,</i></td></tr>
<tr><th id="3266">3266</th><td><i>        // we want to flat it so the def isn't deleted.</i></td></tr>
<tr><th id="3267">3267</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="619DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="619DefMI" data-ref-filename="619DefMI">DefMI</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" title='llvm::PPCInstrInfo::getDefMIPostRA' data-ref="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb">getDefMIPostRA</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#618Reg" title='Reg' data-ref="618Reg" data-ref-filename="618Reg">Reg</a>, <span class='refarg'><a class="local col1 ref" href="#601MI" title='MI' data-ref="601MI" data-ref-filename="601MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#603SeenIntermediateUse" title='SeenIntermediateUse' data-ref="603SeenIntermediateUse" data-ref-filename="603SeenIntermediateUse">SeenIntermediateUse</a></span>);</td></tr>
<tr><th id="3268">3268</th><td>        <b>if</b> (<a class="local col9 ref" href="#619DefMI" title='DefMI' data-ref="619DefMI" data-ref-filename="619DefMI">DefMI</a>) {</td></tr>
<tr><th id="3269">3269</th><td>          <i>// Is this register defined by some form of add-immediate (including</i></td></tr>
<tr><th id="3270">3270</th><td><i>          // load-immediate) within this basic block?</i></td></tr>
<tr><th id="3271">3271</th><td>          <b>switch</b> (<a class="local col9 ref" href="#619DefMI" title='DefMI' data-ref="619DefMI" data-ref-filename="619DefMI">DefMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="3272">3272</th><td>          <b>default</b>:</td></tr>
<tr><th id="3273">3273</th><td>            <b>break</b>;</td></tr>
<tr><th id="3274">3274</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>:</td></tr>
<tr><th id="3275">3275</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>:</td></tr>
<tr><th id="3276">3276</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDItocL" title='llvm::PPC::ADDItocL' data-ref="llvm::PPC::ADDItocL" data-ref-filename="llvm..PPC..ADDItocL">ADDItocL</a>:</td></tr>
<tr><th id="3277">3277</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>:</td></tr>
<tr><th id="3278">3278</th><td>          <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>:</td></tr>
<tr><th id="3279">3279</th><td>            <a class="local col2 ref" href="#602OpNoForForwarding" title='OpNoForForwarding' data-ref="602OpNoForForwarding" data-ref-filename="602OpNoForForwarding">OpNoForForwarding</a> = <a class="local col5 ref" href="#615i" title='i' data-ref="615i" data-ref-filename="615i">i</a>;</td></tr>
<tr><th id="3280">3280</th><td>            <b>return</b> <a class="local col9 ref" href="#619DefMI" title='DefMI' data-ref="619DefMI" data-ref-filename="619DefMI">DefMI</a>;</td></tr>
<tr><th id="3281">3281</th><td>          }</td></tr>
<tr><th id="3282">3282</th><td>        }</td></tr>
<tr><th id="3283">3283</th><td>      }</td></tr>
<tr><th id="3284">3284</th><td>    }</td></tr>
<tr><th id="3285">3285</th><td>  }</td></tr>
<tr><th id="3286">3286</th><td>  <b>return</b> <a class="local col2 ref" href="#602OpNoForForwarding" title='OpNoForForwarding' data-ref="602OpNoForForwarding" data-ref-filename="602OpNoForForwarding">OpNoForForwarding</a> == ~<var>0U</var> ? <b>nullptr</b> : <a class="local col4 ref" href="#604DefMI" title='DefMI' data-ref="604DefMI" data-ref-filename="604DefMI">DefMI</a>;</td></tr>
<tr><th id="3287">3287</th><td>}</td></tr>
<tr><th id="3288">3288</th><td></td></tr>
<tr><th id="3289">3289</th><td><em>unsigned</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" title='llvm::PPCInstrInfo::getSpillTarget' data-ref="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv">getSpillTarget</dfn>() <em>const</em> {</td></tr>
<tr><th id="3290">3290</th><td>  <i>// With P10, we may need to spill paired vector registers or accumulator</i></td></tr>
<tr><th id="3291">3291</th><td><i>  // registers. MMA implies paired vectors, so we can just check that.</i></td></tr>
<tr><th id="3292">3292</th><td>  <em>bool</em> <dfn class="local col0 decl" id="620IsP10Variant" title='IsP10Variant' data-type='bool' data-ref="620IsP10Variant" data-ref-filename="620IsP10Variant">IsP10Variant</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget8isISA3_1Ev" title='llvm::PPCSubtarget::isISA3_1' data-ref="_ZNK4llvm12PPCSubtarget8isISA3_1Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget8isISA3_1Ev">isISA3_1</a>() || <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv" title='llvm::PPCSubtarget::pairedVectorMemops' data-ref="_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv" data-ref-filename="_ZNK4llvm12PPCSubtarget18pairedVectorMemopsEv">pairedVectorMemops</a>();</td></tr>
<tr><th id="3293">3293</th><td>  <b>return</b> <a class="local col0 ref" href="#620IsP10Variant" title='IsP10Variant' data-ref="620IsP10Variant" data-ref-filename="620IsP10Variant">IsP10Variant</a> ? <var>2</var> : <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>() ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="3294">3294</th><td>}</td></tr>
<tr><th id="3295">3295</th><td></td></tr>
<tr><th id="3296">3296</th><td><em>const</em> <em>unsigned</em> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getStoreOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getStoreOpcodesForSpillArrayEv">getStoreOpcodesForSpillArray</dfn>() <em>const</em> {</td></tr>
<tr><th id="3297">3297</th><td>  <b>return</b> <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::StoreSpillOpcodesArray" title='llvm::PPCInstrInfo::StoreSpillOpcodesArray' data-ref="llvm::PPCInstrInfo::StoreSpillOpcodesArray" data-ref-filename="llvm..PPCInstrInfo..StoreSpillOpcodesArray">StoreSpillOpcodesArray</a>[<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" title='llvm::PPCInstrInfo::getSpillTarget' data-ref="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv">getSpillTarget</a>()];</td></tr>
<tr><th id="3298">3298</th><td>}</td></tr>
<tr><th id="3299">3299</th><td></td></tr>
<tr><th id="3300">3300</th><td><em>const</em> <em>unsigned</em> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" title='llvm::PPCInstrInfo::getLoadOpcodesForSpillArray' data-ref="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo27getLoadOpcodesForSpillArrayEv">getLoadOpcodesForSpillArray</dfn>() <em>const</em> {</td></tr>
<tr><th id="3301">3301</th><td>  <b>return</b> <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::LoadSpillOpcodesArray" title='llvm::PPCInstrInfo::LoadSpillOpcodesArray' data-ref="llvm::PPCInstrInfo::LoadSpillOpcodesArray" data-ref-filename="llvm..PPCInstrInfo..LoadSpillOpcodesArray">LoadSpillOpcodesArray</a>[<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" title='llvm::PPCInstrInfo::getSpillTarget' data-ref="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getSpillTargetEv">getSpillTarget</a>()];</td></tr>
<tr><th id="3302">3302</th><td>}</td></tr>
<tr><th id="3303">3303</th><td></td></tr>
<tr><th id="3304">3304</th><td><em>void</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="621StartMI" title='StartMI' data-type='llvm::MachineInstr *' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="622EndMI" title='EndMI' data-type='llvm::MachineInstr *' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</dfn>,</td></tr>
<tr><th id="3305">3305</th><td>                                     <em>unsigned</em> <dfn class="local col3 decl" id="623RegNo" title='RegNo' data-type='unsigned int' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</dfn>) <em>const</em> {</td></tr>
<tr><th id="3306">3306</th><td>  <i>// Conservatively clear kill flag for the register if the instructions are in</i></td></tr>
<tr><th id="3307">3307</th><td><i>  // different basic blocks and in SSA form, because the kill flag may no longer</i></td></tr>
<tr><th id="3308">3308</th><td><i>  // be right. There is no need to bother with dead flags since defs with no</i></td></tr>
<tr><th id="3309">3309</th><td><i>  // uses will be handled by DCE.</i></td></tr>
<tr><th id="3310">3310</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col4 decl" id="624MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="624MRI" data-ref-filename="624MRI">MRI</dfn> = <a class="local col1 ref" href="#621StartMI" title='StartMI' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3311">3311</th><td>  <b>if</b> (<a class="local col4 ref" href="#624MRI" title='MRI' data-ref="624MRI" data-ref-filename="624MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>() &amp;&amp; (<a class="local col1 ref" href="#621StartMI" title='StartMI' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>())) {</td></tr>
<tr><th id="3312">3312</th><td>    <a class="local col4 ref" href="#624MRI" title='MRI' data-ref="624MRI" data-ref-filename="624MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" title='llvm::MachineRegisterInfo::clearKillFlags' data-ref="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo14clearKillFlagsENS_8RegisterE">clearKillFlags</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>);</td></tr>
<tr><th id="3313">3313</th><td>    <b>return</b>;</td></tr>
<tr><th id="3314">3314</th><td>  }</td></tr>
<tr><th id="3315">3315</th><td></td></tr>
<tr><th id="3316">3316</th><td>  <i>// Instructions between [StartMI, EndMI] should be in same basic block.</i></td></tr>
<tr><th id="3317">3317</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((StartMI-&gt;getParent() == EndMI-&gt;getParent()) &amp;&amp;</td></tr>
<tr><th id="3318">3318</th><td>         <q>"Instructions are not in same basic block"</q>);</td></tr>
<tr><th id="3319">3319</th><td></td></tr>
<tr><th id="3320">3320</th><td>  <i>// If before RA, StartMI may be def through COPY, we need to adjust it to the</i></td></tr>
<tr><th id="3321">3321</th><td><i>  // real def. See function getForwardingDefMI.</i></td></tr>
<tr><th id="3322">3322</th><td>  <b>if</b> (<a class="local col4 ref" href="#624MRI" title='MRI' data-ref="624MRI" data-ref-filename="624MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>()) {</td></tr>
<tr><th id="3323">3323</th><td>    <em>bool</em> <dfn class="local col5 decl" id="625Reads" title='Reads' data-type='bool' data-ref="625Reads" data-ref-filename="625Reads">Reads</dfn>, <dfn class="local col6 decl" id="626Writes" title='Writes' data-type='bool' data-ref="626Writes" data-ref-filename="626Writes">Writes</dfn>;</td></tr>
<tr><th id="3324">3324</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col5 ref" href="#625Reads" title='Reads' data-ref="625Reads" data-ref-filename="625Reads">Reads</a></span>, <span class='refarg'><a class="local col6 ref" href="#626Writes" title='Writes' data-ref="626Writes" data-ref-filename="626Writes">Writes</a></span>) <span class='ref fn' title='std::tuple&lt;type-parameter-0-0, type-parameter-0-1&gt;::operator=' data-ref="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E" data-ref-filename="_ZNSt5tupleIJT_T0_EEaSEOSt4pairITL0__TL0_0_E">=</span> <a class="local col1 ref" href="#621StartMI" title='StartMI' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterENS_8RegisterEPNS_15SmallVectorImplIjEE" title='llvm::MachineInstr::readsWritesVirtualRegister' data-ref="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterENS_8RegisterEPNS_15SmallVectorImplIjEE" data-ref-filename="_ZNK4llvm12MachineInstr26readsWritesVirtualRegisterENS_8RegisterEPNS_15SmallVectorImplIjEE">readsWritesVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>);</td></tr>
<tr><th id="3325">3325</th><td>    <b>if</b> (!<a class="local col5 ref" href="#625Reads" title='Reads' data-ref="625Reads" data-ref-filename="625Reads">Reads</a> &amp;&amp; !<a class="local col6 ref" href="#626Writes" title='Writes' data-ref="626Writes" data-ref-filename="626Writes">Writes</a>) {</td></tr>
<tr><th id="3326">3326</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isVirtualRegister(RegNo) &amp;&amp;</td></tr>
<tr><th id="3327">3327</th><td>             <q>"Must be a virtual register"</q>);</td></tr>
<tr><th id="3328">3328</th><td>      <i>// Get real def and ignore copies.</i></td></tr>
<tr><th id="3329">3329</th><td>      <a class="local col1 ref" href="#621StartMI" title='StartMI' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</a> = <a class="local col4 ref" href="#624MRI" title='MRI' data-ref="624MRI" data-ref-filename="624MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>);</td></tr>
<tr><th id="3330">3330</th><td>    }</td></tr>
<tr><th id="3331">3331</th><td>  }</td></tr>
<tr><th id="3332">3332</th><td></td></tr>
<tr><th id="3333">3333</th><td>  <em>bool</em> <dfn class="local col7 decl" id="627IsKillSet" title='IsKillSet' data-type='bool' data-ref="627IsKillSet" data-ref-filename="627IsKillSet">IsKillSet</dfn> = <b>false</b>;</td></tr>
<tr><th id="3334">3334</th><td></td></tr>
<tr><th id="3335">3335</th><td>  <em>auto</em> <dfn class="local col8 decl" id="628clearOperandKillInfo" title='clearOperandKillInfo' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:3335:31)' data-ref="628clearOperandKillInfo" data-ref-filename="628clearOperandKillInfo">clearOperandKillInfo</dfn> = [=] (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="629MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="629MI" data-ref-filename="629MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="630Index" title='Index' data-type='unsigned int' data-ref="630Index" data-ref-filename="630Index">Index</dfn>) {</td></tr>
<tr><th id="3336">3336</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="631MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="631MO" data-ref-filename="631MO">MO</dfn> = <a class="local col9 ref" href="#629MI" title='MI' data-ref="629MI" data-ref-filename="629MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#630Index" title='Index' data-ref="630Index" data-ref-filename="630Index">Index</a>);</td></tr>
<tr><th id="3337">3337</th><td>    <b>if</b> (<a class="local col1 ref" href="#631MO" title='MO' data-ref="631MO" data-ref-filename="631MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col1 ref" href="#631MO" title='MO' data-ref="631MO" data-ref-filename="631MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp; <a class="local col1 ref" href="#631MO" title='MO' data-ref="631MO" data-ref-filename="631MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() &amp;&amp;</td></tr>
<tr><th id="3338">3338</th><td>        <a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" title='llvm::TargetRegisterInfo::regsOverlap' data-ref="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_" data-ref-filename="_ZNK4llvm18TargetRegisterInfo11regsOverlapENS_8RegisterES1_">regsOverlap</a>(<a class="local col1 ref" href="#631MO" title='MO' data-ref="631MO" data-ref-filename="631MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>))</td></tr>
<tr><th id="3339">3339</th><td>      <a class="local col1 ref" href="#631MO" title='MO' data-ref="631MO" data-ref-filename="631MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="3340">3340</th><td>  };</td></tr>
<tr><th id="3341">3341</th><td></td></tr>
<tr><th id="3342">3342</th><td>  <i>// Set killed flag for EndMI.</i></td></tr>
<tr><th id="3343">3343</th><td><i>  // No need to do anything if EndMI defines RegNo.</i></td></tr>
<tr><th id="3344">3344</th><td>  <em>int</em> <dfn class="local col2 decl" id="632UseIndex" title='UseIndex' data-type='int' data-ref="632UseIndex" data-ref-filename="632UseIndex">UseIndex</dfn> =</td></tr>
<tr><th id="3345">3345</th><td>      <a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperandIdx' data-ref="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr25findRegisterUseOperandIdxENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperandIdx</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>, <b>false</b>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>());</td></tr>
<tr><th id="3346">3346</th><td>  <b>if</b> (<a class="local col2 ref" href="#632UseIndex" title='UseIndex' data-ref="632UseIndex" data-ref-filename="632UseIndex">UseIndex</a> != -<var>1</var>) {</td></tr>
<tr><th id="3347">3347</th><td>    <a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#632UseIndex" title='UseIndex' data-ref="632UseIndex" data-ref-filename="632UseIndex">UseIndex</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3348">3348</th><td>    <a class="local col7 ref" href="#627IsKillSet" title='IsKillSet' data-ref="627IsKillSet" data-ref-filename="627IsKillSet">IsKillSet</a> = <b>true</b>;</td></tr>
<tr><th id="3349">3349</th><td>    <i>// Clear killed flag for other EndMI operands related to RegNo. In some</i></td></tr>
<tr><th id="3350">3350</th><td><i>    // upexpected cases, killed may be set multiple times for same register</i></td></tr>
<tr><th id="3351">3351</th><td><i>    // operand in same MI.</i></td></tr>
<tr><th id="3352">3352</th><td>    <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="633i" title='i' data-type='int' data-ref="633i" data-ref-filename="633i">i</dfn> = <var>0</var>, <dfn class="local col4 decl" id="634e" title='e' data-type='int' data-ref="634e" data-ref-filename="634e">e</dfn> = <a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#633i" title='i' data-ref="633i" data-ref-filename="633i">i</a> != <a class="local col4 ref" href="#634e" title='e' data-ref="634e" data-ref-filename="634e">e</a>; ++<a class="local col3 ref" href="#633i" title='i' data-ref="633i" data-ref-filename="633i">i</a>)</td></tr>
<tr><th id="3353">3353</th><td>      <b>if</b> (<a class="local col3 ref" href="#633i" title='i' data-ref="633i" data-ref-filename="633i">i</a> != <a class="local col2 ref" href="#632UseIndex" title='UseIndex' data-ref="632UseIndex" data-ref-filename="632UseIndex">UseIndex</a>)</td></tr>
<tr><th id="3354">3354</th><td>        <a class="local col8 ref" href="#628clearOperandKillInfo" title='clearOperandKillInfo' data-ref="628clearOperandKillInfo" data-ref-filename="628clearOperandKillInfo">clearOperandKillInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill(llvm::MachineInstr *, llvm::MachineInstr *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j" data-ref-filename="_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j">(*<a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>, <a class="local col3 ref" href="#633i" title='i' data-ref="633i" data-ref-filename="633i">i</a>)</a>;</td></tr>
<tr><th id="3355">3355</th><td>  }</td></tr>
<tr><th id="3356">3356</th><td></td></tr>
<tr><th id="3357">3357</th><td>  <i>// Walking the inst in reverse order (EndMI -&gt; StartMI].</i></td></tr>
<tr><th id="3358">3358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col5 decl" id="635It" title='It' data-type='MachineBasicBlock::reverse_iterator' data-ref="635It" data-ref-filename="635It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>;</td></tr>
<tr><th id="3359">3359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::reverse_iterator" title='llvm::MachineBasicBlock::reverse_iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..reverse_iterator">reverse_iterator</a> <dfn class="local col6 decl" id="636E" title='E' data-type='MachineBasicBlock::reverse_iterator' data-ref="636E" data-ref-filename="636E">E</dfn> = <a class="local col2 ref" href="#622EndMI" title='EndMI' data-ref="622EndMI" data-ref-filename="622EndMI">EndMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZN4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZN4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="3360">3360</th><td>  <i>// EndMI has been handled above, skip it here.</i></td></tr>
<tr><th id="3361">3361</th><td>  <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="3362">3362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="637MO" title='MO' data-type='llvm::MachineOperand *' data-ref="637MO" data-ref-filename="637MO">MO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3363">3363</th><td>  <b>for</b> (; <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#636E" title='E' data-ref="636E" data-ref-filename="636E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a>) {</td></tr>
<tr><th id="3364">3364</th><td>    <i>// Skip insturctions which could not be a def/use of RegNo.</i></td></tr>
<tr><th id="3365">3365</th><td>    <b>if</b> (<a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() || <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isPositionEv" title='llvm::MachineInstr::isPosition' data-ref="_ZNK4llvm12MachineInstr10isPositionEv" data-ref-filename="_ZNK4llvm12MachineInstr10isPositionEv">isPosition</a>())</td></tr>
<tr><th id="3366">3366</th><td>      <b>continue</b>;</td></tr>
<tr><th id="3367">3367</th><td></td></tr>
<tr><th id="3368">3368</th><td>    <i>// Clear killed flag for all It operands related to RegNo. In some</i></td></tr>
<tr><th id="3369">3369</th><td><i>    // upexpected cases, killed may be set multiple times for same register</i></td></tr>
<tr><th id="3370">3370</th><td><i>    // operand in same MI.</i></td></tr>
<tr><th id="3371">3371</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="638i" title='i' data-type='int' data-ref="638i" data-ref-filename="638i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="639e" title='e' data-type='int' data-ref="639e" data-ref-filename="639e">e</dfn> = <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#638i" title='i' data-ref="638i" data-ref-filename="638i">i</a> != <a class="local col9 ref" href="#639e" title='e' data-ref="639e" data-ref-filename="639e">e</a>; ++<a class="local col8 ref" href="#638i" title='i' data-ref="638i" data-ref-filename="638i">i</a>)</td></tr>
<tr><th id="3372">3372</th><td>        <a class="local col8 ref" href="#628clearOperandKillInfo" title='clearOperandKillInfo' data-ref="628clearOperandKillInfo" data-ref-filename="628clearOperandKillInfo">clearOperandKillInfo</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill(llvm::MachineInstr *, llvm::MachineInstr *, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j" data-ref-filename="_ZZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_jENK3$_8clERS1_j">(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a>, <a class="local col8 ref" href="#638i" title='i' data-ref="638i" data-ref-filename="638i">i</a>)</a>;</td></tr>
<tr><th id="3373">3373</th><td></td></tr>
<tr><th id="3374">3374</th><td>    <i>// If killed is not set, set killed for its last use or set dead for its def</i></td></tr>
<tr><th id="3375">3375</th><td><i>    // if no use found.</i></td></tr>
<tr><th id="3376">3376</th><td>    <b>if</b> (!<a class="local col7 ref" href="#627IsKillSet" title='IsKillSet' data-ref="627IsKillSet" data-ref-filename="627IsKillSet">IsKillSet</a>) {</td></tr>
<tr><th id="3377">3377</th><td>      <b>if</b> ((<a class="local col7 ref" href="#637MO" title='MO' data-ref="637MO" data-ref-filename="637MO">MO</a> = <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterUseOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterUseOperandENS_8RegisterEbPKNS_18TargetRegisterInfoE">findRegisterUseOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>, <b>false</b>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))) {</td></tr>
<tr><th id="3378">3378</th><td>        <i>// Use found, set it killed.</i></td></tr>
<tr><th id="3379">3379</th><td>        <a class="local col7 ref" href="#627IsKillSet" title='IsKillSet' data-ref="627IsKillSet" data-ref-filename="627IsKillSet">IsKillSet</a> = <b>true</b>;</td></tr>
<tr><th id="3380">3380</th><td>        <a class="local col7 ref" href="#637MO" title='MO' data-ref="637MO" data-ref-filename="637MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3381">3381</th><td>        <b>continue</b>;</td></tr>
<tr><th id="3382">3382</th><td>      } <b>else</b> <b>if</b> ((<a class="local col7 ref" href="#637MO" title='MO' data-ref="637MO" data-ref-filename="637MO">MO</a> = <a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::findRegisterDefOperand' data-ref="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12MachineInstr22findRegisterDefOperandENS_8RegisterEbbPKNS_18TargetRegisterInfoE">findRegisterDefOperand</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#623RegNo" title='RegNo' data-ref="623RegNo" data-ref-filename="623RegNo">RegNo</a>, <b>false</b>, <b>true</b>,</td></tr>
<tr><th id="3383">3383</th><td>                                                  &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))) {</td></tr>
<tr><th id="3384">3384</th><td>        <i>// No use found, set dead for its def.</i></td></tr>
<tr><th id="3385">3385</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;*It == StartMI &amp;&amp; <q>"No new def between StartMI and EndMI."</q>);</td></tr>
<tr><th id="3386">3386</th><td>        <a class="local col7 ref" href="#637MO" title='MO' data-ref="637MO" data-ref-filename="637MO">MO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="3387">3387</th><td>        <b>break</b>;</td></tr>
<tr><th id="3388">3388</th><td>      }</td></tr>
<tr><th id="3389">3389</th><td>    }</td></tr>
<tr><th id="3390">3390</th><td></td></tr>
<tr><th id="3391">3391</th><td>    <b>if</b> ((&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#635It" title='It' data-ref="635It" data-ref-filename="635It">It</a>) == <a class="local col1 ref" href="#621StartMI" title='StartMI' data-ref="621StartMI" data-ref-filename="621StartMI">StartMI</a>)</td></tr>
<tr><th id="3392">3392</th><td>      <b>break</b>;</td></tr>
<tr><th id="3393">3393</th><td>  }</td></tr>
<tr><th id="3394">3394</th><td>  <i>// Ensure RegMo liveness is killed after EndMI.</i></td></tr>
<tr><th id="3395">3395</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((IsKillSet || (MO &amp;&amp; MO-&gt;isDead())) &amp;&amp;</td></tr>
<tr><th id="3396">3396</th><td>         <q>"RegNo should be killed or dead"</q>);</td></tr>
<tr><th id="3397">3397</th><td>}</td></tr>
<tr><th id="3398">3398</th><td></td></tr>
<tr><th id="3399">3399</th><td><i>// This opt tries to convert the following imm form to an index form to save an</i></td></tr>
<tr><th id="3400">3400</th><td><i>// add for stack variables.</i></td></tr>
<tr><th id="3401">3401</th><td><i>// Return false if no such pattern found.</i></td></tr>
<tr><th id="3402">3402</th><td><i>//</i></td></tr>
<tr><th id="3403">3403</th><td><i>// ADDI instr: ToBeChangedReg = ADDI FrameBaseReg, OffsetAddi</i></td></tr>
<tr><th id="3404">3404</th><td><i>// ADD instr:  ToBeDeletedReg = ADD ToBeChangedReg(killed), ScaleReg</i></td></tr>
<tr><th id="3405">3405</th><td><i>// Imm instr:  Reg            = op OffsetImm, ToBeDeletedReg(killed)</i></td></tr>
<tr><th id="3406">3406</th><td><i>//</i></td></tr>
<tr><th id="3407">3407</th><td><i>// can be converted to:</i></td></tr>
<tr><th id="3408">3408</th><td><i>//</i></td></tr>
<tr><th id="3409">3409</th><td><i>// new ADDI instr: ToBeChangedReg = ADDI FrameBaseReg, (OffsetAddi + OffsetImm)</i></td></tr>
<tr><th id="3410">3410</th><td><i>// Index instr:    Reg            = opx ScaleReg, ToBeChangedReg(killed)</i></td></tr>
<tr><th id="3411">3411</th><td><i>//</i></td></tr>
<tr><th id="3412">3412</th><td><i>// In order to eliminate ADD instr, make sure that:</i></td></tr>
<tr><th id="3413">3413</th><td><i>// 1: (OffsetAddi + OffsetImm) must be int16 since this offset will be used in</i></td></tr>
<tr><th id="3414">3414</th><td><i>//    new ADDI instr and ADDI can only take int16 Imm.</i></td></tr>
<tr><th id="3415">3415</th><td><i>// 2: ToBeChangedReg must be killed in ADD instr and there is no other use</i></td></tr>
<tr><th id="3416">3416</th><td><i>//    between ADDI and ADD instr since its original def in ADDI will be changed</i></td></tr>
<tr><th id="3417">3417</th><td><i>//    in new ADDI instr. And also there should be no new def for it between</i></td></tr>
<tr><th id="3418">3418</th><td><i>//    ADD and Imm instr as ToBeChangedReg will be used in Index instr.</i></td></tr>
<tr><th id="3419">3419</th><td><i>// 3: ToBeDeletedReg must be killed in Imm instr and there is no other use</i></td></tr>
<tr><th id="3420">3420</th><td><i>//    between ADD and Imm instr since ADD instr will be eliminated.</i></td></tr>
<tr><th id="3421">3421</th><td><i>// 4: ScaleReg must not be redefined between ADD and Imm instr since it will be</i></td></tr>
<tr><th id="3422">3422</th><td><i>//    moved to Index instr.</i></td></tr>
<tr><th id="3423">3423</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" title='llvm::PPCInstrInfo::foldFrameOffset' data-ref="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrE">foldFrameOffset</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="640MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="640MI" data-ref-filename="640MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3424">3424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="641MF" title='MF' data-type='llvm::MachineFunction *' data-ref="641MF" data-ref-filename="641MF">MF</dfn> = <a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3425">3425</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="642MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="642MRI" data-ref-filename="642MRI">MRI</dfn> = &amp;<a class="local col1 ref" href="#641MF" title='MF' data-ref="641MF" data-ref-filename="641MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3426">3426</th><td>  <em>bool</em> <dfn class="local col3 decl" id="643PostRA" title='PostRA' data-type='bool' data-ref="643PostRA" data-ref-filename="643PostRA">PostRA</dfn> = !<a class="local col2 ref" href="#642MRI" title='MRI' data-ref="642MRI" data-ref-filename="642MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="3427">3427</th><td>  <i>// Do this opt after PEI which is after RA. The reason is stack slot expansion</i></td></tr>
<tr><th id="3428">3428</th><td><i>  // in PEI may expose such opportunities since in PEI, stack slot offsets to</i></td></tr>
<tr><th id="3429">3429</th><td><i>  // frame base(OffsetAddi) are determined.</i></td></tr>
<tr><th id="3430">3430</th><td>  <b>if</b> (!<a class="local col3 ref" href="#643PostRA" title='PostRA' data-ref="643PostRA" data-ref-filename="643PostRA">PostRA</a>)</td></tr>
<tr><th id="3431">3431</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3432">3432</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="644ToBeDeletedReg" title='ToBeDeletedReg' data-type='unsigned int' data-ref="644ToBeDeletedReg" data-ref-filename="644ToBeDeletedReg">ToBeDeletedReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="3433">3433</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col5 decl" id="645OffsetImm" title='OffsetImm' data-type='int64_t' data-ref="645OffsetImm" data-ref-filename="645OffsetImm">OffsetImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="3434">3434</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="646XFormOpcode" title='XFormOpcode' data-type='unsigned int' data-ref="646XFormOpcode" data-ref-filename="646XFormOpcode">XFormOpcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="3435">3435</th><td>  <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#78" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev" data-ref-filename="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col7 decl" id="647III" title='III' data-type='llvm::ImmInstrInfo' data-ref="647III" data-ref-filename="647III">III</dfn>;</td></tr>
<tr><th id="3436">3436</th><td></td></tr>
<tr><th id="3437">3437</th><td>  <i>// Check if Imm instr meets requirement.</i></td></tr>
<tr><th id="3438">3438</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" title='llvm::PPCInstrInfo::isImmInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE">isImmInstrEligibleForFolding</a>(<span class='refarg'><a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#644ToBeDeletedReg" title='ToBeDeletedReg' data-ref="644ToBeDeletedReg" data-ref-filename="644ToBeDeletedReg">ToBeDeletedReg</a></span>, <span class='refarg'><a class="local col6 ref" href="#646XFormOpcode" title='XFormOpcode' data-ref="646XFormOpcode" data-ref-filename="646XFormOpcode">XFormOpcode</a></span>, <span class='refarg'><a class="local col5 ref" href="#645OffsetImm" title='OffsetImm' data-ref="645OffsetImm" data-ref-filename="645OffsetImm">OffsetImm</a></span>,</td></tr>
<tr><th id="3439">3439</th><td>                                    <span class='refarg'><a class="local col7 ref" href="#647III" title='III' data-ref="647III" data-ref-filename="647III">III</a></span>))</td></tr>
<tr><th id="3440">3440</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3441">3441</th><td></td></tr>
<tr><th id="3442">3442</th><td>  <em>bool</em> <dfn class="local col8 decl" id="648OtherIntermediateUse" title='OtherIntermediateUse' data-type='bool' data-ref="648OtherIntermediateUse" data-ref-filename="648OtherIntermediateUse">OtherIntermediateUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="3443">3443</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="649ADDMI" title='ADDMI' data-type='llvm::MachineInstr *' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" title='llvm::PPCInstrInfo::getDefMIPostRA' data-ref="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb">getDefMIPostRA</a>(<a class="local col4 ref" href="#644ToBeDeletedReg" title='ToBeDeletedReg' data-ref="644ToBeDeletedReg" data-ref-filename="644ToBeDeletedReg">ToBeDeletedReg</a>, <span class='refarg'><a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#648OtherIntermediateUse" title='OtherIntermediateUse' data-ref="648OtherIntermediateUse" data-ref-filename="648OtherIntermediateUse">OtherIntermediateUse</a></span>);</td></tr>
<tr><th id="3444">3444</th><td></td></tr>
<tr><th id="3445">3445</th><td>  <i>// Exit if there is other use between ADD and Imm instr or no def found.</i></td></tr>
<tr><th id="3446">3446</th><td>  <b>if</b> (<a class="local col8 ref" href="#648OtherIntermediateUse" title='OtherIntermediateUse' data-ref="648OtherIntermediateUse" data-ref-filename="648OtherIntermediateUse">OtherIntermediateUse</a> || !<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>)</td></tr>
<tr><th id="3447">3447</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3448">3448</th><td></td></tr>
<tr><th id="3449">3449</th><td>  <i>// Check if ADD instr meets requirement.</i></td></tr>
<tr><th id="3450">3450</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" title='llvm::PPCInstrInfo::isADDInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE">isADDInstrEligibleForFolding</a>(<span class='refarg'>*<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a></span>))</td></tr>
<tr><th id="3451">3451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3452">3452</th><td></td></tr>
<tr><th id="3453">3453</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="650ScaleRegIdx" title='ScaleRegIdx' data-type='unsigned int' data-ref="650ScaleRegIdx" data-ref-filename="650ScaleRegIdx">ScaleRegIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="3454">3454</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="651OffsetAddi" title='OffsetAddi' data-type='int64_t' data-ref="651OffsetAddi" data-ref-filename="651OffsetAddi">OffsetAddi</dfn> = <var>0</var>;</td></tr>
<tr><th id="3455">3455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="652ADDIMI" title='ADDIMI' data-type='llvm::MachineInstr *' data-ref="652ADDIMI" data-ref-filename="652ADDIMI">ADDIMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="3456">3456</th><td></td></tr>
<tr><th id="3457">3457</th><td>  <i>// Check if there is a valid ToBeChangedReg in ADDMI.</i></td></tr>
<tr><th id="3458">3458</th><td><i>  // 1: It must be killed.</i></td></tr>
<tr><th id="3459">3459</th><td><i>  // 2: Its definition must be a valid ADDIMI.</i></td></tr>
<tr><th id="3460">3460</th><td><i>  // 3: It must satify int16 offset requirement.</i></td></tr>
<tr><th id="3461">3461</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" title='llvm::PPCInstrInfo::isValidToBeChangedReg' data-ref="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll">isValidToBeChangedReg</a>(<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>, <var>1</var>, <span class='refarg'><a class="local col2 ref" href="#652ADDIMI" title='ADDIMI' data-ref="652ADDIMI" data-ref-filename="652ADDIMI">ADDIMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#651OffsetAddi" title='OffsetAddi' data-ref="651OffsetAddi" data-ref-filename="651OffsetAddi">OffsetAddi</a></span>, <a class="local col5 ref" href="#645OffsetImm" title='OffsetImm' data-ref="645OffsetImm" data-ref-filename="645OffsetImm">OffsetImm</a>))</td></tr>
<tr><th id="3462">3462</th><td>    <a class="local col0 ref" href="#650ScaleRegIdx" title='ScaleRegIdx' data-ref="650ScaleRegIdx" data-ref-filename="650ScaleRegIdx">ScaleRegIdx</a> = <var>2</var>;</td></tr>
<tr><th id="3463">3463</th><td>  <b>else</b> <b>if</b> (<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" title='llvm::PPCInstrInfo::isValidToBeChangedReg' data-ref="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll">isValidToBeChangedReg</a>(<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>, <var>2</var>, <span class='refarg'><a class="local col2 ref" href="#652ADDIMI" title='ADDIMI' data-ref="652ADDIMI" data-ref-filename="652ADDIMI">ADDIMI</a></span>, <span class='refarg'><a class="local col1 ref" href="#651OffsetAddi" title='OffsetAddi' data-ref="651OffsetAddi" data-ref-filename="651OffsetAddi">OffsetAddi</a></span>, <a class="local col5 ref" href="#645OffsetImm" title='OffsetImm' data-ref="645OffsetImm" data-ref-filename="645OffsetImm">OffsetImm</a>))</td></tr>
<tr><th id="3464">3464</th><td>    <a class="local col0 ref" href="#650ScaleRegIdx" title='ScaleRegIdx' data-ref="650ScaleRegIdx" data-ref-filename="650ScaleRegIdx">ScaleRegIdx</a> = <var>1</var>;</td></tr>
<tr><th id="3465">3465</th><td>  <b>else</b></td></tr>
<tr><th id="3466">3466</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3467">3467</th><td></td></tr>
<tr><th id="3468">3468</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ADDIMI &amp;&amp; <q>"There should be ADDIMI for valid ToBeChangedReg."</q>);</td></tr>
<tr><th id="3469">3469</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="653ToBeChangedReg" title='ToBeChangedReg' data-type='unsigned int' data-ref="653ToBeChangedReg" data-ref-filename="653ToBeChangedReg">ToBeChangedReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#652ADDIMI" title='ADDIMI' data-ref="652ADDIMI" data-ref-filename="652ADDIMI">ADDIMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3470">3470</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="654ScaleReg" title='ScaleReg' data-type='unsigned int' data-ref="654ScaleReg" data-ref-filename="654ScaleReg">ScaleReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#650ScaleRegIdx" title='ScaleRegIdx' data-ref="650ScaleRegIdx" data-ref-filename="650ScaleRegIdx">ScaleRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3471">3471</th><td>  <em>auto</em> <dfn class="local col5 decl" id="655NewDefFor" title='NewDefFor' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:3471:20)' data-ref="655NewDefFor" data-ref-filename="655NewDefFor">NewDefFor</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col6 decl" id="656Reg" title='Reg' data-type='unsigned int' data-ref="656Reg" data-ref-filename="656Reg">Reg</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="657Start" title='Start' data-type='MachineBasicBlock::iterator' data-ref="657Start" data-ref-filename="657Start">Start</dfn>,</td></tr>
<tr><th id="3472">3472</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="658End" title='End' data-type='MachineBasicBlock::iterator' data-ref="658End" data-ref-filename="658End">End</dfn>) {</td></tr>
<tr><th id="3473">3473</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col9 decl" id="659It" title='It' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="659It" data-ref-filename="659It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#657Start" title='Start' data-ref="657Start" data-ref-filename="657Start">Start</a>; <a class="local col9 ref" href="#659It" title='It' data-ref="659It" data-ref-filename="659It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#658End" title='End' data-ref="658End" data-ref-filename="658End">End</a>; <a class="local col9 ref" href="#659It" title='It' data-ref="659It" data-ref-filename="659It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>)</td></tr>
<tr><th id="3474">3474</th><td>      <b>if</b> (<a class="local col9 ref" href="#659It" title='It' data-ref="659It" data-ref-filename="659It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#656Reg" title='Reg' data-ref="656Reg" data-ref-filename="656Reg">Reg</a>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))</td></tr>
<tr><th id="3475">3475</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3476">3476</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3477">3477</th><td>  };</td></tr>
<tr><th id="3478">3478</th><td></td></tr>
<tr><th id="3479">3479</th><td>  <i>// We are trying to replace the ImmOpNo with ScaleReg. Give up if it is</i></td></tr>
<tr><th id="3480">3480</th><td><i>  // treated as special zero when ScaleReg is R0/X0 register.</i></td></tr>
<tr><th id="3481">3481</th><td>  <b>if</b> (<a class="local col7 ref" href="#647III" title='III' data-ref="647III" data-ref-filename="647III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> == <a class="local col7 ref" href="#647III" title='III' data-ref="647III" data-ref-filename="647III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a> &amp;&amp;</td></tr>
<tr><th id="3482">3482</th><td>      (<a class="local col4 ref" href="#654ScaleReg" title='ScaleReg' data-ref="654ScaleReg" data-ref-filename="654ScaleReg">ScaleReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R0" title='llvm::PPC::R0' data-ref="llvm::PPC::R0" data-ref-filename="llvm..PPC..R0">R0</a> || <a class="local col4 ref" href="#654ScaleReg" title='ScaleReg' data-ref="654ScaleReg" data-ref-filename="654ScaleReg">ScaleReg</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X0" title='llvm::PPC::X0' data-ref="llvm::PPC::X0" data-ref-filename="llvm..PPC..X0">X0</a>))</td></tr>
<tr><th id="3483">3483</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3484">3484</th><td></td></tr>
<tr><th id="3485">3485</th><td>  <i>// Make sure no other def for ToBeChangedReg and ScaleReg between ADD Instr</i></td></tr>
<tr><th id="3486">3486</th><td><i>  // and Imm Instr.</i></td></tr>
<tr><th id="3487">3487</th><td>  <b>if</b> (<a class="local col5 ref" href="#655NewDefFor" title='NewDefFor' data-ref="655NewDefFor" data-ref-filename="655NewDefFor">NewDefFor</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_" title='llvm::PPCInstrInfo::foldFrameOffset(llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_" data-ref-filename="_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_">(<a class="local col3 ref" href="#653ToBeChangedReg" title='ToBeChangedReg' data-ref="653ToBeChangedReg" data-ref-filename="653ToBeChangedReg">ToBeChangedReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>)</a> || <a class="local col5 ref" href="#655NewDefFor" title='NewDefFor' data-ref="655NewDefFor" data-ref-filename="655NewDefFor">NewDefFor</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_" title='llvm::PPCInstrInfo::foldFrameOffset(llvm::MachineInstr &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_" data-ref-filename="_ZZNK4llvm12PPCInstrInfo15foldFrameOffsetERNS_12MachineInstrEENK3$_9clEjNS_26MachineInstrBundleIteratorIS1_Lb0EEES5_">(<a class="local col4 ref" href="#654ScaleReg" title='ScaleReg' data-ref="654ScaleReg" data-ref-filename="654ScaleReg">ScaleReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a>*<a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>)</a>)</td></tr>
<tr><th id="3488">3488</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3489">3489</th><td></td></tr>
<tr><th id="3490">3490</th><td>  <i>// Now start to do the transformation.</i></td></tr>
<tr><th id="3491">3491</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replace instruction: "</q></td></tr>
<tr><th id="3492">3492</th><td>                    &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="3493">3493</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(ADDIMI-&gt;dump());</td></tr>
<tr><th id="3494">3494</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(ADDMI-&gt;dump());</td></tr>
<tr><th id="3495">3495</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3496">3496</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"with: "</q></td></tr>
<tr><th id="3497">3497</th><td>                    &lt;&lt; <q>"\n"</q>);</td></tr>
<tr><th id="3498">3498</th><td></td></tr>
<tr><th id="3499">3499</th><td>  <i>// Update ADDI instr.</i></td></tr>
<tr><th id="3500">3500</th><td>  <a class="local col2 ref" href="#652ADDIMI" title='ADDIMI' data-ref="652ADDIMI" data-ref-filename="652ADDIMI">ADDIMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col1 ref" href="#651OffsetAddi" title='OffsetAddi' data-ref="651OffsetAddi" data-ref-filename="651OffsetAddi">OffsetAddi</a> + <a class="local col5 ref" href="#645OffsetImm" title='OffsetImm' data-ref="645OffsetImm" data-ref-filename="645OffsetImm">OffsetImm</a>);</td></tr>
<tr><th id="3501">3501</th><td></td></tr>
<tr><th id="3502">3502</th><td>  <i>// Update Imm instr.</i></td></tr>
<tr><th id="3503">3503</th><td>  <a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#646XFormOpcode" title='XFormOpcode' data-ref="646XFormOpcode" data-ref-filename="646XFormOpcode">XFormOpcode</a>));</td></tr>
<tr><th id="3504">3504</th><td>  <a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#647III" title='III' data-ref="647III" data-ref-filename="647III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>)</td></tr>
<tr><th id="3505">3505</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#654ScaleReg" title='ScaleReg' data-ref="654ScaleReg" data-ref-filename="654ScaleReg">ScaleReg</a>, <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="3506">3506</th><td>                        <a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#650ScaleRegIdx" title='ScaleRegIdx' data-ref="650ScaleRegIdx" data-ref-filename="650ScaleRegIdx">ScaleRegIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="3507">3507</th><td></td></tr>
<tr><th id="3508">3508</th><td>  <a class="local col0 ref" href="#640MI" title='MI' data-ref="640MI" data-ref-filename="640MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#647III" title='III' data-ref="647III" data-ref-filename="647III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>)</td></tr>
<tr><th id="3509">3509</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#653ToBeChangedReg" title='ToBeChangedReg' data-ref="653ToBeChangedReg" data-ref-filename="653ToBeChangedReg">ToBeChangedReg</a>, <b>false</b>, <b>false</b>, <b>true</b>);</td></tr>
<tr><th id="3510">3510</th><td></td></tr>
<tr><th id="3511">3511</th><td>  <i>// Eliminate ADD instr.</i></td></tr>
<tr><th id="3512">3512</th><td>  <a class="local col9 ref" href="#649ADDMI" title='ADDMI' data-ref="649ADDMI" data-ref-filename="649ADDMI">ADDMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="3513">3513</th><td></td></tr>
<tr><th id="3514">3514</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(ADDIMI-&gt;dump());</td></tr>
<tr><th id="3515">3515</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3516">3516</th><td></td></tr>
<tr><th id="3517">3517</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3518">3518</th><td>}</td></tr>
<tr><th id="3519">3519</th><td></td></tr>
<tr><th id="3520">3520</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" title='llvm::PPCInstrInfo::isADDIInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" data-ref-filename="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl">isADDIInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="660ADDIMI" title='ADDIMI' data-type='llvm::MachineInstr &amp;' data-ref="660ADDIMI" data-ref-filename="660ADDIMI">ADDIMI</dfn>,</td></tr>
<tr><th id="3521">3521</th><td>                                                 <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="661Imm" title='Imm' data-type='int64_t &amp;' data-ref="661Imm" data-ref-filename="661Imm">Imm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3522">3522</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="662Opc" title='Opc' data-type='unsigned int' data-ref="662Opc" data-ref-filename="662Opc">Opc</dfn> = <a class="local col0 ref" href="#660ADDIMI" title='ADDIMI' data-ref="660ADDIMI" data-ref-filename="660ADDIMI">ADDIMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3523">3523</th><td></td></tr>
<tr><th id="3524">3524</th><td>  <i>// Exit if the instruction is not ADDI.</i></td></tr>
<tr><th id="3525">3525</th><td>  <b>if</b> (<a class="local col2 ref" href="#662Opc" title='Opc' data-ref="662Opc" data-ref-filename="662Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> &amp;&amp; <a class="local col2 ref" href="#662Opc" title='Opc' data-ref="662Opc" data-ref-filename="662Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>)</td></tr>
<tr><th id="3526">3526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3527">3527</th><td></td></tr>
<tr><th id="3528">3528</th><td>  <i>// The operand may not necessarily be an immediate - it could be a relocation.</i></td></tr>
<tr><th id="3529">3529</th><td>  <b>if</b> (!<a class="local col0 ref" href="#660ADDIMI" title='ADDIMI' data-ref="660ADDIMI" data-ref-filename="660ADDIMI">ADDIMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3530">3530</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3531">3531</th><td></td></tr>
<tr><th id="3532">3532</th><td>  <a class="local col1 ref" href="#661Imm" title='Imm' data-ref="661Imm" data-ref-filename="661Imm">Imm</a> = <a class="local col0 ref" href="#660ADDIMI" title='ADDIMI' data-ref="660ADDIMI" data-ref-filename="660ADDIMI">ADDIMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3533">3533</th><td></td></tr>
<tr><th id="3534">3534</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3535">3535</th><td>}</td></tr>
<tr><th id="3536">3536</th><td></td></tr>
<tr><th id="3537">3537</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" title='llvm::PPCInstrInfo::isADDInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isADDInstrEligibleForFoldingERNS_12MachineInstrE">isADDInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="663ADDMI" title='ADDMI' data-type='llvm::MachineInstr &amp;' data-ref="663ADDMI" data-ref-filename="663ADDMI">ADDMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="3538">3538</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="664Opc" title='Opc' data-type='unsigned int' data-ref="664Opc" data-ref-filename="664Opc">Opc</dfn> = <a class="local col3 ref" href="#663ADDMI" title='ADDMI' data-ref="663ADDMI" data-ref-filename="663ADDMI">ADDMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3539">3539</th><td></td></tr>
<tr><th id="3540">3540</th><td>  <i>// Exit if the instruction is not ADD.</i></td></tr>
<tr><th id="3541">3541</th><td>  <b>return</b> <a class="local col4 ref" href="#664Opc" title='Opc' data-ref="664Opc" data-ref-filename="664Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD4" title='llvm::PPC::ADD4' data-ref="llvm::PPC::ADD4" data-ref-filename="llvm..PPC..ADD4">ADD4</a> || <a class="local col4 ref" href="#664Opc" title='Opc' data-ref="664Opc" data-ref-filename="664Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD8" title='llvm::PPC::ADD8' data-ref="llvm::PPC::ADD8" data-ref-filename="llvm..PPC..ADD8">ADD8</a>;</td></tr>
<tr><th id="3542">3542</th><td>}</td></tr>
<tr><th id="3543">3543</th><td></td></tr>
<tr><th id="3544">3544</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" title='llvm::PPCInstrInfo::isImmInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28isImmInstrEligibleForFoldingERNS_12MachineInstrERjS3_RlRNS_12ImmInstrInfoE">isImmInstrEligibleForFolding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="665MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="665MI" data-ref-filename="665MI">MI</dfn>,</td></tr>
<tr><th id="3545">3545</th><td>                                                <em>unsigned</em> &amp;<dfn class="local col6 decl" id="666ToBeDeletedReg" title='ToBeDeletedReg' data-type='unsigned int &amp;' data-ref="666ToBeDeletedReg" data-ref-filename="666ToBeDeletedReg">ToBeDeletedReg</dfn>,</td></tr>
<tr><th id="3546">3546</th><td>                                                <em>unsigned</em> &amp;<dfn class="local col7 decl" id="667XFormOpcode" title='XFormOpcode' data-type='unsigned int &amp;' data-ref="667XFormOpcode" data-ref-filename="667XFormOpcode">XFormOpcode</dfn>,</td></tr>
<tr><th id="3547">3547</th><td>                                                <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="668OffsetImm" title='OffsetImm' data-type='int64_t &amp;' data-ref="668OffsetImm" data-ref-filename="668OffsetImm">OffsetImm</dfn>,</td></tr>
<tr><th id="3548">3548</th><td>                                                <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col9 decl" id="669III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="669III" data-ref-filename="669III">III</dfn>) <em>const</em> {</td></tr>
<tr><th id="3549">3549</th><td>  <i>// Only handle load/store.</i></td></tr>
<tr><th id="3550">3550</th><td>  <b>if</b> (!<a class="local col5 ref" href="#665MI" title='MI' data-ref="665MI" data-ref-filename="665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="3551">3551</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3552">3552</th><td></td></tr>
<tr><th id="3553">3553</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="670Opc" title='Opc' data-type='unsigned int' data-ref="670Opc" data-ref-filename="670Opc">Opc</dfn> = <a class="local col5 ref" href="#665MI" title='MI' data-ref="665MI" data-ref-filename="665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="3554">3554</th><td></td></tr>
<tr><th id="3555">3555</th><td>  <a class="local col7 ref" href="#667XFormOpcode" title='XFormOpcode' data-ref="667XFormOpcode" data-ref-filename="667XFormOpcode">XFormOpcode</a> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>.<a class="ref fn" href="PPCRegisterInfo.h.html#_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" title='llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc' data-ref="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj">getMappedIdxOpcForImmOpc</a>(<a class="local col0 ref" href="#670Opc" title='Opc' data-ref="670Opc" data-ref-filename="670Opc">Opc</a>);</td></tr>
<tr><th id="3556">3556</th><td></td></tr>
<tr><th id="3557">3557</th><td>  <i>// Exit if instruction has no index form.</i></td></tr>
<tr><th id="3558">3558</th><td>  <b>if</b> (<a class="local col7 ref" href="#667XFormOpcode" title='XFormOpcode' data-ref="667XFormOpcode" data-ref-filename="667XFormOpcode">XFormOpcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSTRUCTION_LIST_END" title='llvm::PPC::INSTRUCTION_LIST_END' data-ref="llvm::PPC::INSTRUCTION_LIST_END" data-ref-filename="llvm..PPC..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a>)</td></tr>
<tr><th id="3559">3559</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3560">3560</th><td></td></tr>
<tr><th id="3561">3561</th><td>  <i>// TODO: sync the logic between instrHasImmForm() and ImmToIdxMap.</i></td></tr>
<tr><th id="3562">3562</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col7 ref" href="#667XFormOpcode" title='XFormOpcode' data-ref="667XFormOpcode" data-ref-filename="667XFormOpcode">XFormOpcode</a>, <a class="member fn" href="PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#665MI" title='MI' data-ref="665MI" data-ref-filename="665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()),</td></tr>
<tr><th id="3563">3563</th><td>                       <span class='refarg'><a class="local col9 ref" href="#669III" title='III' data-ref="669III" data-ref-filename="669III">III</a></span>, <b>true</b>))</td></tr>
<tr><th id="3564">3564</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3565">3565</th><td></td></tr>
<tr><th id="3566">3566</th><td>  <b>if</b> (!<a class="local col9 ref" href="#669III" title='III' data-ref="669III" data-ref-filename="669III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a>)</td></tr>
<tr><th id="3567">3567</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3568">3568</th><td></td></tr>
<tr><th id="3569">3569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col1 decl" id="671ImmOperand" title='ImmOperand' data-type='llvm::MachineOperand' data-ref="671ImmOperand" data-ref-filename="671ImmOperand">ImmOperand</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#665MI" title='MI' data-ref="665MI" data-ref-filename="665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#669III" title='III' data-ref="669III" data-ref-filename="669III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>);</td></tr>
<tr><th id="3570">3570</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col2 decl" id="672RegOperand" title='RegOperand' data-type='llvm::MachineOperand' data-ref="672RegOperand" data-ref-filename="672RegOperand">RegOperand</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col5 ref" href="#665MI" title='MI' data-ref="665MI" data-ref-filename="665MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#669III" title='III' data-ref="669III" data-ref-filename="669III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>);</td></tr>
<tr><th id="3571">3571</th><td>  <i>// Only support imm operands, not relocation slots or others.</i></td></tr>
<tr><th id="3572">3572</th><td>  <b>if</b> (!<a class="local col1 ref" href="#671ImmOperand" title='ImmOperand' data-ref="671ImmOperand" data-ref-filename="671ImmOperand">ImmOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="3573">3573</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3574">3574</th><td></td></tr>
<tr><th id="3575">3575</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegOperand.isReg() &amp;&amp; <q>"Instruction format is not right"</q>);</td></tr>
<tr><th id="3576">3576</th><td></td></tr>
<tr><th id="3577">3577</th><td>  <i>// There are other use for ToBeDeletedReg after Imm instr, can not delete it.</i></td></tr>
<tr><th id="3578">3578</th><td>  <b>if</b> (!<a class="local col2 ref" href="#672RegOperand" title='RegOperand' data-ref="672RegOperand" data-ref-filename="672RegOperand">RegOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="3579">3579</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3580">3580</th><td></td></tr>
<tr><th id="3581">3581</th><td>  <a class="local col6 ref" href="#666ToBeDeletedReg" title='ToBeDeletedReg' data-ref="666ToBeDeletedReg" data-ref-filename="666ToBeDeletedReg">ToBeDeletedReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col2 ref" href="#672RegOperand" title='RegOperand' data-ref="672RegOperand" data-ref-filename="672RegOperand">RegOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3582">3582</th><td>  <a class="local col8 ref" href="#668OffsetImm" title='OffsetImm' data-ref="668OffsetImm" data-ref-filename="668OffsetImm">OffsetImm</a> = <a class="local col1 ref" href="#671ImmOperand" title='ImmOperand' data-ref="671ImmOperand" data-ref-filename="671ImmOperand">ImmOperand</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3583">3583</th><td></td></tr>
<tr><th id="3584">3584</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3585">3585</th><td>}</td></tr>
<tr><th id="3586">3586</th><td></td></tr>
<tr><th id="3587">3587</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" title='llvm::PPCInstrInfo::isValidToBeChangedReg' data-ref="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll" data-ref-filename="_ZNK4llvm12PPCInstrInfo21isValidToBeChangedRegEPNS_12MachineInstrEjRS2_Rll">isValidToBeChangedReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="673ADDMI" title='ADDMI' data-type='llvm::MachineInstr *' data-ref="673ADDMI" data-ref-filename="673ADDMI">ADDMI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="674Index" title='Index' data-type='unsigned int' data-ref="674Index" data-ref-filename="674Index">Index</dfn>,</td></tr>
<tr><th id="3588">3588</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *&amp;<dfn class="local col5 decl" id="675ADDIMI" title='ADDIMI' data-type='llvm::MachineInstr *&amp;' data-ref="675ADDIMI" data-ref-filename="675ADDIMI">ADDIMI</dfn>,</td></tr>
<tr><th id="3589">3589</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col6 decl" id="676OffsetAddi" title='OffsetAddi' data-type='int64_t &amp;' data-ref="676OffsetAddi" data-ref-filename="676OffsetAddi">OffsetAddi</dfn>,</td></tr>
<tr><th id="3590">3590</th><td>                                         <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="677OffsetImm" title='OffsetImm' data-type='int64_t' data-ref="677OffsetImm" data-ref-filename="677OffsetImm">OffsetImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="3591">3591</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((Index == <var>1</var> || Index == <var>2</var>) &amp;&amp; <q>"Invalid operand index for add."</q>);</td></tr>
<tr><th id="3592">3592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="678MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="678MO" data-ref-filename="678MO">MO</dfn> = <a class="local col3 ref" href="#673ADDMI" title='ADDMI' data-ref="673ADDMI" data-ref-filename="673ADDMI">ADDMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#674Index" title='Index' data-ref="674Index" data-ref-filename="674Index">Index</a>);</td></tr>
<tr><th id="3593">3593</th><td></td></tr>
<tr><th id="3594">3594</th><td>  <b>if</b> (!<a class="local col8 ref" href="#678MO" title='MO' data-ref="678MO" data-ref-filename="678MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="3595">3595</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3596">3596</th><td></td></tr>
<tr><th id="3597">3597</th><td>  <em>bool</em> <dfn class="local col9 decl" id="679OtherIntermediateUse" title='OtherIntermediateUse' data-type='bool' data-ref="679OtherIntermediateUse" data-ref-filename="679OtherIntermediateUse">OtherIntermediateUse</dfn> = <b>false</b>;</td></tr>
<tr><th id="3598">3598</th><td></td></tr>
<tr><th id="3599">3599</th><td>  <a class="local col5 ref" href="#675ADDIMI" title='ADDIMI' data-ref="675ADDIMI" data-ref-filename="675ADDIMI">ADDIMI</a> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" title='llvm::PPCInstrInfo::getDefMIPostRA' data-ref="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb" data-ref-filename="_ZNK4llvm12PPCInstrInfo14getDefMIPostRAEjRNS_12MachineInstrERb">getDefMIPostRA</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#678MO" title='MO' data-ref="678MO" data-ref-filename="678MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class='refarg'>*<a class="local col3 ref" href="#673ADDMI" title='ADDMI' data-ref="673ADDMI" data-ref-filename="673ADDMI">ADDMI</a></span>, <span class='refarg'><a class="local col9 ref" href="#679OtherIntermediateUse" title='OtherIntermediateUse' data-ref="679OtherIntermediateUse" data-ref-filename="679OtherIntermediateUse">OtherIntermediateUse</a></span>);</td></tr>
<tr><th id="3600">3600</th><td>  <i>// Currently handle only one "add + Imminstr" pair case, exit if other</i></td></tr>
<tr><th id="3601">3601</th><td><i>  // intermediate use for ToBeChangedReg found.</i></td></tr>
<tr><th id="3602">3602</th><td><i>  // TODO: handle the cases where there are other "add + Imminstr" pairs</i></td></tr>
<tr><th id="3603">3603</th><td><i>  // with same offset in Imminstr which is like:</i></td></tr>
<tr><th id="3604">3604</th><td><i>  //</i></td></tr>
<tr><th id="3605">3605</th><td><i>  // ADDI instr: ToBeChangedReg  = ADDI FrameBaseReg, OffsetAddi</i></td></tr>
<tr><th id="3606">3606</th><td><i>  // ADD instr1: ToBeDeletedReg1 = ADD ToBeChangedReg, ScaleReg1</i></td></tr>
<tr><th id="3607">3607</th><td><i>  // Imm instr1: Reg1            = op1 OffsetImm, ToBeDeletedReg1(killed)</i></td></tr>
<tr><th id="3608">3608</th><td><i>  // ADD instr2: ToBeDeletedReg2 = ADD ToBeChangedReg(killed), ScaleReg2</i></td></tr>
<tr><th id="3609">3609</th><td><i>  // Imm instr2: Reg2            = op2 OffsetImm, ToBeDeletedReg2(killed)</i></td></tr>
<tr><th id="3610">3610</th><td><i>  //</i></td></tr>
<tr><th id="3611">3611</th><td><i>  // can be converted to:</i></td></tr>
<tr><th id="3612">3612</th><td><i>  //</i></td></tr>
<tr><th id="3613">3613</th><td><i>  // new ADDI instr: ToBeChangedReg = ADDI FrameBaseReg,</i></td></tr>
<tr><th id="3614">3614</th><td><i>  //                                       (OffsetAddi + OffsetImm)</i></td></tr>
<tr><th id="3615">3615</th><td><i>  // Index instr1:   Reg1           = opx1 ScaleReg1, ToBeChangedReg</i></td></tr>
<tr><th id="3616">3616</th><td><i>  // Index instr2:   Reg2           = opx2 ScaleReg2, ToBeChangedReg(killed)</i></td></tr>
<tr><th id="3617">3617</th><td></td></tr>
<tr><th id="3618">3618</th><td>  <b>if</b> (<a class="local col9 ref" href="#679OtherIntermediateUse" title='OtherIntermediateUse' data-ref="679OtherIntermediateUse" data-ref-filename="679OtherIntermediateUse">OtherIntermediateUse</a> || !<a class="local col5 ref" href="#675ADDIMI" title='ADDIMI' data-ref="675ADDIMI" data-ref-filename="675ADDIMI">ADDIMI</a>)</td></tr>
<tr><th id="3619">3619</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3620">3620</th><td>  <i>// Check if ADDI instr meets requirement.</i></td></tr>
<tr><th id="3621">3621</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" title='llvm::PPCInstrInfo::isADDIInstrEligibleForFolding' data-ref="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl" data-ref-filename="_ZNK4llvm12PPCInstrInfo29isADDIInstrEligibleForFoldingERNS_12MachineInstrERl">isADDIInstrEligibleForFolding</a>(<span class='refarg'>*<a class="local col5 ref" href="#675ADDIMI" title='ADDIMI' data-ref="675ADDIMI" data-ref-filename="675ADDIMI">ADDIMI</a></span>, <span class='refarg'><a class="local col6 ref" href="#676OffsetAddi" title='OffsetAddi' data-ref="676OffsetAddi" data-ref-filename="676OffsetAddi">OffsetAddi</a></span>))</td></tr>
<tr><th id="3622">3622</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3623">3623</th><td></td></tr>
<tr><th id="3624">3624</th><td>  <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col6 ref" href="#676OffsetAddi" title='OffsetAddi' data-ref="676OffsetAddi" data-ref-filename="676OffsetAddi">OffsetAddi</a> + <a class="local col7 ref" href="#677OffsetImm" title='OffsetImm' data-ref="677OffsetImm" data-ref-filename="677OffsetImm">OffsetImm</a>))</td></tr>
<tr><th id="3625">3625</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3626">3626</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3627">3627</th><td>}</td></tr>
<tr><th id="3628">3628</th><td></td></tr>
<tr><th id="3629">3629</th><td><i>// If this instruction has an immediate form and one of its operands is a</i></td></tr>
<tr><th id="3630">3630</th><td><i>// result of a load-immediate or an add-immediate, convert it to</i></td></tr>
<tr><th id="3631">3631</th><td><i>// the immediate form if the constant is in range.</i></td></tr>
<tr><th id="3632">3632</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::convertToImmediateForm' data-ref="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo22convertToImmediateFormERNS_12MachineInstrEPPS1_">convertToImmediateForm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="680MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="680MI" data-ref-filename="680MI">MI</dfn>,</td></tr>
<tr><th id="3633">3633</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col1 decl" id="681KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="681KilledDef" data-ref-filename="681KilledDef">KilledDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="3634">3634</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="682MF" title='MF' data-type='llvm::MachineFunction *' data-ref="682MF" data-ref-filename="682MF">MF</dfn> = <a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="3635">3635</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="683MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="683MRI" data-ref-filename="683MRI">MRI</dfn> = &amp;<a class="local col2 ref" href="#682MF" title='MF' data-ref="682MF" data-ref-filename="682MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3636">3636</th><td>  <em>bool</em> <dfn class="local col4 decl" id="684PostRA" title='PostRA' data-type='bool' data-ref="684PostRA" data-ref-filename="684PostRA">PostRA</dfn> = !<a class="local col3 ref" href="#683MRI" title='MRI' data-ref="683MRI" data-ref-filename="683MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="3637">3637</th><td>  <em>bool</em> <dfn class="local col5 decl" id="685SeenIntermediateUse" title='SeenIntermediateUse' data-type='bool' data-ref="685SeenIntermediateUse" data-ref-filename="685SeenIntermediateUse">SeenIntermediateUse</dfn> = <b>true</b>;</td></tr>
<tr><th id="3638">3638</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="686ForwardingOperand" title='ForwardingOperand' data-type='unsigned int' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="3639">3639</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="687DefMI" title='DefMI' data-type='llvm::MachineInstr *' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" title='llvm::PPCInstrInfo::getForwardingDefMI' data-ref="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo18getForwardingDefMIERNS_12MachineInstrERjRb">getForwardingDefMI</a>(<span class='refarg'><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a></span>,</td></tr>
<tr><th id="3640">3640</th><td>                                           <span class='refarg'><a class="local col5 ref" href="#685SeenIntermediateUse" title='SeenIntermediateUse' data-ref="685SeenIntermediateUse" data-ref-filename="685SeenIntermediateUse">SeenIntermediateUse</a></span>);</td></tr>
<tr><th id="3641">3641</th><td>  <b>if</b> (!<a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a>)</td></tr>
<tr><th id="3642">3642</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3643">3643</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ForwardingOperand &lt; MI.getNumOperands() &amp;&amp;</td></tr>
<tr><th id="3644">3644</th><td>         <q>"The forwarding operand needs to be valid at this point"</q>);</td></tr>
<tr><th id="3645">3645</th><td>  <em>bool</em> <dfn class="local col8 decl" id="688IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-type='bool' data-ref="688IsForwardingOperandKilled" data-ref-filename="688IsForwardingOperandKilled">IsForwardingOperandKilled</dfn> = <a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="3646">3646</th><td>  <em>bool</em> <dfn class="local col9 decl" id="689KillFwdDefMI" title='KillFwdDefMI' data-type='bool' data-ref="689KillFwdDefMI" data-ref-filename="689KillFwdDefMI">KillFwdDefMI</dfn> = !<a class="local col5 ref" href="#685SeenIntermediateUse" title='SeenIntermediateUse' data-ref="685SeenIntermediateUse" data-ref-filename="685SeenIntermediateUse">SeenIntermediateUse</a> &amp;&amp; <a class="local col8 ref" href="#688IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-ref="688IsForwardingOperandKilled" data-ref-filename="688IsForwardingOperandKilled">IsForwardingOperandKilled</a>;</td></tr>
<tr><th id="3647">3647</th><td>  <b>if</b> (<a class="local col1 ref" href="#681KilledDef" title='KilledDef' data-ref="681KilledDef" data-ref-filename="681KilledDef">KilledDef</a> &amp;&amp; <a class="local col9 ref" href="#689KillFwdDefMI" title='KillFwdDefMI' data-ref="689KillFwdDefMI" data-ref-filename="689KillFwdDefMI">KillFwdDefMI</a>)</td></tr>
<tr><th id="3648">3648</th><td>    *<a class="local col1 ref" href="#681KilledDef" title='KilledDef' data-ref="681KilledDef" data-ref-filename="681KilledDef">KilledDef</a> = <a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a>;</td></tr>
<tr><th id="3649">3649</th><td></td></tr>
<tr><th id="3650">3650</th><td>  <i>// If this is a imm instruction and its register operands is produced by ADDI,</i></td></tr>
<tr><th id="3651">3651</th><td><i>  // put the imm into imm inst directly.</i></td></tr>
<tr><th id="3652">3652</th><td>  <b>if</b> (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>.<a class="ref fn" href="PPCRegisterInfo.h.html#_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" title='llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc' data-ref="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj">getMappedIdxOpcForImmOpc</a>(<a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) !=</td></tr>
<tr><th id="3653">3653</th><td>          <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::INSTRUCTION_LIST_END" title='llvm::PPC::INSTRUCTION_LIST_END' data-ref="llvm::PPC::INSTRUCTION_LIST_END" data-ref-filename="llvm..PPC..INSTRUCTION_LIST_END">INSTRUCTION_LIST_END</a> &amp;&amp;</td></tr>
<tr><th id="3654">3654</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::transformToNewImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j">transformToNewImmFormFedByAdd</a>(<span class='refarg'><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a></span>, <a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a>))</td></tr>
<tr><th id="3655">3655</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3656">3656</th><td></td></tr>
<tr><th id="3657">3657</th><td>  <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#78" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev" data-ref-filename="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col0 decl" id="690III" title='III' data-type='llvm::ImmInstrInfo' data-ref="690III" data-ref-filename="690III">III</dfn>;</td></tr>
<tr><th id="3658">3658</th><td>  <em>bool</em> <dfn class="local col1 decl" id="691IsVFReg" title='IsVFReg' data-type='bool' data-ref="691IsVFReg" data-ref-filename="691IsVFReg">IsVFReg</dfn> = <a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()</td></tr>
<tr><th id="3659">3659</th><td>                     ? <a class="member fn" href="PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="3660">3660</th><td>                     : <b>false</b>;</td></tr>
<tr><th id="3661">3661</th><td>  <em>bool</em> <dfn class="local col2 decl" id="692HasImmForm" title='HasImmForm' data-type='bool' data-ref="692HasImmForm" data-ref-filename="692HasImmForm">HasImmForm</dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>(), <a class="local col1 ref" href="#691IsVFReg" title='IsVFReg' data-ref="691IsVFReg" data-ref-filename="691IsVFReg">IsVFReg</a>, <span class='refarg'><a class="local col0 ref" href="#690III" title='III' data-ref="690III" data-ref-filename="690III">III</a></span>, <a class="local col4 ref" href="#684PostRA" title='PostRA' data-ref="684PostRA" data-ref-filename="684PostRA">PostRA</a>);</td></tr>
<tr><th id="3662">3662</th><td>  <i>// If this is a reg+reg instruction that has a reg+imm form,</i></td></tr>
<tr><th id="3663">3663</th><td><i>  // and one of the operands is produced by an add-immediate,</i></td></tr>
<tr><th id="3664">3664</th><td><i>  // try to convert it.</i></td></tr>
<tr><th id="3665">3665</th><td>  <b>if</b> (<a class="local col2 ref" href="#692HasImmForm" title='HasImmForm' data-ref="692HasImmForm" data-ref-filename="692HasImmForm">HasImmForm</a> &amp;&amp;</td></tr>
<tr><th id="3666">3666</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" data-ref-filename="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</a>(<span class='refarg'><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a></span>, <a class="local col0 ref" href="#690III" title='III' data-ref="690III" data-ref-filename="690III">III</a>, <a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a>, <span class='refarg'>*<a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a></span>,</td></tr>
<tr><th id="3667">3667</th><td>                                 <a class="local col9 ref" href="#689KillFwdDefMI" title='KillFwdDefMI' data-ref="689KillFwdDefMI" data-ref-filename="689KillFwdDefMI">KillFwdDefMI</a>))</td></tr>
<tr><th id="3668">3668</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3669">3669</th><td></td></tr>
<tr><th id="3670">3670</th><td>  <i>// If this is a reg+reg instruction that has a reg+imm form,</i></td></tr>
<tr><th id="3671">3671</th><td><i>  // and one of the operands is produced by LI, convert it now.</i></td></tr>
<tr><th id="3672">3672</th><td>  <b>if</b> (<a class="local col2 ref" href="#692HasImmForm" title='HasImmForm' data-ref="692HasImmForm" data-ref-filename="692HasImmForm">HasImmForm</a> &amp;&amp;</td></tr>
<tr><th id="3673">3673</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_">transformToImmFormFedByLI</a>(<span class='refarg'><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a></span>, <a class="local col0 ref" href="#690III" title='III' data-ref="690III" data-ref-filename="690III">III</a>, <a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a>, <span class='refarg'>*<a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a></span>))</td></tr>
<tr><th id="3674">3674</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3675">3675</th><td></td></tr>
<tr><th id="3676">3676</th><td>  <i>// If this is not a reg+reg, but the DefMI is LI/LI8, check if its user MI</i></td></tr>
<tr><th id="3677">3677</th><td><i>  // can be simpified to LI.</i></td></tr>
<tr><th id="3678">3678</th><td>  <b>if</b> (!<a class="local col2 ref" href="#692HasImmForm" title='HasImmForm' data-ref="692HasImmForm" data-ref-filename="692HasImmForm">HasImmForm</a> &amp;&amp; <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" title='llvm::PPCInstrInfo::simplifyToLI' data-ref="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_">simplifyToLI</a>(<span class='refarg'><a class="local col0 ref" href="#680MI" title='MI' data-ref="680MI" data-ref-filename="680MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#687DefMI" title='DefMI' data-ref="687DefMI" data-ref-filename="687DefMI">DefMI</a></span>, <a class="local col6 ref" href="#686ForwardingOperand" title='ForwardingOperand' data-ref="686ForwardingOperand" data-ref-filename="686ForwardingOperand">ForwardingOperand</a>, <a class="local col1 ref" href="#681KilledDef" title='KilledDef' data-ref="681KilledDef" data-ref-filename="681KilledDef">KilledDef</a>))</td></tr>
<tr><th id="3679">3679</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="3680">3680</th><td></td></tr>
<tr><th id="3681">3681</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3682">3682</th><td>}</td></tr>
<tr><th id="3683">3683</th><td></td></tr>
<tr><th id="3684">3684</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" title='llvm::PPCInstrInfo::combineRLWINM' data-ref="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo13combineRLWINMERNS_12MachineInstrEPPS1_">combineRLWINM</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="693MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="693MI" data-ref-filename="693MI">MI</dfn>,</td></tr>
<tr><th id="3685">3685</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col4 decl" id="694ToErase" title='ToErase' data-type='llvm::MachineInstr **' data-ref="694ToErase" data-ref-filename="694ToErase">ToErase</dfn>) <em>const</em> {</td></tr>
<tr><th id="3686">3686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col5 decl" id="695MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="695MRI" data-ref-filename="695MRI">MRI</dfn> = &amp;<a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="3687">3687</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="696FoldingReg" title='FoldingReg' data-type='unsigned int' data-ref="696FoldingReg" data-ref-filename="696FoldingReg">FoldingReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="3688">3688</th><td>  <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="local col6 ref" href="#696FoldingReg" title='FoldingReg' data-ref="696FoldingReg" data-ref-filename="696FoldingReg">FoldingReg</a>))</td></tr>
<tr><th id="3689">3689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3690">3690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="697SrcMI" title='SrcMI' data-type='llvm::MachineInstr *' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</dfn> = <a class="local col5 ref" href="#695MRI" title='MRI' data-ref="695MRI" data-ref-filename="695MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#696FoldingReg" title='FoldingReg' data-ref="696FoldingReg" data-ref-filename="696FoldingReg">FoldingReg</a>);</td></tr>
<tr><th id="3691">3691</th><td>  <b>if</b> (<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> &amp;&amp;</td></tr>
<tr><th id="3692">3692</th><td>      <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> &amp;&amp;</td></tr>
<tr><th id="3693">3693</th><td>      <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> &amp;&amp;</td></tr>
<tr><th id="3694">3694</th><td>      <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>)</td></tr>
<tr><th id="3695">3695</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3696">3696</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MI.getOperand(<var>2</var>).isImm() &amp;&amp; MI.getOperand(<var>3</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3697">3697</th><td>          MI.getOperand(<var>4</var>).isImm() &amp;&amp; SrcMI-&gt;getOperand(<var>2</var>).isImm() &amp;&amp;</td></tr>
<tr><th id="3698">3698</th><td>          SrcMI-&gt;getOperand(<var>3</var>).isImm() &amp;&amp; SrcMI-&gt;getOperand(<var>4</var>).isImm()) &amp;&amp;</td></tr>
<tr><th id="3699">3699</th><td>         <q>"Invalid PPC::RLWINM Instruction!"</q>);</td></tr>
<tr><th id="3700">3700</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="698SHSrc" title='SHSrc' data-type='uint64_t' data-ref="698SHSrc" data-ref-filename="698SHSrc">SHSrc</dfn> = <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3701">3701</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="699SHMI" title='SHMI' data-type='uint64_t' data-ref="699SHMI" data-ref-filename="699SHMI">SHMI</dfn> = <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3702">3702</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="700MBSrc" title='MBSrc' data-type='uint64_t' data-ref="700MBSrc" data-ref-filename="700MBSrc">MBSrc</dfn> = <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3703">3703</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="701MBMI" title='MBMI' data-type='uint64_t' data-ref="701MBMI" data-ref-filename="701MBMI">MBMI</dfn> = <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3704">3704</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="702MESrc" title='MESrc' data-type='uint64_t' data-ref="702MESrc" data-ref-filename="702MESrc">MESrc</dfn> = <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3705">3705</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="703MEMI" title='MEMI' data-type='uint64_t' data-ref="703MEMI" data-ref-filename="703MEMI">MEMI</dfn> = <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="3706">3706</th><td></td></tr>
<tr><th id="3707">3707</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((MEMI &lt; <var>32</var> &amp;&amp; MESrc &lt; <var>32</var> &amp;&amp; MBMI &lt; <var>32</var> &amp;&amp; MBSrc &lt; <var>32</var>) &amp;&amp;</td></tr>
<tr><th id="3708">3708</th><td>         <q>"Invalid PPC::RLWINM Instruction!"</q>);</td></tr>
<tr><th id="3709">3709</th><td>  <i>// If MBMI is bigger than MEMI, we always can not get run of ones.</i></td></tr>
<tr><th id="3710">3710</th><td><i>  // RotatedSrcMask non-wrap:</i></td></tr>
<tr><th id="3711">3711</th><td><i>  //                 0........31|32........63</i></td></tr>
<tr><th id="3712">3712</th><td><i>  // RotatedSrcMask:   B---E        B---E</i></td></tr>
<tr><th id="3713">3713</th><td><i>  // MaskMI:         -----------|--E  B------</i></td></tr>
<tr><th id="3714">3714</th><td><i>  // Result:           -----          ---      (Bad candidate)</i></td></tr>
<tr><th id="3715">3715</th><td><i>  //</i></td></tr>
<tr><th id="3716">3716</th><td><i>  // RotatedSrcMask wrap:</i></td></tr>
<tr><th id="3717">3717</th><td><i>  //                 0........31|32........63</i></td></tr>
<tr><th id="3718">3718</th><td><i>  // RotatedSrcMask: --E   B----|--E    B----</i></td></tr>
<tr><th id="3719">3719</th><td><i>  // MaskMI:         -----------|--E  B------</i></td></tr>
<tr><th id="3720">3720</th><td><i>  // Result:         ---   -----|---    -----  (Bad candidate)</i></td></tr>
<tr><th id="3721">3721</th><td><i>  //</i></td></tr>
<tr><th id="3722">3722</th><td><i>  // One special case is RotatedSrcMask is a full set mask.</i></td></tr>
<tr><th id="3723">3723</th><td><i>  // RotatedSrcMask full:</i></td></tr>
<tr><th id="3724">3724</th><td><i>  //                 0........31|32........63</i></td></tr>
<tr><th id="3725">3725</th><td><i>  // RotatedSrcMask: ------EB---|-------EB---</i></td></tr>
<tr><th id="3726">3726</th><td><i>  // MaskMI:         -----------|--E  B------</i></td></tr>
<tr><th id="3727">3727</th><td><i>  // Result:         -----------|---  -------  (Good candidate)</i></td></tr>
<tr><th id="3728">3728</th><td><i></i></td></tr>
<tr><th id="3729">3729</th><td><i>  // Mark special case.</i></td></tr>
<tr><th id="3730">3730</th><td>  <em>bool</em> <dfn class="local col4 decl" id="704SrcMaskFull" title='SrcMaskFull' data-type='bool' data-ref="704SrcMaskFull" data-ref-filename="704SrcMaskFull">SrcMaskFull</dfn> = (<a class="local col0 ref" href="#700MBSrc" title='MBSrc' data-ref="700MBSrc" data-ref-filename="700MBSrc">MBSrc</a> - <a class="local col2 ref" href="#702MESrc" title='MESrc' data-ref="702MESrc" data-ref-filename="702MESrc">MESrc</a> == <var>1</var>) || (<a class="local col0 ref" href="#700MBSrc" title='MBSrc' data-ref="700MBSrc" data-ref-filename="700MBSrc">MBSrc</a> == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#702MESrc" title='MESrc' data-ref="702MESrc" data-ref-filename="702MESrc">MESrc</a> == <var>31</var>);</td></tr>
<tr><th id="3731">3731</th><td></td></tr>
<tr><th id="3732">3732</th><td>  <i>// For other MBMI &gt; MEMI cases, just return.</i></td></tr>
<tr><th id="3733">3733</th><td>  <b>if</b> ((<a class="local col1 ref" href="#701MBMI" title='MBMI' data-ref="701MBMI" data-ref-filename="701MBMI">MBMI</a> &gt; <a class="local col3 ref" href="#703MEMI" title='MEMI' data-ref="703MEMI" data-ref-filename="703MEMI">MEMI</a>) &amp;&amp; !<a class="local col4 ref" href="#704SrcMaskFull" title='SrcMaskFull' data-ref="704SrcMaskFull" data-ref-filename="704SrcMaskFull">SrcMaskFull</a>)</td></tr>
<tr><th id="3734">3734</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3735">3735</th><td></td></tr>
<tr><th id="3736">3736</th><td>  <i>// Handle MBMI &lt;= MEMI cases.</i></td></tr>
<tr><th id="3737">3737</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col5 decl" id="705MaskMI" title='MaskMI' data-type='llvm::APInt' data-ref="705MaskMI" data-ref-filename="705MaskMI">MaskMI</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt18getBitsSetWithWrapEjjj" title='llvm::APInt::getBitsSetWithWrap' data-ref="_ZN4llvm5APInt18getBitsSetWithWrapEjjj" data-ref-filename="_ZN4llvm5APInt18getBitsSetWithWrapEjjj">getBitsSetWithWrap</a>(<var>32</var>, <var>32</var> - <a class="local col3 ref" href="#703MEMI" title='MEMI' data-ref="703MEMI" data-ref-filename="703MEMI">MEMI</a> - <var>1</var>, <var>32</var> - <a class="local col1 ref" href="#701MBMI" title='MBMI' data-ref="701MBMI" data-ref-filename="701MBMI">MBMI</a>);</td></tr>
<tr><th id="3738">3738</th><td>  <i>// In MI, we only need low 32 bits of SrcMI, just consider about low 32</i></td></tr>
<tr><th id="3739">3739</th><td><i>  // bit of SrcMI mask. Note that in APInt, lowerest bit is at index 0,</i></td></tr>
<tr><th id="3740">3740</th><td><i>  // while in PowerPC ISA, lowerest bit is at index 63.</i></td></tr>
<tr><th id="3741">3741</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col6 decl" id="706MaskSrc" title='MaskSrc' data-type='llvm::APInt' data-ref="706MaskSrc" data-ref-filename="706MaskSrc">MaskSrc</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt18getBitsSetWithWrapEjjj" title='llvm::APInt::getBitsSetWithWrap' data-ref="_ZN4llvm5APInt18getBitsSetWithWrapEjjj" data-ref-filename="_ZN4llvm5APInt18getBitsSetWithWrapEjjj">getBitsSetWithWrap</a>(<var>32</var>, <var>32</var> - <a class="local col2 ref" href="#702MESrc" title='MESrc' data-ref="702MESrc" data-ref-filename="702MESrc">MESrc</a> - <var>1</var>, <var>32</var> - <a class="local col0 ref" href="#700MBSrc" title='MBSrc' data-ref="700MBSrc" data-ref-filename="700MBSrc">MBSrc</a>);</td></tr>
<tr><th id="3742">3742</th><td></td></tr>
<tr><th id="3743">3743</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col7 decl" id="707RotatedSrcMask" title='RotatedSrcMask' data-type='llvm::APInt' data-ref="707RotatedSrcMask" data-ref-filename="707RotatedSrcMask">RotatedSrcMask</dfn> = <a class="local col6 ref" href="#706MaskSrc" title='MaskSrc' data-ref="706MaskSrc" data-ref-filename="706MaskSrc">MaskSrc</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4rotlEj" title='llvm::APInt::rotl' data-ref="_ZNK4llvm5APInt4rotlEj" data-ref-filename="_ZNK4llvm5APInt4rotlEj">rotl</a>(<a class="local col9 ref" href="#699SHMI" title='SHMI' data-ref="699SHMI" data-ref-filename="699SHMI">SHMI</a>);</td></tr>
<tr><th id="3744">3744</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col8 decl" id="708FinalMask" title='FinalMask' data-type='llvm::APInt' data-ref="708FinalMask" data-ref-filename="708FinalMask">FinalMask</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1ERKS0_" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1ERKS0_" data-ref-filename="_ZN4llvm5APIntC1ERKS0_"></a><a class="local col7 ref" href="#707RotatedSrcMask" title='RotatedSrcMask' data-ref="707RotatedSrcMask" data-ref-filename="707RotatedSrcMask">RotatedSrcMask</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvmanENS_5APIntERKS0_" title='llvm::operator&amp;' data-ref="_ZN4llvmanENS_5APIntERKS0_" data-ref-filename="_ZN4llvmanENS_5APIntERKS0_">&amp;</a> <a class="local col5 ref" href="#705MaskMI" title='MaskMI' data-ref="705MaskMI" data-ref-filename="705MaskMI">MaskMI</a>;</td></tr>
<tr><th id="3745">3745</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="709NewMB" title='NewMB' data-type='uint32_t' data-ref="709NewMB" data-ref-filename="709NewMB">NewMB</dfn>, <dfn class="local col0 decl" id="710NewME" title='NewME' data-type='uint32_t' data-ref="710NewME" data-ref-filename="710NewME">NewME</dfn>;</td></tr>
<tr><th id="3746">3746</th><td>  <em>bool</em> <dfn class="local col1 decl" id="711Simplified" title='Simplified' data-type='bool' data-ref="711Simplified" data-ref-filename="711Simplified">Simplified</dfn> = <b>false</b>;</td></tr>
<tr><th id="3747">3747</th><td></td></tr>
<tr><th id="3748">3748</th><td>  <i>// If final mask is 0, MI result should be 0 too.</i></td></tr>
<tr><th id="3749">3749</th><td>  <b>if</b> (<a class="local col8 ref" href="#708FinalMask" title='FinalMask' data-ref="708FinalMask" data-ref-filename="708FinalMask">FinalMask</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt11isNullValueEv" title='llvm::APInt::isNullValue' data-ref="_ZNK4llvm5APInt11isNullValueEv" data-ref-filename="_ZNK4llvm5APInt11isNullValueEv">isNullValue</a>()) {</td></tr>
<tr><th id="3750">3750</th><td>    <em>bool</em> <dfn class="local col2 decl" id="712Is64Bit" title='Is64Bit' data-type='bool' data-ref="712Is64Bit" data-ref-filename="712Is64Bit">Is64Bit</dfn> =</td></tr>
<tr><th id="3751">3751</th><td>        (<a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> || <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>);</td></tr>
<tr><th id="3752">3752</th><td>    <a class="local col1 ref" href="#711Simplified" title='Simplified' data-ref="711Simplified" data-ref-filename="711Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="3753">3753</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replace Instr: "</q>);</td></tr>
<tr><th id="3754">3754</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3755">3755</th><td></td></tr>
<tr><th id="3756">3756</th><td>    <b>if</b> (<a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>) {</td></tr>
<tr><th id="3757">3757</th><td>      <i>// Replace MI with "LI 0"</i></td></tr>
<tr><th id="3758">3758</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>4</var>);</td></tr>
<tr><th id="3759">3759</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="3760">3760</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="3761">3761</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand17ChangeToImmediateElj" title='llvm::MachineOperand::ChangeToImmediate' data-ref="_ZN4llvm14MachineOperand17ChangeToImmediateElj" data-ref-filename="_ZN4llvm14MachineOperand17ChangeToImmediateElj">ChangeToImmediate</a>(<var>0</var>);</td></tr>
<tr><th id="3762">3762</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#712Is64Bit" title='Is64Bit' data-ref="712Is64Bit" data-ref-filename="712Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>));</td></tr>
<tr><th id="3763">3763</th><td>    } <b>else</b> {</td></tr>
<tr><th id="3764">3764</th><td>      <i>// Replace MI with "ANDI_rec reg, 0"</i></td></tr>
<tr><th id="3765">3765</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>4</var>);</td></tr>
<tr><th id="3766">3766</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="3767">3767</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<var>0</var>);</td></tr>
<tr><th id="3768">3768</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#712Is64Bit" title='Is64Bit' data-ref="712Is64Bit" data-ref-filename="712Is64Bit">Is64Bit</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a>));</td></tr>
<tr><th id="3769">3769</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3770">3770</th><td>      <b>if</b> (<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="3771">3771</th><td>        <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3772">3772</th><td>        <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="3773">3773</th><td>      } <b>else</b></td></tr>
<tr><th id="3774">3774</th><td>        <i>// About to replace MI.getOperand(1), clear its kill flag.</i></td></tr>
<tr><th id="3775">3775</th><td>        <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="3776">3776</th><td>    }</td></tr>
<tr><th id="3777">3777</th><td></td></tr>
<tr><th id="3778">3778</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"With: "</q>);</td></tr>
<tr><th id="3779">3779</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3780">3780</th><td></td></tr>
<tr><th id="3781">3781</th><td>  } <b>else</b> <b>if</b> ((<a class="ref fn" href="MCTargetDesc/PPCMCTargetDesc.h.html#_ZN4llvmL11isRunOfOnesEjRjS0_" title='llvm::isRunOfOnes' data-ref="_ZN4llvmL11isRunOfOnesEjRjS0_" data-ref-filename="_ZN4llvmL11isRunOfOnesEjRjS0_">isRunOfOnes</a>((<em>unsigned</em>)(<a class="local col8 ref" href="#708FinalMask" title='FinalMask' data-ref="708FinalMask" data-ref-filename="708FinalMask">FinalMask</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getZExtValueEv" title='llvm::APInt::getZExtValue' data-ref="_ZNK4llvm5APInt12getZExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getZExtValueEv">getZExtValue</a>()), <span class='refarg'><a class="local col9 ref" href="#709NewMB" title='NewMB' data-ref="709NewMB" data-ref-filename="709NewMB">NewMB</a></span>, <span class='refarg'><a class="local col0 ref" href="#710NewME" title='NewME' data-ref="710NewME" data-ref-filename="710NewME">NewME</a></span>) &amp;&amp;</td></tr>
<tr><th id="3782">3782</th><td>              <a class="local col9 ref" href="#709NewMB" title='NewMB' data-ref="709NewMB" data-ref-filename="709NewMB">NewMB</a> &lt;= <a class="local col0 ref" href="#710NewME" title='NewME' data-ref="710NewME" data-ref-filename="710NewME">NewME</a>) ||</td></tr>
<tr><th id="3783">3783</th><td>             <a class="local col4 ref" href="#704SrcMaskFull" title='SrcMaskFull' data-ref="704SrcMaskFull" data-ref-filename="704SrcMaskFull">SrcMaskFull</a>) {</td></tr>
<tr><th id="3784">3784</th><td>    <i>// Here we only handle MBMI &lt;= MEMI case, so NewMB must be no bigger</i></td></tr>
<tr><th id="3785">3785</th><td><i>    // than NewME. Otherwise we get a 64 bit value after folding, but MI</i></td></tr>
<tr><th id="3786">3786</th><td><i>    // return a 32 bit value.</i></td></tr>
<tr><th id="3787">3787</th><td>    <a class="local col1 ref" href="#711Simplified" title='Simplified' data-ref="711Simplified" data-ref-filename="711Simplified">Simplified</a> = <b>true</b>;</td></tr>
<tr><th id="3788">3788</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Converting Instr: "</q>);</td></tr>
<tr><th id="3789">3789</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3790">3790</th><td></td></tr>
<tr><th id="3791">3791</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="713NewSH" title='NewSH' data-type='uint16_t' data-ref="713NewSH" data-ref-filename="713NewSH">NewSH</dfn> = (<a class="local col8 ref" href="#698SHSrc" title='SHSrc' data-ref="698SHSrc" data-ref-filename="698SHSrc">SHSrc</a> + <a class="local col9 ref" href="#699SHMI" title='SHMI' data-ref="699SHMI" data-ref-filename="699SHMI">SHMI</a>) % <var>32</var>;</td></tr>
<tr><th id="3792">3792</th><td>    <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col3 ref" href="#713NewSH" title='NewSH' data-ref="713NewSH" data-ref-filename="713NewSH">NewSH</a>);</td></tr>
<tr><th id="3793">3793</th><td>    <i>// If SrcMI mask is full, no need to update MBMI and MEMI.</i></td></tr>
<tr><th id="3794">3794</th><td>    <b>if</b> (!<a class="local col4 ref" href="#704SrcMaskFull" title='SrcMaskFull' data-ref="704SrcMaskFull" data-ref-filename="704SrcMaskFull">SrcMaskFull</a>) {</td></tr>
<tr><th id="3795">3795</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#709NewMB" title='NewMB' data-ref="709NewMB" data-ref-filename="709NewMB">NewMB</a>);</td></tr>
<tr><th id="3796">3796</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col0 ref" href="#710NewME" title='NewME' data-ref="710NewME" data-ref-filename="710NewME">NewME</a>);</td></tr>
<tr><th id="3797">3797</th><td>    }</td></tr>
<tr><th id="3798">3798</th><td>    <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="3799">3799</th><td>    <b>if</b> (<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="3800">3800</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>true</b>);</td></tr>
<tr><th id="3801">3801</th><td>      <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="3802">3802</th><td>    } <b>else</b></td></tr>
<tr><th id="3803">3803</th><td>      <i>// About to replace MI.getOperand(1), clear its kill flag.</i></td></tr>
<tr><th id="3804">3804</th><td>      <a class="local col3 ref" href="#693MI" title='MI' data-ref="693MI" data-ref-filename="693MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="3805">3805</th><td></td></tr>
<tr><th id="3806">3806</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To: "</q>);</td></tr>
<tr><th id="3807">3807</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="3808">3808</th><td>  }</td></tr>
<tr><th id="3809">3809</th><td>  <b>if</b> (<a class="local col1 ref" href="#711Simplified" title='Simplified' data-ref="711Simplified" data-ref-filename="711Simplified">Simplified</a> &amp; <a class="local col5 ref" href="#695MRI" title='MRI' data-ref="695MRI" data-ref-filename="695MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_nodbg_empty' data-ref="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo15use_nodbg_emptyENS_8RegisterE">use_nodbg_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#696FoldingReg" title='FoldingReg' data-ref="696FoldingReg" data-ref-filename="696FoldingReg">FoldingReg</a>) &amp;&amp;</td></tr>
<tr><th id="3810">3810</th><td>      !<a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14hasImplicitDefEv" title='llvm::MachineInstr::hasImplicitDef' data-ref="_ZNK4llvm12MachineInstr14hasImplicitDefEv" data-ref-filename="_ZNK4llvm12MachineInstr14hasImplicitDefEv">hasImplicitDef</a>()) {</td></tr>
<tr><th id="3811">3811</th><td>    <i>// If FoldingReg has no non-debug use and it has no implicit def (it</i></td></tr>
<tr><th id="3812">3812</th><td><i>    // is not RLWINMO or RLWINM8o), it's safe to delete its def SrcMI.</i></td></tr>
<tr><th id="3813">3813</th><td><i>    // Otherwise keep it.</i></td></tr>
<tr><th id="3814">3814</th><td>    *<a class="local col4 ref" href="#694ToErase" title='ToErase' data-ref="694ToErase" data-ref-filename="694ToErase">ToErase</a> = <a class="local col7 ref" href="#697SrcMI" title='SrcMI' data-ref="697SrcMI" data-ref-filename="697SrcMI">SrcMI</a>;</td></tr>
<tr><th id="3815">3815</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Delete dead instruction: "</q>);</td></tr>
<tr><th id="3816">3816</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(SrcMI-&gt;dump());</td></tr>
<tr><th id="3817">3817</th><td>  }</td></tr>
<tr><th id="3818">3818</th><td>  <b>return</b> <a class="local col1 ref" href="#711Simplified" title='Simplified' data-ref="711Simplified" data-ref-filename="711Simplified">Simplified</a>;</td></tr>
<tr><th id="3819">3819</th><td>}</td></tr>
<tr><th id="3820">3820</th><td></td></tr>
<tr><th id="3821">3821</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="714Opc" title='Opc' data-type='unsigned int' data-ref="714Opc" data-ref-filename="714Opc">Opc</dfn>, <em>bool</em> <dfn class="local col5 decl" id="715IsVFReg" title='IsVFReg' data-type='bool' data-ref="715IsVFReg" data-ref-filename="715IsVFReg">IsVFReg</dfn>,</td></tr>
<tr><th id="3822">3822</th><td>                                   <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col6 decl" id="716III" title='III' data-type='llvm::ImmInstrInfo &amp;' data-ref="716III" data-ref-filename="716III">III</dfn>, <em>bool</em> <dfn class="local col7 decl" id="717PostRA" title='PostRA' data-type='bool' data-ref="717PostRA" data-ref-filename="717PostRA">PostRA</dfn>) <em>const</em> {</td></tr>
<tr><th id="3823">3823</th><td>  <i>// The vast majority of the instructions would need their operand 2 replaced</i></td></tr>
<tr><th id="3824">3824</th><td><i>  // with an immediate when switching to the reg+imm form. A marked exception</i></td></tr>
<tr><th id="3825">3825</th><td><i>  // are the update form loads/stores for which a constant operand 2 would need</i></td></tr>
<tr><th id="3826">3826</th><td><i>  // to turn into a displacement and move operand 1 to the operand 2 position.</i></td></tr>
<tr><th id="3827">3827</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a> = <var>2</var>;</td></tr>
<tr><th id="3828">3828</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="3829">3829</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="3830">3830</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="3831">3831</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="3832">3832</th><td>  <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>false</b>;</td></tr>
<tr><th id="3833">3833</th><td>  <b>switch</b> (<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="3834">3834</th><td>  <b>default</b>: <b>return</b> <b>false</b>;</td></tr>
<tr><th id="3835">3835</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD4" title='llvm::PPC::ADD4' data-ref="llvm::PPC::ADD4" data-ref-filename="llvm..PPC..ADD4">ADD4</a>:</td></tr>
<tr><th id="3836">3836</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD8" title='llvm::PPC::ADD8' data-ref="llvm::PPC::ADD8" data-ref-filename="llvm..PPC..ADD8">ADD8</a>:</td></tr>
<tr><th id="3837">3837</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3838">3838</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3839">3839</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>1</var>;</td></tr>
<tr><th id="3840">3840</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="3841">3841</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3842">3842</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADD4" title='llvm::PPC::ADD4' data-ref="llvm::PPC::ADD4" data-ref-filename="llvm..PPC..ADD4">ADD4</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>;</td></tr>
<tr><th id="3843">3843</th><td>    <b>break</b>;</td></tr>
<tr><th id="3844">3844</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDC" title='llvm::PPC::ADDC' data-ref="llvm::PPC::ADDC" data-ref-filename="llvm..PPC..ADDC">ADDC</a>:</td></tr>
<tr><th id="3845">3845</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDC8" title='llvm::PPC::ADDC8' data-ref="llvm::PPC::ADDC8" data-ref-filename="llvm..PPC..ADDC8">ADDC8</a>:</td></tr>
<tr><th id="3846">3846</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3847">3847</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3848">3848</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3849">3849</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="3850">3850</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3851">3851</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDC" title='llvm::PPC::ADDC' data-ref="llvm::PPC::ADDC" data-ref-filename="llvm..PPC..ADDC">ADDC</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIC" title='llvm::PPC::ADDIC' data-ref="llvm::PPC::ADDIC" data-ref-filename="llvm..PPC..ADDIC">ADDIC</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIC8" title='llvm::PPC::ADDIC8' data-ref="llvm::PPC::ADDIC8" data-ref-filename="llvm..PPC..ADDIC8">ADDIC8</a>;</td></tr>
<tr><th id="3852">3852</th><td>    <b>break</b>;</td></tr>
<tr><th id="3853">3853</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDC_rec" title='llvm::PPC::ADDC_rec' data-ref="llvm::PPC::ADDC_rec" data-ref-filename="llvm..PPC..ADDC_rec">ADDC_rec</a>:</td></tr>
<tr><th id="3854">3854</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3855">3855</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3856">3856</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3857">3857</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="3858">3858</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="3859">3859</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDIC_rec" title='llvm::PPC::ADDIC_rec' data-ref="llvm::PPC::ADDIC_rec" data-ref-filename="llvm..PPC..ADDIC_rec">ADDIC_rec</a>;</td></tr>
<tr><th id="3860">3860</th><td>    <b>break</b>;</td></tr>
<tr><th id="3861">3861</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFC" title='llvm::PPC::SUBFC' data-ref="llvm::PPC::SUBFC" data-ref-filename="llvm..PPC..SUBFC">SUBFC</a>:</td></tr>
<tr><th id="3862">3862</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFC8" title='llvm::PPC::SUBFC8' data-ref="llvm::PPC::SUBFC8" data-ref-filename="llvm..PPC..SUBFC8">SUBFC8</a>:</td></tr>
<tr><th id="3863">3863</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3864">3864</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3865">3865</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3866">3866</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3867">3867</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFC" title='llvm::PPC::SUBFC' data-ref="llvm::PPC::SUBFC" data-ref-filename="llvm..PPC..SUBFC">SUBFC</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFIC" title='llvm::PPC::SUBFIC' data-ref="llvm::PPC::SUBFIC" data-ref-filename="llvm..PPC..SUBFIC">SUBFIC</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFIC8" title='llvm::PPC::SUBFIC8' data-ref="llvm::PPC::SUBFIC8" data-ref-filename="llvm..PPC..SUBFIC8">SUBFIC8</a>;</td></tr>
<tr><th id="3868">3868</th><td>    <b>break</b>;</td></tr>
<tr><th id="3869">3869</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a>:</td></tr>
<tr><th id="3870">3870</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPD" title='llvm::PPC::CMPD' data-ref="llvm::PPC::CMPD" data-ref-filename="llvm..PPC..CMPD">CMPD</a>:</td></tr>
<tr><th id="3871">3871</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="3872">3872</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3873">3873</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3874">3874</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3875">3875</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPW" title='llvm::PPC::CMPW' data-ref="llvm::PPC::CMPW" data-ref-filename="llvm..PPC..CMPW">CMPW</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>;</td></tr>
<tr><th id="3876">3876</th><td>    <b>break</b>;</td></tr>
<tr><th id="3877">3877</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a>:</td></tr>
<tr><th id="3878">3878</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLD" title='llvm::PPC::CMPLD' data-ref="llvm::PPC::CMPLD" data-ref-filename="llvm..PPC..CMPLD">CMPLD</a>:</td></tr>
<tr><th id="3879">3879</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>false</b>;</td></tr>
<tr><th id="3880">3880</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3881">3881</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3882">3882</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3883">3883</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLW" title='llvm::PPC::CMPLW' data-ref="llvm::PPC::CMPLW" data-ref-filename="llvm..PPC..CMPLW">CMPLW</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a>;</td></tr>
<tr><th id="3884">3884</th><td>    <b>break</b>;</td></tr>
<tr><th id="3885">3885</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND_rec" title='llvm::PPC::AND_rec' data-ref="llvm::PPC::AND_rec" data-ref-filename="llvm..PPC..AND_rec">AND_rec</a>:</td></tr>
<tr><th id="3886">3886</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND8_rec" title='llvm::PPC::AND8_rec' data-ref="llvm::PPC::AND8_rec" data-ref-filename="llvm..PPC..AND8_rec">AND8_rec</a>:</td></tr>
<tr><th id="3887">3887</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>:</td></tr>
<tr><th id="3888">3888</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>:</td></tr>
<tr><th id="3889">3889</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XOR" title='llvm::PPC::XOR' data-ref="llvm::PPC::XOR" data-ref-filename="llvm..PPC..XOR">XOR</a>:</td></tr>
<tr><th id="3890">3890</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XOR8" title='llvm::PPC::XOR8' data-ref="llvm::PPC::XOR8" data-ref-filename="llvm..PPC..XOR8">XOR8</a>:</td></tr>
<tr><th id="3891">3891</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>false</b>;</td></tr>
<tr><th id="3892">3892</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3893">3893</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3894">3894</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="3895">3895</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="3896">3896</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="3897">3897</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND_rec" title='llvm::PPC::AND_rec' data-ref="llvm::PPC::AND_rec" data-ref-filename="llvm..PPC..AND_rec">AND_rec</a>:</td></tr>
<tr><th id="3898">3898</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a>;</td></tr>
<tr><th id="3899">3899</th><td>      <b>break</b>;</td></tr>
<tr><th id="3900">3900</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND8_rec" title='llvm::PPC::AND8_rec' data-ref="llvm::PPC::AND8_rec" data-ref-filename="llvm..PPC..AND8_rec">AND8_rec</a>:</td></tr>
<tr><th id="3901">3901</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a>;</td></tr>
<tr><th id="3902">3902</th><td>      <b>break</b>;</td></tr>
<tr><th id="3903">3903</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a>; <b>break</b>;</td></tr>
<tr><th id="3904">3904</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a>; <b>break</b>;</td></tr>
<tr><th id="3905">3905</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XOR" title='llvm::PPC::XOR' data-ref="llvm::PPC::XOR" data-ref-filename="llvm..PPC..XOR">XOR</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI" title='llvm::PPC::XORI' data-ref="llvm::PPC::XORI" data-ref-filename="llvm..PPC..XORI">XORI</a>; <b>break</b>;</td></tr>
<tr><th id="3906">3906</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XOR8" title='llvm::PPC::XOR8' data-ref="llvm::PPC::XOR8" data-ref-filename="llvm..PPC..XOR8">XOR8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI8" title='llvm::PPC::XORI8' data-ref="llvm::PPC::XORI8" data-ref-filename="llvm..PPC..XORI8">XORI8</a>; <b>break</b>;</td></tr>
<tr><th id="3907">3907</th><td>    }</td></tr>
<tr><th id="3908">3908</th><td>    <b>break</b>;</td></tr>
<tr><th id="3909">3909</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a>:</td></tr>
<tr><th id="3910">3910</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8" title='llvm::PPC::RLWNM8' data-ref="llvm::PPC::RLWNM8" data-ref-filename="llvm..PPC..RLWNM8">RLWNM8</a>:</td></tr>
<tr><th id="3911">3911</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a>:</td></tr>
<tr><th id="3912">3912</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8_rec" title='llvm::PPC::RLWNM8_rec' data-ref="llvm::PPC::RLWNM8_rec" data-ref-filename="llvm..PPC..RLWNM8_rec">RLWNM8_rec</a>:</td></tr>
<tr><th id="3913">3913</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW" title='llvm::PPC::SLW' data-ref="llvm::PPC::SLW" data-ref-filename="llvm..PPC..SLW">SLW</a>:</td></tr>
<tr><th id="3914">3914</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8" title='llvm::PPC::SLW8' data-ref="llvm::PPC::SLW8" data-ref-filename="llvm..PPC..SLW8">SLW8</a>:</td></tr>
<tr><th id="3915">3915</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW_rec" title='llvm::PPC::SLW_rec' data-ref="llvm::PPC::SLW_rec" data-ref-filename="llvm..PPC..SLW_rec">SLW_rec</a>:</td></tr>
<tr><th id="3916">3916</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8_rec" title='llvm::PPC::SLW8_rec' data-ref="llvm::PPC::SLW8_rec" data-ref-filename="llvm..PPC..SLW8_rec">SLW8_rec</a>:</td></tr>
<tr><th id="3917">3917</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW" title='llvm::PPC::SRW' data-ref="llvm::PPC::SRW" data-ref-filename="llvm..PPC..SRW">SRW</a>:</td></tr>
<tr><th id="3918">3918</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8" title='llvm::PPC::SRW8' data-ref="llvm::PPC::SRW8" data-ref-filename="llvm..PPC..SRW8">SRW8</a>:</td></tr>
<tr><th id="3919">3919</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a>:</td></tr>
<tr><th id="3920">3920</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8_rec" title='llvm::PPC::SRW8_rec' data-ref="llvm::PPC::SRW8_rec" data-ref-filename="llvm..PPC..SRW8_rec">SRW8_rec</a>:</td></tr>
<tr><th id="3921">3921</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW" title='llvm::PPC::SRAW' data-ref="llvm::PPC::SRAW" data-ref-filename="llvm..PPC..SRAW">SRAW</a>:</td></tr>
<tr><th id="3922">3922</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW_rec" title='llvm::PPC::SRAW_rec' data-ref="llvm::PPC::SRAW_rec" data-ref-filename="llvm..PPC..SRAW_rec">SRAW_rec</a>:</td></tr>
<tr><th id="3923">3923</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>false</b>;</td></tr>
<tr><th id="3924">3924</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3925">3925</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3926">3926</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3927">3927</th><td>    <i>// This isn't actually true, but the instructions ignore any of the</i></td></tr>
<tr><th id="3928">3928</th><td><i>    // upper bits, so any immediate loaded with an LI is acceptable.</i></td></tr>
<tr><th id="3929">3929</th><td><i>    // This does not apply to shift right algebraic because a value</i></td></tr>
<tr><th id="3930">3930</th><td><i>    // out of range will produce a -1/0.</i></td></tr>
<tr><th id="3931">3931</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="3932">3932</th><td>    <b>if</b> (<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a> || <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8" title='llvm::PPC::RLWNM8' data-ref="llvm::PPC::RLWNM8" data-ref-filename="llvm..PPC..RLWNM8">RLWNM8</a> || <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a> ||</td></tr>
<tr><th id="3933">3933</th><td>        <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8_rec" title='llvm::PPC::RLWNM8_rec' data-ref="llvm::PPC::RLWNM8_rec" data-ref-filename="llvm..PPC..RLWNM8_rec">RLWNM8_rec</a>)</td></tr>
<tr><th id="3934">3934</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>5</var>;</td></tr>
<tr><th id="3935">3935</th><td>    <b>else</b></td></tr>
<tr><th id="3936">3936</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>6</var>;</td></tr>
<tr><th id="3937">3937</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="3938">3938</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="3939">3939</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>; <b>break</b>;</td></tr>
<tr><th id="3940">3940</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8" title='llvm::PPC::RLWNM8' data-ref="llvm::PPC::RLWNM8" data-ref-filename="llvm..PPC..RLWNM8">RLWNM8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>; <b>break</b>;</td></tr>
<tr><th id="3941">3941</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a>:</td></tr>
<tr><th id="3942">3942</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a>;</td></tr>
<tr><th id="3943">3943</th><td>      <b>break</b>;</td></tr>
<tr><th id="3944">3944</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8_rec" title='llvm::PPC::RLWNM8_rec' data-ref="llvm::PPC::RLWNM8_rec" data-ref-filename="llvm..PPC..RLWNM8_rec">RLWNM8_rec</a>:</td></tr>
<tr><th id="3945">3945</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="3946">3946</th><td>      <b>break</b>;</td></tr>
<tr><th id="3947">3947</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW" title='llvm::PPC::SLW' data-ref="llvm::PPC::SLW" data-ref-filename="llvm..PPC..SLW">SLW</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>; <b>break</b>;</td></tr>
<tr><th id="3948">3948</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8" title='llvm::PPC::SLW8' data-ref="llvm::PPC::SLW8" data-ref-filename="llvm..PPC..SLW8">SLW8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>; <b>break</b>;</td></tr>
<tr><th id="3949">3949</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW_rec" title='llvm::PPC::SLW_rec' data-ref="llvm::PPC::SLW_rec" data-ref-filename="llvm..PPC..SLW_rec">SLW_rec</a>:</td></tr>
<tr><th id="3950">3950</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a>;</td></tr>
<tr><th id="3951">3951</th><td>      <b>break</b>;</td></tr>
<tr><th id="3952">3952</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8_rec" title='llvm::PPC::SLW8_rec' data-ref="llvm::PPC::SLW8_rec" data-ref-filename="llvm..PPC..SLW8_rec">SLW8_rec</a>:</td></tr>
<tr><th id="3953">3953</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="3954">3954</th><td>      <b>break</b>;</td></tr>
<tr><th id="3955">3955</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW" title='llvm::PPC::SRW' data-ref="llvm::PPC::SRW" data-ref-filename="llvm..PPC..SRW">SRW</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>; <b>break</b>;</td></tr>
<tr><th id="3956">3956</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8" title='llvm::PPC::SRW8' data-ref="llvm::PPC::SRW8" data-ref-filename="llvm..PPC..SRW8">SRW8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>; <b>break</b>;</td></tr>
<tr><th id="3957">3957</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a>:</td></tr>
<tr><th id="3958">3958</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a>;</td></tr>
<tr><th id="3959">3959</th><td>      <b>break</b>;</td></tr>
<tr><th id="3960">3960</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8_rec" title='llvm::PPC::SRW8_rec' data-ref="llvm::PPC::SRW8_rec" data-ref-filename="llvm..PPC..SRW8_rec">SRW8_rec</a>:</td></tr>
<tr><th id="3961">3961</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="3962">3962</th><td>      <b>break</b>;</td></tr>
<tr><th id="3963">3963</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW" title='llvm::PPC::SRAW' data-ref="llvm::PPC::SRAW" data-ref-filename="llvm..PPC..SRAW">SRAW</a>:</td></tr>
<tr><th id="3964">3964</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>5</var>;</td></tr>
<tr><th id="3965">3965</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="3966">3966</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAWI" title='llvm::PPC::SRAWI' data-ref="llvm::PPC::SRAWI" data-ref-filename="llvm..PPC..SRAWI">SRAWI</a>;</td></tr>
<tr><th id="3967">3967</th><td>      <b>break</b>;</td></tr>
<tr><th id="3968">3968</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW_rec" title='llvm::PPC::SRAW_rec' data-ref="llvm::PPC::SRAW_rec" data-ref-filename="llvm..PPC..SRAW_rec">SRAW_rec</a>:</td></tr>
<tr><th id="3969">3969</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>5</var>;</td></tr>
<tr><th id="3970">3970</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="3971">3971</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAWI_rec" title='llvm::PPC::SRAWI_rec' data-ref="llvm::PPC::SRAWI_rec" data-ref-filename="llvm..PPC..SRAWI_rec">SRAWI_rec</a>;</td></tr>
<tr><th id="3972">3972</th><td>      <b>break</b>;</td></tr>
<tr><th id="3973">3973</th><td>    }</td></tr>
<tr><th id="3974">3974</th><td>    <b>break</b>;</td></tr>
<tr><th id="3975">3975</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL" title='llvm::PPC::RLDCL' data-ref="llvm::PPC::RLDCL" data-ref-filename="llvm..PPC..RLDCL">RLDCL</a>:</td></tr>
<tr><th id="3976">3976</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL_rec" title='llvm::PPC::RLDCL_rec' data-ref="llvm::PPC::RLDCL_rec" data-ref-filename="llvm..PPC..RLDCL_rec">RLDCL_rec</a>:</td></tr>
<tr><th id="3977">3977</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR" title='llvm::PPC::RLDCR' data-ref="llvm::PPC::RLDCR" data-ref-filename="llvm..PPC..RLDCR">RLDCR</a>:</td></tr>
<tr><th id="3978">3978</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR_rec" title='llvm::PPC::RLDCR_rec' data-ref="llvm::PPC::RLDCR_rec" data-ref-filename="llvm..PPC..RLDCR_rec">RLDCR_rec</a>:</td></tr>
<tr><th id="3979">3979</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD" title='llvm::PPC::SLD' data-ref="llvm::PPC::SLD" data-ref-filename="llvm..PPC..SLD">SLD</a>:</td></tr>
<tr><th id="3980">3980</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD_rec" title='llvm::PPC::SLD_rec' data-ref="llvm::PPC::SLD_rec" data-ref-filename="llvm..PPC..SLD_rec">SLD_rec</a>:</td></tr>
<tr><th id="3981">3981</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD" title='llvm::PPC::SRD' data-ref="llvm::PPC::SRD" data-ref-filename="llvm..PPC..SRD">SRD</a>:</td></tr>
<tr><th id="3982">3982</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD_rec" title='llvm::PPC::SRD_rec' data-ref="llvm::PPC::SRD_rec" data-ref-filename="llvm..PPC..SRD_rec">SRD_rec</a>:</td></tr>
<tr><th id="3983">3983</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAD" title='llvm::PPC::SRAD' data-ref="llvm::PPC::SRAD" data-ref-filename="llvm..PPC..SRAD">SRAD</a>:</td></tr>
<tr><th id="3984">3984</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAD_rec" title='llvm::PPC::SRAD_rec' data-ref="llvm::PPC::SRAD_rec" data-ref-filename="llvm..PPC..SRAD_rec">SRAD_rec</a>:</td></tr>
<tr><th id="3985">3985</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>false</b>;</td></tr>
<tr><th id="3986">3986</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>0</var>;</td></tr>
<tr><th id="3987">3987</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>0</var>;</td></tr>
<tr><th id="3988">3988</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="3989">3989</th><td>    <i>// This isn't actually true, but the instructions ignore any of the</i></td></tr>
<tr><th id="3990">3990</th><td><i>    // upper bits, so any immediate loaded with an LI is acceptable.</i></td></tr>
<tr><th id="3991">3991</th><td><i>    // This does not apply to shift right algebraic because a value</i></td></tr>
<tr><th id="3992">3992</th><td><i>    // out of range will produce a -1/0.</i></td></tr>
<tr><th id="3993">3993</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>16</var>;</td></tr>
<tr><th id="3994">3994</th><td>    <b>if</b> (<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL" title='llvm::PPC::RLDCL' data-ref="llvm::PPC::RLDCL" data-ref-filename="llvm..PPC..RLDCL">RLDCL</a> || <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL_rec" title='llvm::PPC::RLDCL_rec' data-ref="llvm::PPC::RLDCL_rec" data-ref-filename="llvm..PPC..RLDCL_rec">RLDCL_rec</a> || <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR" title='llvm::PPC::RLDCR' data-ref="llvm::PPC::RLDCR" data-ref-filename="llvm..PPC..RLDCR">RLDCR</a> ||</td></tr>
<tr><th id="3995">3995</th><td>        <a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR_rec" title='llvm::PPC::RLDCR_rec' data-ref="llvm::PPC::RLDCR_rec" data-ref-filename="llvm..PPC..RLDCR_rec">RLDCR_rec</a>)</td></tr>
<tr><th id="3996">3996</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>6</var>;</td></tr>
<tr><th id="3997">3997</th><td>    <b>else</b></td></tr>
<tr><th id="3998">3998</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>7</var>;</td></tr>
<tr><th id="3999">3999</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="4000">4000</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="4001">4001</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL" title='llvm::PPC::RLDCL' data-ref="llvm::PPC::RLDCL" data-ref-filename="llvm..PPC..RLDCL">RLDCL</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a>; <b>break</b>;</td></tr>
<tr><th id="4002">4002</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL_rec" title='llvm::PPC::RLDCL_rec' data-ref="llvm::PPC::RLDCL_rec" data-ref-filename="llvm..PPC..RLDCL_rec">RLDCL_rec</a>:</td></tr>
<tr><th id="4003">4003</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a>;</td></tr>
<tr><th id="4004">4004</th><td>      <b>break</b>;</td></tr>
<tr><th id="4005">4005</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR" title='llvm::PPC::RLDCR' data-ref="llvm::PPC::RLDCR" data-ref-filename="llvm..PPC..RLDCR">RLDCR</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR" title='llvm::PPC::RLDICR' data-ref="llvm::PPC::RLDICR" data-ref-filename="llvm..PPC..RLDICR">RLDICR</a>; <b>break</b>;</td></tr>
<tr><th id="4006">4006</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCR_rec" title='llvm::PPC::RLDCR_rec' data-ref="llvm::PPC::RLDCR_rec" data-ref-filename="llvm..PPC..RLDCR_rec">RLDCR_rec</a>:</td></tr>
<tr><th id="4007">4007</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR_rec" title='llvm::PPC::RLDICR_rec' data-ref="llvm::PPC::RLDICR_rec" data-ref-filename="llvm..PPC..RLDICR_rec">RLDICR_rec</a>;</td></tr>
<tr><th id="4008">4008</th><td>      <b>break</b>;</td></tr>
<tr><th id="4009">4009</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD" title='llvm::PPC::SLD' data-ref="llvm::PPC::SLD" data-ref-filename="llvm..PPC..SLD">SLD</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR" title='llvm::PPC::RLDICR' data-ref="llvm::PPC::RLDICR" data-ref-filename="llvm..PPC..RLDICR">RLDICR</a>; <b>break</b>;</td></tr>
<tr><th id="4010">4010</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD_rec" title='llvm::PPC::SLD_rec' data-ref="llvm::PPC::SLD_rec" data-ref-filename="llvm..PPC..SLD_rec">SLD_rec</a>:</td></tr>
<tr><th id="4011">4011</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICR_rec" title='llvm::PPC::RLDICR_rec' data-ref="llvm::PPC::RLDICR_rec" data-ref-filename="llvm..PPC..RLDICR_rec">RLDICR_rec</a>;</td></tr>
<tr><th id="4012">4012</th><td>      <b>break</b>;</td></tr>
<tr><th id="4013">4013</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD" title='llvm::PPC::SRD' data-ref="llvm::PPC::SRD" data-ref-filename="llvm..PPC..SRD">SRD</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a>; <b>break</b>;</td></tr>
<tr><th id="4014">4014</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD_rec" title='llvm::PPC::SRD_rec' data-ref="llvm::PPC::SRD_rec" data-ref-filename="llvm..PPC..SRD_rec">SRD_rec</a>:</td></tr>
<tr><th id="4015">4015</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a>;</td></tr>
<tr><th id="4016">4016</th><td>      <b>break</b>;</td></tr>
<tr><th id="4017">4017</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAD" title='llvm::PPC::SRAD' data-ref="llvm::PPC::SRAD" data-ref-filename="llvm..PPC..SRAD">SRAD</a>:</td></tr>
<tr><th id="4018">4018</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>6</var>;</td></tr>
<tr><th id="4019">4019</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="4020">4020</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRADI" title='llvm::PPC::SRADI' data-ref="llvm::PPC::SRADI" data-ref-filename="llvm..PPC..SRADI">SRADI</a>;</td></tr>
<tr><th id="4021">4021</th><td>       <b>break</b>;</td></tr>
<tr><th id="4022">4022</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAD_rec" title='llvm::PPC::SRAD_rec' data-ref="llvm::PPC::SRAD_rec" data-ref-filename="llvm..PPC..SRAD_rec">SRAD_rec</a>:</td></tr>
<tr><th id="4023">4023</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> = <var>6</var>;</td></tr>
<tr><th id="4024">4024</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> = <var>0</var>;</td></tr>
<tr><th id="4025">4025</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRADI_rec" title='llvm::PPC::SRADI_rec' data-ref="llvm::PPC::SRADI_rec" data-ref-filename="llvm..PPC..SRADI_rec">SRADI_rec</a>;</td></tr>
<tr><th id="4026">4026</th><td>      <b>break</b>;</td></tr>
<tr><th id="4027">4027</th><td>    }</td></tr>
<tr><th id="4028">4028</th><td>    <b>break</b>;</td></tr>
<tr><th id="4029">4029</th><td>  <i>// Loads and stores:</i></td></tr>
<tr><th id="4030">4030</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a>:</td></tr>
<tr><th id="4031">4031</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a>:</td></tr>
<tr><th id="4032">4032</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>:</td></tr>
<tr><th id="4033">4033</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a>:</td></tr>
<tr><th id="4034">4034</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX" title='llvm::PPC::LHAX' data-ref="llvm::PPC::LHAX" data-ref-filename="llvm..PPC..LHAX">LHAX</a>:</td></tr>
<tr><th id="4035">4035</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX8" title='llvm::PPC::LHAX8' data-ref="llvm::PPC::LHAX8" data-ref-filename="llvm..PPC..LHAX8">LHAX8</a>:</td></tr>
<tr><th id="4036">4036</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a>:</td></tr>
<tr><th id="4037">4037</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX8" title='llvm::PPC::LWZX8' data-ref="llvm::PPC::LWZX8" data-ref-filename="llvm..PPC..LWZX8">LWZX8</a>:</td></tr>
<tr><th id="4038">4038</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX" title='llvm::PPC::LWAX' data-ref="llvm::PPC::LWAX" data-ref-filename="llvm..PPC..LWAX">LWAX</a>:</td></tr>
<tr><th id="4039">4039</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDX" title='llvm::PPC::LDX' data-ref="llvm::PPC::LDX" data-ref-filename="llvm..PPC..LDX">LDX</a>:</td></tr>
<tr><th id="4040">4040</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSX" title='llvm::PPC::LFSX' data-ref="llvm::PPC::LFSX" data-ref-filename="llvm..PPC..LFSX">LFSX</a>:</td></tr>
<tr><th id="4041">4041</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDX" title='llvm::PPC::LFDX' data-ref="llvm::PPC::LFDX" data-ref-filename="llvm..PPC..LFDX">LFDX</a>:</td></tr>
<tr><th id="4042">4042</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX" title='llvm::PPC::STBX' data-ref="llvm::PPC::STBX" data-ref-filename="llvm..PPC..STBX">STBX</a>:</td></tr>
<tr><th id="4043">4043</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX8" title='llvm::PPC::STBX8' data-ref="llvm::PPC::STBX8" data-ref-filename="llvm..PPC..STBX8">STBX8</a>:</td></tr>
<tr><th id="4044">4044</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX" title='llvm::PPC::STHX' data-ref="llvm::PPC::STHX" data-ref-filename="llvm..PPC..STHX">STHX</a>:</td></tr>
<tr><th id="4045">4045</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX8" title='llvm::PPC::STHX8' data-ref="llvm::PPC::STHX8" data-ref-filename="llvm..PPC..STHX8">STHX8</a>:</td></tr>
<tr><th id="4046">4046</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX" title='llvm::PPC::STWX' data-ref="llvm::PPC::STWX" data-ref-filename="llvm..PPC..STWX">STWX</a>:</td></tr>
<tr><th id="4047">4047</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX8" title='llvm::PPC::STWX8' data-ref="llvm::PPC::STWX8" data-ref-filename="llvm..PPC..STWX8">STWX8</a>:</td></tr>
<tr><th id="4048">4048</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDX" title='llvm::PPC::STDX' data-ref="llvm::PPC::STDX" data-ref-filename="llvm..PPC..STDX">STDX</a>:</td></tr>
<tr><th id="4049">4049</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSX" title='llvm::PPC::STFSX' data-ref="llvm::PPC::STFSX" data-ref-filename="llvm..PPC..STFSX">STFSX</a>:</td></tr>
<tr><th id="4050">4050</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDX" title='llvm::PPC::STFDX' data-ref="llvm::PPC::STFDX" data-ref-filename="llvm..PPC..STFDX">STFDX</a>:</td></tr>
<tr><th id="4051">4051</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="4052">4052</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>1</var>;</td></tr>
<tr><th id="4053">4053</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>2</var>;</td></tr>
<tr><th id="4054">4054</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="4055">4055</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="4056">4056</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="4057">4057</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="4058">4058</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="4059">4059</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="4060">4060</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a>; <b>break</b>;</td></tr>
<tr><th id="4061">4061</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a>; <b>break</b>;</td></tr>
<tr><th id="4062">4062</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a>; <b>break</b>;</td></tr>
<tr><th id="4063">4063</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a>; <b>break</b>;</td></tr>
<tr><th id="4064">4064</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX" title='llvm::PPC::LHAX' data-ref="llvm::PPC::LHAX" data-ref-filename="llvm..PPC..LHAX">LHAX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA" title='llvm::PPC::LHA' data-ref="llvm::PPC::LHA" data-ref-filename="llvm..PPC..LHA">LHA</a>; <b>break</b>;</td></tr>
<tr><th id="4065">4065</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX8" title='llvm::PPC::LHAX8' data-ref="llvm::PPC::LHAX8" data-ref-filename="llvm..PPC..LHAX8">LHAX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA8" title='llvm::PPC::LHA8' data-ref="llvm::PPC::LHA8" data-ref-filename="llvm..PPC..LHA8">LHA8</a>; <b>break</b>;</td></tr>
<tr><th id="4066">4066</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a>; <b>break</b>;</td></tr>
<tr><th id="4067">4067</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX8" title='llvm::PPC::LWZX8' data-ref="llvm::PPC::LWZX8" data-ref-filename="llvm..PPC..LWZX8">LWZX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a>; <b>break</b>;</td></tr>
<tr><th id="4068">4068</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX" title='llvm::PPC::LWAX' data-ref="llvm::PPC::LWAX" data-ref-filename="llvm..PPC..LWAX">LWAX</a>:</td></tr>
<tr><th id="4069">4069</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a>;</td></tr>
<tr><th id="4070">4070</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="4071">4071</th><td>      <b>break</b>;</td></tr>
<tr><th id="4072">4072</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDX" title='llvm::PPC::LDX' data-ref="llvm::PPC::LDX" data-ref-filename="llvm..PPC..LDX">LDX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LD" title='llvm::PPC::LD' data-ref="llvm::PPC::LD" data-ref-filename="llvm..PPC..LD">LD</a>; <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>; <b>break</b>;</td></tr>
<tr><th id="4073">4073</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSX" title='llvm::PPC::LFSX' data-ref="llvm::PPC::LFSX" data-ref-filename="llvm..PPC..LFSX">LFSX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>; <b>break</b>;</td></tr>
<tr><th id="4074">4074</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDX" title='llvm::PPC::LFDX' data-ref="llvm::PPC::LFDX" data-ref-filename="llvm..PPC..LFDX">LFDX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>; <b>break</b>;</td></tr>
<tr><th id="4075">4075</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX" title='llvm::PPC::STBX' data-ref="llvm::PPC::STBX" data-ref-filename="llvm..PPC..STBX">STBX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB" title='llvm::PPC::STB' data-ref="llvm::PPC::STB" data-ref-filename="llvm..PPC..STB">STB</a>; <b>break</b>;</td></tr>
<tr><th id="4076">4076</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBX8" title='llvm::PPC::STBX8' data-ref="llvm::PPC::STBX8" data-ref-filename="llvm..PPC..STBX8">STBX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STB8" title='llvm::PPC::STB8' data-ref="llvm::PPC::STB8" data-ref-filename="llvm..PPC..STB8">STB8</a>; <b>break</b>;</td></tr>
<tr><th id="4077">4077</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX" title='llvm::PPC::STHX' data-ref="llvm::PPC::STHX" data-ref-filename="llvm..PPC..STHX">STHX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH" title='llvm::PPC::STH' data-ref="llvm::PPC::STH" data-ref-filename="llvm..PPC..STH">STH</a>; <b>break</b>;</td></tr>
<tr><th id="4078">4078</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHX8" title='llvm::PPC::STHX8' data-ref="llvm::PPC::STHX8" data-ref-filename="llvm..PPC..STHX8">STHX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STH8" title='llvm::PPC::STH8' data-ref="llvm::PPC::STH8" data-ref-filename="llvm..PPC..STH8">STH8</a>; <b>break</b>;</td></tr>
<tr><th id="4079">4079</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX" title='llvm::PPC::STWX' data-ref="llvm::PPC::STWX" data-ref-filename="llvm..PPC..STWX">STWX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW" title='llvm::PPC::STW' data-ref="llvm::PPC::STW" data-ref-filename="llvm..PPC..STW">STW</a>; <b>break</b>;</td></tr>
<tr><th id="4080">4080</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWX8" title='llvm::PPC::STWX8' data-ref="llvm::PPC::STWX8" data-ref-filename="llvm..PPC..STWX8">STWX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STW8" title='llvm::PPC::STW8' data-ref="llvm::PPC::STW8" data-ref-filename="llvm..PPC..STW8">STW8</a>; <b>break</b>;</td></tr>
<tr><th id="4081">4081</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDX" title='llvm::PPC::STDX' data-ref="llvm::PPC::STDX" data-ref-filename="llvm..PPC..STDX">STDX</a>:</td></tr>
<tr><th id="4082">4082</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STD" title='llvm::PPC::STD' data-ref="llvm::PPC::STD" data-ref-filename="llvm..PPC..STD">STD</a>;</td></tr>
<tr><th id="4083">4083</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="4084">4084</th><td>      <b>break</b>;</td></tr>
<tr><th id="4085">4085</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSX" title='llvm::PPC::STFSX' data-ref="llvm::PPC::STFSX" data-ref-filename="llvm..PPC..STFSX">STFSX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>; <b>break</b>;</td></tr>
<tr><th id="4086">4086</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDX" title='llvm::PPC::STFDX' data-ref="llvm::PPC::STFDX" data-ref-filename="llvm..PPC..STFDX">STFDX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>; <b>break</b>;</td></tr>
<tr><th id="4087">4087</th><td>    }</td></tr>
<tr><th id="4088">4088</th><td>    <b>break</b>;</td></tr>
<tr><th id="4089">4089</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX" title='llvm::PPC::LBZUX' data-ref="llvm::PPC::LBZUX" data-ref-filename="llvm..PPC..LBZUX">LBZUX</a>:</td></tr>
<tr><th id="4090">4090</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX8" title='llvm::PPC::LBZUX8' data-ref="llvm::PPC::LBZUX8" data-ref-filename="llvm..PPC..LBZUX8">LBZUX8</a>:</td></tr>
<tr><th id="4091">4091</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX" title='llvm::PPC::LHZUX' data-ref="llvm::PPC::LHZUX" data-ref-filename="llvm..PPC..LHZUX">LHZUX</a>:</td></tr>
<tr><th id="4092">4092</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX8" title='llvm::PPC::LHZUX8' data-ref="llvm::PPC::LHZUX8" data-ref-filename="llvm..PPC..LHZUX8">LHZUX8</a>:</td></tr>
<tr><th id="4093">4093</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAUX" title='llvm::PPC::LHAUX' data-ref="llvm::PPC::LHAUX" data-ref-filename="llvm..PPC..LHAUX">LHAUX</a>:</td></tr>
<tr><th id="4094">4094</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAUX8" title='llvm::PPC::LHAUX8' data-ref="llvm::PPC::LHAUX8" data-ref-filename="llvm..PPC..LHAUX8">LHAUX8</a>:</td></tr>
<tr><th id="4095">4095</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX" title='llvm::PPC::LWZUX' data-ref="llvm::PPC::LWZUX" data-ref-filename="llvm..PPC..LWZUX">LWZUX</a>:</td></tr>
<tr><th id="4096">4096</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX8" title='llvm::PPC::LWZUX8' data-ref="llvm::PPC::LWZUX8" data-ref-filename="llvm..PPC..LWZUX8">LWZUX8</a>:</td></tr>
<tr><th id="4097">4097</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDUX" title='llvm::PPC::LDUX' data-ref="llvm::PPC::LDUX" data-ref-filename="llvm..PPC..LDUX">LDUX</a>:</td></tr>
<tr><th id="4098">4098</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSUX" title='llvm::PPC::LFSUX' data-ref="llvm::PPC::LFSUX" data-ref-filename="llvm..PPC..LFSUX">LFSUX</a>:</td></tr>
<tr><th id="4099">4099</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDUX" title='llvm::PPC::LFDUX' data-ref="llvm::PPC::LFDUX" data-ref-filename="llvm..PPC..LFDUX">LFDUX</a>:</td></tr>
<tr><th id="4100">4100</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBUX" title='llvm::PPC::STBUX' data-ref="llvm::PPC::STBUX" data-ref-filename="llvm..PPC..STBUX">STBUX</a>:</td></tr>
<tr><th id="4101">4101</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBUX8" title='llvm::PPC::STBUX8' data-ref="llvm::PPC::STBUX8" data-ref-filename="llvm..PPC..STBUX8">STBUX8</a>:</td></tr>
<tr><th id="4102">4102</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHUX" title='llvm::PPC::STHUX' data-ref="llvm::PPC::STHUX" data-ref-filename="llvm..PPC..STHUX">STHUX</a>:</td></tr>
<tr><th id="4103">4103</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHUX8" title='llvm::PPC::STHUX8' data-ref="llvm::PPC::STHUX8" data-ref-filename="llvm..PPC..STHUX8">STHUX8</a>:</td></tr>
<tr><th id="4104">4104</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWUX" title='llvm::PPC::STWUX' data-ref="llvm::PPC::STWUX" data-ref-filename="llvm..PPC..STWUX">STWUX</a>:</td></tr>
<tr><th id="4105">4105</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWUX8" title='llvm::PPC::STWUX8' data-ref="llvm::PPC::STWUX8" data-ref-filename="llvm..PPC..STWUX8">STWUX8</a>:</td></tr>
<tr><th id="4106">4106</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDUX" title='llvm::PPC::STDUX' data-ref="llvm::PPC::STDUX" data-ref-filename="llvm..PPC..STDUX">STDUX</a>:</td></tr>
<tr><th id="4107">4107</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSUX" title='llvm::PPC::STFSUX' data-ref="llvm::PPC::STFSUX" data-ref-filename="llvm..PPC..STFSUX">STFSUX</a>:</td></tr>
<tr><th id="4108">4108</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDUX" title='llvm::PPC::STFDUX' data-ref="llvm::PPC::STFDUX" data-ref-filename="llvm..PPC..STFDUX">STFDUX</a>:</td></tr>
<tr><th id="4109">4109</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="4110">4110</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>2</var>;</td></tr>
<tr><th id="4111">4111</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>3</var>;</td></tr>
<tr><th id="4112">4112</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>false</b>;</td></tr>
<tr><th id="4113">4113</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="4114">4114</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a> = <var>2</var>;</td></tr>
<tr><th id="4115">4115</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a> = <var>3</var>;</td></tr>
<tr><th id="4116">4116</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="4117">4117</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="4118">4118</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX" title='llvm::PPC::LBZUX' data-ref="llvm::PPC::LBZUX" data-ref-filename="llvm..PPC..LBZUX">LBZUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU" title='llvm::PPC::LBZU' data-ref="llvm::PPC::LBZU" data-ref-filename="llvm..PPC..LBZU">LBZU</a>; <b>break</b>;</td></tr>
<tr><th id="4119">4119</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX8" title='llvm::PPC::LBZUX8' data-ref="llvm::PPC::LBZUX8" data-ref-filename="llvm..PPC..LBZUX8">LBZUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU8" title='llvm::PPC::LBZU8' data-ref="llvm::PPC::LBZU8" data-ref-filename="llvm..PPC..LBZU8">LBZU8</a>; <b>break</b>;</td></tr>
<tr><th id="4120">4120</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX" title='llvm::PPC::LHZUX' data-ref="llvm::PPC::LHZUX" data-ref-filename="llvm..PPC..LHZUX">LHZUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU" title='llvm::PPC::LHZU' data-ref="llvm::PPC::LHZU" data-ref-filename="llvm..PPC..LHZU">LHZU</a>; <b>break</b>;</td></tr>
<tr><th id="4121">4121</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX8" title='llvm::PPC::LHZUX8' data-ref="llvm::PPC::LHZUX8" data-ref-filename="llvm..PPC..LHZUX8">LHZUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU8" title='llvm::PPC::LHZU8' data-ref="llvm::PPC::LHZU8" data-ref-filename="llvm..PPC..LHZU8">LHZU8</a>; <b>break</b>;</td></tr>
<tr><th id="4122">4122</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAUX" title='llvm::PPC::LHAUX' data-ref="llvm::PPC::LHAUX" data-ref-filename="llvm..PPC..LHAUX">LHAUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAU" title='llvm::PPC::LHAU' data-ref="llvm::PPC::LHAU" data-ref-filename="llvm..PPC..LHAU">LHAU</a>; <b>break</b>;</td></tr>
<tr><th id="4123">4123</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAUX8" title='llvm::PPC::LHAUX8' data-ref="llvm::PPC::LHAUX8" data-ref-filename="llvm..PPC..LHAUX8">LHAUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAU8" title='llvm::PPC::LHAU8' data-ref="llvm::PPC::LHAU8" data-ref-filename="llvm..PPC..LHAU8">LHAU8</a>; <b>break</b>;</td></tr>
<tr><th id="4124">4124</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX" title='llvm::PPC::LWZUX' data-ref="llvm::PPC::LWZUX" data-ref-filename="llvm..PPC..LWZUX">LWZUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZU" title='llvm::PPC::LWZU' data-ref="llvm::PPC::LWZU" data-ref-filename="llvm..PPC..LWZU">LWZU</a>; <b>break</b>;</td></tr>
<tr><th id="4125">4125</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX8" title='llvm::PPC::LWZUX8' data-ref="llvm::PPC::LWZUX8" data-ref-filename="llvm..PPC..LWZUX8">LWZUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZU8" title='llvm::PPC::LWZU8' data-ref="llvm::PPC::LWZU8" data-ref-filename="llvm..PPC..LWZU8">LWZU8</a>; <b>break</b>;</td></tr>
<tr><th id="4126">4126</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDUX" title='llvm::PPC::LDUX' data-ref="llvm::PPC::LDUX" data-ref-filename="llvm..PPC..LDUX">LDUX</a>:</td></tr>
<tr><th id="4127">4127</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LDU" title='llvm::PPC::LDU' data-ref="llvm::PPC::LDU" data-ref-filename="llvm..PPC..LDU">LDU</a>;</td></tr>
<tr><th id="4128">4128</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="4129">4129</th><td>      <b>break</b>;</td></tr>
<tr><th id="4130">4130</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSUX" title='llvm::PPC::LFSUX' data-ref="llvm::PPC::LFSUX" data-ref-filename="llvm..PPC..LFSUX">LFSUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFSU" title='llvm::PPC::LFSU' data-ref="llvm::PPC::LFSU" data-ref-filename="llvm..PPC..LFSU">LFSU</a>; <b>break</b>;</td></tr>
<tr><th id="4131">4131</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDUX" title='llvm::PPC::LFDUX' data-ref="llvm::PPC::LFDUX" data-ref-filename="llvm..PPC..LFDUX">LFDUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFDU" title='llvm::PPC::LFDU' data-ref="llvm::PPC::LFDU" data-ref-filename="llvm..PPC..LFDU">LFDU</a>; <b>break</b>;</td></tr>
<tr><th id="4132">4132</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBUX" title='llvm::PPC::STBUX' data-ref="llvm::PPC::STBUX" data-ref-filename="llvm..PPC..STBUX">STBUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBU" title='llvm::PPC::STBU' data-ref="llvm::PPC::STBU" data-ref-filename="llvm..PPC..STBU">STBU</a>; <b>break</b>;</td></tr>
<tr><th id="4133">4133</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBUX8" title='llvm::PPC::STBUX8' data-ref="llvm::PPC::STBUX8" data-ref-filename="llvm..PPC..STBUX8">STBUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STBU8" title='llvm::PPC::STBU8' data-ref="llvm::PPC::STBU8" data-ref-filename="llvm..PPC..STBU8">STBU8</a>; <b>break</b>;</td></tr>
<tr><th id="4134">4134</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHUX" title='llvm::PPC::STHUX' data-ref="llvm::PPC::STHUX" data-ref-filename="llvm..PPC..STHUX">STHUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHU" title='llvm::PPC::STHU' data-ref="llvm::PPC::STHU" data-ref-filename="llvm..PPC..STHU">STHU</a>; <b>break</b>;</td></tr>
<tr><th id="4135">4135</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHUX8" title='llvm::PPC::STHUX8' data-ref="llvm::PPC::STHUX8" data-ref-filename="llvm..PPC..STHUX8">STHUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STHU8" title='llvm::PPC::STHU8' data-ref="llvm::PPC::STHU8" data-ref-filename="llvm..PPC..STHU8">STHU8</a>; <b>break</b>;</td></tr>
<tr><th id="4136">4136</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWUX" title='llvm::PPC::STWUX' data-ref="llvm::PPC::STWUX" data-ref-filename="llvm..PPC..STWUX">STWUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWU" title='llvm::PPC::STWU' data-ref="llvm::PPC::STWU" data-ref-filename="llvm..PPC..STWU">STWU</a>; <b>break</b>;</td></tr>
<tr><th id="4137">4137</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWUX8" title='llvm::PPC::STWUX8' data-ref="llvm::PPC::STWUX8" data-ref-filename="llvm..PPC..STWUX8">STWUX8</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STWU8" title='llvm::PPC::STWU8' data-ref="llvm::PPC::STWU8" data-ref-filename="llvm..PPC..STWU8">STWU8</a>; <b>break</b>;</td></tr>
<tr><th id="4138">4138</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDUX" title='llvm::PPC::STDUX' data-ref="llvm::PPC::STDUX" data-ref-filename="llvm..PPC..STDUX">STDUX</a>:</td></tr>
<tr><th id="4139">4139</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STDU" title='llvm::PPC::STDU' data-ref="llvm::PPC::STDU" data-ref-filename="llvm..PPC..STDU">STDU</a>;</td></tr>
<tr><th id="4140">4140</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="4141">4141</th><td>      <b>break</b>;</td></tr>
<tr><th id="4142">4142</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSUX" title='llvm::PPC::STFSUX' data-ref="llvm::PPC::STFSUX" data-ref-filename="llvm..PPC..STFSUX">STFSUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFSU" title='llvm::PPC::STFSU' data-ref="llvm::PPC::STFSU" data-ref-filename="llvm..PPC..STFSU">STFSU</a>; <b>break</b>;</td></tr>
<tr><th id="4143">4143</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDUX" title='llvm::PPC::STFDUX' data-ref="llvm::PPC::STFDUX" data-ref-filename="llvm..PPC..STFDUX">STFDUX</a>: <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFDU" title='llvm::PPC::STFDU' data-ref="llvm::PPC::STFDU" data-ref-filename="llvm..PPC..STFDU">STFDU</a>; <b>break</b>;</td></tr>
<tr><th id="4144">4144</th><td>    }</td></tr>
<tr><th id="4145">4145</th><td>    <b>break</b>;</td></tr>
<tr><th id="4146">4146</th><td>  <i>// Power9 and up only. For some of these, the X-Form version has access to all</i></td></tr>
<tr><th id="4147">4147</th><td><i>  // 64 VSR's whereas the D-Form only has access to the VR's. We replace those</i></td></tr>
<tr><th id="4148">4148</th><td><i>  // with pseudo-ops pre-ra and for post-ra, we check that the register loaded</i></td></tr>
<tr><th id="4149">4149</th><td><i>  // into or stored from is one of the VR registers.</i></td></tr>
<tr><th id="4150">4150</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVX" title='llvm::PPC::LXVX' data-ref="llvm::PPC::LXVX" data-ref-filename="llvm..PPC..LXVX">LXVX</a>:</td></tr>
<tr><th id="4151">4151</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>:</td></tr>
<tr><th id="4152">4152</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>:</td></tr>
<tr><th id="4153">4153</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVX" title='llvm::PPC::STXVX' data-ref="llvm::PPC::STXVX" data-ref-filename="llvm..PPC..STXVX">STXVX</a>:</td></tr>
<tr><th id="4154">4154</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>:</td></tr>
<tr><th id="4155">4155</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>:</td></tr>
<tr><th id="4156">4156</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf32" title='llvm::PPC::XFLOADf32' data-ref="llvm::PPC::XFLOADf32" data-ref-filename="llvm..PPC..XFLOADf32">XFLOADf32</a>:</td></tr>
<tr><th id="4157">4157</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf64" title='llvm::PPC::XFLOADf64' data-ref="llvm::PPC::XFLOADf64" data-ref-filename="llvm..PPC..XFLOADf64">XFLOADf64</a>:</td></tr>
<tr><th id="4158">4158</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf32" title='llvm::PPC::XFSTOREf32' data-ref="llvm::PPC::XFSTOREf32" data-ref-filename="llvm..PPC..XFSTOREf32">XFSTOREf32</a>:</td></tr>
<tr><th id="4159">4159</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf64" title='llvm::PPC::XFSTOREf64' data-ref="llvm::PPC::XFSTOREf64" data-ref-filename="llvm..PPC..XFSTOREf64">XFSTOREf64</a>:</td></tr>
<tr><th id="4160">4160</th><td>    <b>if</b> (!<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget11hasP9VectorEv" title='llvm::PPCSubtarget::hasP9Vector' data-ref="_ZNK4llvm12PPCSubtarget11hasP9VectorEv" data-ref-filename="_ZNK4llvm12PPCSubtarget11hasP9VectorEv">hasP9Vector</a>())</td></tr>
<tr><th id="4161">4161</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4162">4162</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a> = <b>true</b>;</td></tr>
<tr><th id="4163">4163</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> = <var>1</var>;</td></tr>
<tr><th id="4164">4164</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> = <var>2</var>;</td></tr>
<tr><th id="4165">4165</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a> = <b>true</b>;</td></tr>
<tr><th id="4166">4166</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a> = <b>true</b>;</td></tr>
<tr><th id="4167">4167</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a> = <var>1</var>;</td></tr>
<tr><th id="4168">4168</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a> = <var>2</var>;</td></tr>
<tr><th id="4169">4169</th><td>    <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>4</var>;</td></tr>
<tr><th id="4170">4170</th><td>    <b>switch</b>(<a class="local col4 ref" href="#714Opc" title='Opc' data-ref="714Opc" data-ref-filename="714Opc">Opc</a>) {</td></tr>
<tr><th id="4171">4171</th><td>    <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown opcode"</q>);</td></tr>
<tr><th id="4172">4172</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXVX" title='llvm::PPC::LXVX' data-ref="llvm::PPC::LXVX" data-ref-filename="llvm..PPC..LXVX">LXVX</a>:</td></tr>
<tr><th id="4173">4173</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXV" title='llvm::PPC::LXV' data-ref="llvm::PPC::LXV" data-ref-filename="llvm..PPC..LXV">LXV</a>;</td></tr>
<tr><th id="4174">4174</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>16</var>;</td></tr>
<tr><th id="4175">4175</th><td>      <b>break</b>;</td></tr>
<tr><th id="4176">4176</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSPX" title='llvm::PPC::LXSSPX' data-ref="llvm::PPC::LXSSPX" data-ref-filename="llvm..PPC..LXSSPX">LXSSPX</a>:</td></tr>
<tr><th id="4177">4177</th><td>      <b>if</b> (<a class="local col7 ref" href="#717PostRA" title='PostRA' data-ref="717PostRA" data-ref-filename="717PostRA">PostRA</a>) {</td></tr>
<tr><th id="4178">4178</th><td>        <b>if</b> (<a class="local col5 ref" href="#715IsVFReg" title='IsVFReg' data-ref="715IsVFReg" data-ref-filename="715IsVFReg">IsVFReg</a>)</td></tr>
<tr><th id="4179">4179</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSSP" title='llvm::PPC::LXSSP' data-ref="llvm::PPC::LXSSP" data-ref-filename="llvm..PPC..LXSSP">LXSSP</a>;</td></tr>
<tr><th id="4180">4180</th><td>        <b>else</b> {</td></tr>
<tr><th id="4181">4181</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFS" title='llvm::PPC::LFS' data-ref="llvm::PPC::LFS" data-ref-filename="llvm..PPC..LFS">LFS</a>;</td></tr>
<tr><th id="4182">4182</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="4183">4183</th><td>        }</td></tr>
<tr><th id="4184">4184</th><td>        <b>break</b>;</td></tr>
<tr><th id="4185">4185</th><td>      }</td></tr>
<tr><th id="4186">4186</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4187">4187</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf32" title='llvm::PPC::XFLOADf32' data-ref="llvm::PPC::XFLOADf32" data-ref-filename="llvm..PPC..XFLOADf32">XFLOADf32</a>:</td></tr>
<tr><th id="4188">4188</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf32" title='llvm::PPC::DFLOADf32' data-ref="llvm::PPC::DFLOADf32" data-ref-filename="llvm..PPC..DFLOADf32">DFLOADf32</a>;</td></tr>
<tr><th id="4189">4189</th><td>      <b>break</b>;</td></tr>
<tr><th id="4190">4190</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSDX" title='llvm::PPC::LXSDX' data-ref="llvm::PPC::LXSDX" data-ref-filename="llvm..PPC..LXSDX">LXSDX</a>:</td></tr>
<tr><th id="4191">4191</th><td>      <b>if</b> (<a class="local col7 ref" href="#717PostRA" title='PostRA' data-ref="717PostRA" data-ref-filename="717PostRA">PostRA</a>) {</td></tr>
<tr><th id="4192">4192</th><td>        <b>if</b> (<a class="local col5 ref" href="#715IsVFReg" title='IsVFReg' data-ref="715IsVFReg" data-ref-filename="715IsVFReg">IsVFReg</a>)</td></tr>
<tr><th id="4193">4193</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LXSD" title='llvm::PPC::LXSD' data-ref="llvm::PPC::LXSD" data-ref-filename="llvm..PPC..LXSD">LXSD</a>;</td></tr>
<tr><th id="4194">4194</th><td>        <b>else</b> {</td></tr>
<tr><th id="4195">4195</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LFD" title='llvm::PPC::LFD' data-ref="llvm::PPC::LFD" data-ref-filename="llvm..PPC..LFD">LFD</a>;</td></tr>
<tr><th id="4196">4196</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="4197">4197</th><td>        }</td></tr>
<tr><th id="4198">4198</th><td>        <b>break</b>;</td></tr>
<tr><th id="4199">4199</th><td>      }</td></tr>
<tr><th id="4200">4200</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4201">4201</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFLOADf64" title='llvm::PPC::XFLOADf64' data-ref="llvm::PPC::XFLOADf64" data-ref-filename="llvm..PPC..XFLOADf64">XFLOADf64</a>:</td></tr>
<tr><th id="4202">4202</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFLOADf64" title='llvm::PPC::DFLOADf64' data-ref="llvm::PPC::DFLOADf64" data-ref-filename="llvm..PPC..DFLOADf64">DFLOADf64</a>;</td></tr>
<tr><th id="4203">4203</th><td>      <b>break</b>;</td></tr>
<tr><th id="4204">4204</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXVX" title='llvm::PPC::STXVX' data-ref="llvm::PPC::STXVX" data-ref-filename="llvm..PPC..STXVX">STXVX</a>:</td></tr>
<tr><th id="4205">4205</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXV" title='llvm::PPC::STXV' data-ref="llvm::PPC::STXV" data-ref-filename="llvm..PPC..STXV">STXV</a>;</td></tr>
<tr><th id="4206">4206</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>16</var>;</td></tr>
<tr><th id="4207">4207</th><td>      <b>break</b>;</td></tr>
<tr><th id="4208">4208</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSPX" title='llvm::PPC::STXSSPX' data-ref="llvm::PPC::STXSSPX" data-ref-filename="llvm..PPC..STXSSPX">STXSSPX</a>:</td></tr>
<tr><th id="4209">4209</th><td>      <b>if</b> (<a class="local col7 ref" href="#717PostRA" title='PostRA' data-ref="717PostRA" data-ref-filename="717PostRA">PostRA</a>) {</td></tr>
<tr><th id="4210">4210</th><td>        <b>if</b> (<a class="local col5 ref" href="#715IsVFReg" title='IsVFReg' data-ref="715IsVFReg" data-ref-filename="715IsVFReg">IsVFReg</a>)</td></tr>
<tr><th id="4211">4211</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSSP" title='llvm::PPC::STXSSP' data-ref="llvm::PPC::STXSSP" data-ref-filename="llvm..PPC..STXSSP">STXSSP</a>;</td></tr>
<tr><th id="4212">4212</th><td>        <b>else</b> {</td></tr>
<tr><th id="4213">4213</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFS" title='llvm::PPC::STFS' data-ref="llvm::PPC::STFS" data-ref-filename="llvm..PPC..STFS">STFS</a>;</td></tr>
<tr><th id="4214">4214</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="4215">4215</th><td>        }</td></tr>
<tr><th id="4216">4216</th><td>        <b>break</b>;</td></tr>
<tr><th id="4217">4217</th><td>      }</td></tr>
<tr><th id="4218">4218</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4219">4219</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf32" title='llvm::PPC::XFSTOREf32' data-ref="llvm::PPC::XFSTOREf32" data-ref-filename="llvm..PPC..XFSTOREf32">XFSTOREf32</a>:</td></tr>
<tr><th id="4220">4220</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf32" title='llvm::PPC::DFSTOREf32' data-ref="llvm::PPC::DFSTOREf32" data-ref-filename="llvm..PPC..DFSTOREf32">DFSTOREf32</a>;</td></tr>
<tr><th id="4221">4221</th><td>      <b>break</b>;</td></tr>
<tr><th id="4222">4222</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSDX" title='llvm::PPC::STXSDX' data-ref="llvm::PPC::STXSDX" data-ref-filename="llvm..PPC..STXSDX">STXSDX</a>:</td></tr>
<tr><th id="4223">4223</th><td>      <b>if</b> (<a class="local col7 ref" href="#717PostRA" title='PostRA' data-ref="717PostRA" data-ref-filename="717PostRA">PostRA</a>) {</td></tr>
<tr><th id="4224">4224</th><td>        <b>if</b> (<a class="local col5 ref" href="#715IsVFReg" title='IsVFReg' data-ref="715IsVFReg" data-ref-filename="715IsVFReg">IsVFReg</a>)</td></tr>
<tr><th id="4225">4225</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STXSD" title='llvm::PPC::STXSD' data-ref="llvm::PPC::STXSD" data-ref-filename="llvm..PPC..STXSD">STXSD</a>;</td></tr>
<tr><th id="4226">4226</th><td>        <b>else</b> {</td></tr>
<tr><th id="4227">4227</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::STFD" title='llvm::PPC::STFD' data-ref="llvm::PPC::STFD" data-ref-filename="llvm..PPC..STFD">STFD</a>;</td></tr>
<tr><th id="4228">4228</th><td>          <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> = <var>1</var>;</td></tr>
<tr><th id="4229">4229</th><td>        }</td></tr>
<tr><th id="4230">4230</th><td>        <b>break</b>;</td></tr>
<tr><th id="4231">4231</th><td>      }</td></tr>
<tr><th id="4232">4232</th><td>      <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#274" title="[[gnu::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="4233">4233</th><td>    <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XFSTOREf64" title='llvm::PPC::XFSTOREf64' data-ref="llvm::PPC::XFSTOREf64" data-ref-filename="llvm..PPC..XFSTOREf64">XFSTOREf64</a>:</td></tr>
<tr><th id="4234">4234</th><td>      <a class="local col6 ref" href="#716III" title='III' data-ref="716III" data-ref-filename="716III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a> = <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::DFSTOREf64" title='llvm::PPC::DFSTOREf64' data-ref="llvm::PPC::DFSTOREf64" data-ref-filename="llvm..PPC..DFSTOREf64">DFSTOREf64</a>;</td></tr>
<tr><th id="4235">4235</th><td>      <b>break</b>;</td></tr>
<tr><th id="4236">4236</th><td>    }</td></tr>
<tr><th id="4237">4237</th><td>    <b>break</b>;</td></tr>
<tr><th id="4238">4238</th><td>  }</td></tr>
<tr><th id="4239">4239</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4240">4240</th><td>}</td></tr>
<tr><th id="4241">4241</th><td></td></tr>
<tr><th id="4242">4242</th><td><i  data-doc="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">// Utility function for swaping two arbitrary operands of an instruction.</i></td></tr>
<tr><th id="4243">4243</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-type='void swapMIOperands(llvm::MachineInstr &amp; MI, unsigned int Op1, unsigned int Op2)' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" data-ref-filename="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="718MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="718MI" data-ref-filename="718MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="719Op1" title='Op1' data-type='unsigned int' data-ref="719Op1" data-ref-filename="719Op1">Op1</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="720Op2" title='Op2' data-type='unsigned int' data-ref="720Op2" data-ref-filename="720Op2">Op2</dfn>) {</td></tr>
<tr><th id="4244">4244</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Op1 != Op2 &amp;&amp; <q>"Cannot swap operand with itself."</q>);</td></tr>
<tr><th id="4245">4245</th><td></td></tr>
<tr><th id="4246">4246</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="721MaxOp" title='MaxOp' data-type='unsigned int' data-ref="721MaxOp" data-ref-filename="721MaxOp">MaxOp</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col9 ref" href="#719Op1" title='Op1' data-ref="719Op1" data-ref-filename="719Op1">Op1</a>, <a class="local col0 ref" href="#720Op2" title='Op2' data-ref="720Op2" data-ref-filename="720Op2">Op2</a>);</td></tr>
<tr><th id="4247">4247</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="722MinOp" title='MinOp' data-type='unsigned int' data-ref="722MinOp" data-ref-filename="722MinOp">MinOp</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col9 ref" href="#719Op1" title='Op1' data-ref="719Op1" data-ref-filename="719Op1">Op1</a>, <a class="local col0 ref" href="#720Op2" title='Op2' data-ref="720Op2" data-ref-filename="720Op2">Op2</a>);</td></tr>
<tr><th id="4248">4248</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col3 decl" id="723MOp1" title='MOp1' data-type='llvm::MachineOperand' data-ref="723MOp1" data-ref-filename="723MOp1">MOp1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#722MinOp" title='MinOp' data-ref="722MinOp" data-ref-filename="722MinOp">MinOp</a>);</td></tr>
<tr><th id="4249">4249</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="724MOp2" title='MOp2' data-type='llvm::MachineOperand' data-ref="724MOp2" data-ref-filename="724MOp2">MOp2</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#721MaxOp" title='MaxOp' data-ref="721MaxOp" data-ref-filename="721MaxOp">MaxOp</a>);</td></tr>
<tr><th id="4250">4250</th><td>  <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col9 ref" href="#719Op1" title='Op1' data-ref="719Op1" data-ref-filename="719Op1">Op1</a>, <a class="local col0 ref" href="#720Op2" title='Op2' data-ref="720Op2" data-ref-filename="720Op2">Op2</a>));</td></tr>
<tr><th id="4251">4251</th><td>  <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col9 ref" href="#719Op1" title='Op1' data-ref="719Op1" data-ref-filename="719Op1">Op1</a>, <a class="local col0 ref" href="#720Op2" title='Op2' data-ref="720Op2" data-ref-filename="720Op2">Op2</a>));</td></tr>
<tr><th id="4252">4252</th><td></td></tr>
<tr><th id="4253">4253</th><td>  <i>// If the operands we are swapping are the two at the end (the common case)</i></td></tr>
<tr><th id="4254">4254</th><td><i>  // we can just remove both and add them in the opposite order.</i></td></tr>
<tr><th id="4255">4255</th><td>  <b>if</b> (<a class="local col1 ref" href="#721MaxOp" title='MaxOp' data-ref="721MaxOp" data-ref-filename="721MaxOp">MaxOp</a> - <a class="local col2 ref" href="#722MinOp" title='MinOp' data-ref="722MinOp" data-ref-filename="722MinOp">MinOp</a> == <var>1</var> &amp;&amp; <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() == <a class="local col2 ref" href="#722MinOp" title='MinOp' data-ref="722MinOp" data-ref-filename="722MinOp">MinOp</a>) {</td></tr>
<tr><th id="4256">4256</th><td>    <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col4 ref" href="#724MOp2" title='MOp2' data-ref="724MOp2" data-ref-filename="724MOp2">MOp2</a>);</td></tr>
<tr><th id="4257">4257</th><td>    <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col3 ref" href="#723MOp1" title='MOp1' data-ref="723MOp1" data-ref-filename="723MOp1">MOp1</a>);</td></tr>
<tr><th id="4258">4258</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4259">4259</th><td>    <i>// Store all operands in a temporary vector, remove them and re-add in the</i></td></tr>
<tr><th id="4260">4260</th><td><i>    // right order.</i></td></tr>
<tr><th id="4261">4261</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col5 decl" id="725MOps" title='MOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="725MOps" data-ref-filename="725MOps">MOps</dfn>;</td></tr>
<tr><th id="4262">4262</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="726TotalOps" title='TotalOps' data-type='unsigned int' data-ref="726TotalOps" data-ref-filename="726TotalOps">TotalOps</dfn> = <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() + <var>2</var>; <i>// We've already removed 2 ops.</i></td></tr>
<tr><th id="4263">4263</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="727i" title='i' data-type='unsigned int' data-ref="727i" data-ref-filename="727i">i</dfn> = <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a> &gt;= <a class="local col2 ref" href="#722MinOp" title='MinOp' data-ref="722MinOp" data-ref-filename="722MinOp">MinOp</a>; <a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>--) {</td></tr>
<tr><th id="4264">4264</th><td>      <a class="local col5 ref" href="#725MOps" title='MOps' data-ref="725MOps" data-ref-filename="725MOps">MOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>));</td></tr>
<tr><th id="4265">4265</th><td>      <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col7 ref" href="#727i" title='i' data-ref="727i" data-ref-filename="727i">i</a>);</td></tr>
<tr><th id="4266">4266</th><td>    }</td></tr>
<tr><th id="4267">4267</th><td>    <i>// MOp2 needs to be added next.</i></td></tr>
<tr><th id="4268">4268</th><td>    <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col4 ref" href="#724MOp2" title='MOp2' data-ref="724MOp2" data-ref-filename="724MOp2">MOp2</a>);</td></tr>
<tr><th id="4269">4269</th><td>    <i>// Now add the rest.</i></td></tr>
<tr><th id="4270">4270</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="728i" title='i' data-type='unsigned int' data-ref="728i" data-ref-filename="728i">i</dfn> = <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#728i" title='i' data-ref="728i" data-ref-filename="728i">i</a> &lt; <a class="local col6 ref" href="#726TotalOps" title='TotalOps' data-ref="726TotalOps" data-ref-filename="726TotalOps">TotalOps</a>; <a class="local col8 ref" href="#728i" title='i' data-ref="728i" data-ref-filename="728i">i</a>++) {</td></tr>
<tr><th id="4271">4271</th><td>      <b>if</b> (<a class="local col8 ref" href="#728i" title='i' data-ref="728i" data-ref-filename="728i">i</a> == <a class="local col1 ref" href="#721MaxOp" title='MaxOp' data-ref="721MaxOp" data-ref-filename="721MaxOp">MaxOp</a>)</td></tr>
<tr><th id="4272">4272</th><td>        <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col3 ref" href="#723MOp1" title='MOp1' data-ref="723MOp1" data-ref-filename="723MOp1">MOp1</a>);</td></tr>
<tr><th id="4273">4273</th><td>      <b>else</b> {</td></tr>
<tr><th id="4274">4274</th><td>        <a class="local col8 ref" href="#718MI" title='MI' data-ref="718MI" data-ref-filename="718MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col5 ref" href="#725MOps" title='MOps' data-ref="725MOps" data-ref-filename="725MOps">MOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon4backEv" title='llvm::SmallVectorTemplateCommon::back' data-ref="_ZN4llvm25SmallVectorTemplateCommon4backEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon4backEv">back</a>());</td></tr>
<tr><th id="4275">4275</th><td>        <a class="local col5 ref" href="#725MOps" title='MOps' data-ref="725MOps" data-ref-filename="725MOps">MOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="4276">4276</th><td>      }</td></tr>
<tr><th id="4277">4277</th><td>    }</td></tr>
<tr><th id="4278">4278</th><td>  }</td></tr>
<tr><th id="4279">4279</th><td>}</td></tr>
<tr><th id="4280">4280</th><td></td></tr>
<tr><th id="4281">4281</th><td><i>// Check if the 'MI' that has the index OpNoForForwarding</i></td></tr>
<tr><th id="4282">4282</th><td><i>// meets the requirement described in the ImmInstrInfo.</i></td></tr>
<tr><th id="4283">4283</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="729MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="729MI" data-ref-filename="729MI">MI</dfn>,</td></tr>
<tr><th id="4284">4284</th><td>                                               <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col0 decl" id="730III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="730III" data-ref-filename="730III">III</dfn>,</td></tr>
<tr><th id="4285">4285</th><td>                                               <em>unsigned</em> <dfn class="local col1 decl" id="731OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="731OpNoForForwarding" data-ref-filename="731OpNoForForwarding">OpNoForForwarding</dfn></td></tr>
<tr><th id="4286">4286</th><td>                                               ) <em>const</em> {</td></tr>
<tr><th id="4287">4287</th><td>  <i>// As the algorithm of checking for PPC::ZERO/PPC::ZERO8</i></td></tr>
<tr><th id="4288">4288</th><td><i>  // would not work pre-RA, we can only do the check post RA.</i></td></tr>
<tr><th id="4289">4289</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="732MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="732MRI" data-ref-filename="732MRI">MRI</dfn> = <a class="local col9 ref" href="#729MI" title='MI' data-ref="729MI" data-ref-filename="729MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4290">4290</th><td>  <b>if</b> (<a class="local col2 ref" href="#732MRI" title='MRI' data-ref="732MRI" data-ref-filename="732MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="4291">4291</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4292">4292</th><td></td></tr>
<tr><th id="4293">4293</th><td>  <i>// Cannot do the transform if MI isn't summing the operands.</i></td></tr>
<tr><th id="4294">4294</th><td>  <b>if</b> (!<a class="local col0 ref" href="#730III" title='III' data-ref="730III" data-ref-filename="730III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a>)</td></tr>
<tr><th id="4295">4295</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4296">4296</th><td></td></tr>
<tr><th id="4297">4297</th><td>  <i>// The instruction we are trying to replace must have the ZeroIsSpecialOrig set.</i></td></tr>
<tr><th id="4298">4298</th><td>  <b>if</b> (!<a class="local col0 ref" href="#730III" title='III' data-ref="730III" data-ref-filename="730III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>)</td></tr>
<tr><th id="4299">4299</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4300">4300</th><td></td></tr>
<tr><th id="4301">4301</th><td>  <i>// We cannot do the transform if the operand we are trying to replace</i></td></tr>
<tr><th id="4302">4302</th><td><i>  // isn't the same as the operand the instruction allows.</i></td></tr>
<tr><th id="4303">4303</th><td>  <b>if</b> (<a class="local col1 ref" href="#731OpNoForForwarding" title='OpNoForForwarding' data-ref="731OpNoForForwarding" data-ref-filename="731OpNoForForwarding">OpNoForForwarding</a> != <a class="local col0 ref" href="#730III" title='III' data-ref="730III" data-ref-filename="730III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>)</td></tr>
<tr><th id="4304">4304</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4305">4305</th><td></td></tr>
<tr><th id="4306">4306</th><td>  <i>// Check if the instruction we are trying to transform really has</i></td></tr>
<tr><th id="4307">4307</th><td><i>  // the special zero register as its operand.</i></td></tr>
<tr><th id="4308">4308</th><td>  <b>if</b> (<a class="local col9 ref" href="#729MI" title='MI' data-ref="729MI" data-ref-filename="729MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#730III" title='III' data-ref="730III" data-ref-filename="730III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a> &amp;&amp;</td></tr>
<tr><th id="4309">4309</th><td>      <a class="local col9 ref" href="#729MI" title='MI' data-ref="729MI" data-ref-filename="729MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#730III" title='III' data-ref="730III" data-ref-filename="730III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEi" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEi" data-ref-filename="_ZNK4llvm8RegisterneEi">!=</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a>)</td></tr>
<tr><th id="4310">4310</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4311">4311</th><td></td></tr>
<tr><th id="4312">4312</th><td>  <i>// This machine instruction is convertible if it is,</i></td></tr>
<tr><th id="4313">4313</th><td><i>  // 1. summing the operands.</i></td></tr>
<tr><th id="4314">4314</th><td><i>  // 2. one of the operands is special zero register.</i></td></tr>
<tr><th id="4315">4315</th><td><i>  // 3. the operand we are trying to replace is allowed by the MI.</i></td></tr>
<tr><th id="4316">4316</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4317">4317</th><td>}</td></tr>
<tr><th id="4318">4318</th><td></td></tr>
<tr><th id="4319">4319</th><td><i>// Check if the DefMI is the add inst and set the ImmMO and RegMO</i></td></tr>
<tr><th id="4320">4320</th><td><i>// accordingly.</i></td></tr>
<tr><th id="4321">4321</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="733DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="733DefMI" data-ref-filename="733DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4322">4322</th><td>                                               <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col4 decl" id="734III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="734III" data-ref-filename="734III">III</dfn>,</td></tr>
<tr><th id="4323">4323</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col5 decl" id="735ImmMO" title='ImmMO' data-type='llvm::MachineOperand *&amp;' data-ref="735ImmMO" data-ref-filename="735ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="4324">4324</th><td>                                               <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="736RegMO" title='RegMO' data-type='llvm::MachineOperand *&amp;' data-ref="736RegMO" data-ref-filename="736RegMO">RegMO</dfn>) <em>const</em> {</td></tr>
<tr><th id="4325">4325</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="737Opc" title='Opc' data-type='unsigned int' data-ref="737Opc" data-ref-filename="737Opc">Opc</dfn> = <a class="local col3 ref" href="#733DefMI" title='DefMI' data-ref="733DefMI" data-ref-filename="733DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4326">4326</th><td>  <b>if</b> (<a class="local col7 ref" href="#737Opc" title='Opc' data-ref="737Opc" data-ref-filename="737Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDItocL" title='llvm::PPC::ADDItocL' data-ref="llvm::PPC::ADDItocL" data-ref-filename="llvm..PPC..ADDItocL">ADDItocL</a> &amp;&amp; <a class="local col7 ref" href="#737Opc" title='Opc' data-ref="737Opc" data-ref-filename="737Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a> &amp;&amp; <a class="local col7 ref" href="#737Opc" title='Opc' data-ref="737Opc" data-ref-filename="737Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>)</td></tr>
<tr><th id="4327">4327</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4328">4328</th><td></td></tr>
<tr><th id="4329">4329</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefMI.getNumOperands() &gt;= <var>3</var> &amp;&amp;</td></tr>
<tr><th id="4330">4330</th><td>         <q>"Add inst must have at least three operands"</q>);</td></tr>
<tr><th id="4331">4331</th><td>  <a class="local col6 ref" href="#736RegMO" title='RegMO' data-ref="736RegMO" data-ref-filename="736RegMO">RegMO</a> = &amp;<a class="local col3 ref" href="#733DefMI" title='DefMI' data-ref="733DefMI" data-ref-filename="733DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="4332">4332</th><td>  <a class="local col5 ref" href="#735ImmMO" title='ImmMO' data-ref="735ImmMO" data-ref-filename="735ImmMO">ImmMO</a> = &amp;<a class="local col3 ref" href="#733DefMI" title='DefMI' data-ref="733DefMI" data-ref-filename="733DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4333">4333</th><td></td></tr>
<tr><th id="4334">4334</th><td>  <i>// Before RA, ADDI first operand could be a frame index.</i></td></tr>
<tr><th id="4335">4335</th><td>  <b>if</b> (!<a class="local col6 ref" href="#736RegMO" title='RegMO' data-ref="736RegMO" data-ref-filename="736RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="4336">4336</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4337">4337</th><td></td></tr>
<tr><th id="4338">4338</th><td>  <i>// This DefMI is elgible for forwarding if it is:</i></td></tr>
<tr><th id="4339">4339</th><td><i>  // 1. add inst</i></td></tr>
<tr><th id="4340">4340</th><td><i>  // 2. one of the operands is Imm/CPI/Global.</i></td></tr>
<tr><th id="4341">4341</th><td>  <b>return</b> <a class="tu ref fn" href="#_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" title='isAnImmediateOperand' data-use='c' data-ref="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE" data-ref-filename="_ZL20isAnImmediateOperandRKN4llvm14MachineOperandE">isAnImmediateOperand</a>(*<a class="local col5 ref" href="#735ImmMO" title='ImmMO' data-ref="735ImmMO" data-ref-filename="735ImmMO">ImmMO</a>);</td></tr>
<tr><th id="4342">4342</th><td>}</td></tr>
<tr><th id="4343">4343</th><td></td></tr>
<tr><th id="4344">4344</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</dfn>(</td></tr>
<tr><th id="4345">4345</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="738RegMO" title='RegMO' data-type='const llvm::MachineOperand &amp;' data-ref="738RegMO" data-ref-filename="738RegMO">RegMO</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="739DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="739DefMI" data-ref-filename="739DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4346">4346</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="740MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="740MI" data-ref-filename="740MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="741KillDefMI" title='KillDefMI' data-type='bool' data-ref="741KillDefMI" data-ref-filename="741KillDefMI">KillDefMI</dfn>,</td></tr>
<tr><th id="4347">4347</th><td>    <em>bool</em> &amp;<dfn class="local col2 decl" id="742IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool &amp;' data-ref="742IsFwdFeederRegKilled" data-ref-filename="742IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn>) <em>const</em> {</td></tr>
<tr><th id="4348">4348</th><td>  <i>// x = addi y, imm</i></td></tr>
<tr><th id="4349">4349</th><td><i>  // ...</i></td></tr>
<tr><th id="4350">4350</th><td><i>  // z = lfdx 0, x   -&gt; z = lfd imm(y)</i></td></tr>
<tr><th id="4351">4351</th><td><i>  // The Reg "y" can be forwarded to the MI(z) only when there is no DEF</i></td></tr>
<tr><th id="4352">4352</th><td><i>  // of "y" between the DEF of "x" and "z".</i></td></tr>
<tr><th id="4353">4353</th><td><i>  // The query is only valid post RA.</i></td></tr>
<tr><th id="4354">4354</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col3 decl" id="743MRI" title='MRI' data-type='const llvm::MachineRegisterInfo &amp;' data-ref="743MRI" data-ref-filename="743MRI">MRI</dfn> = <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4355">4355</th><td>  <b>if</b> (<a class="local col3 ref" href="#743MRI" title='MRI' data-ref="743MRI" data-ref-filename="743MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>())</td></tr>
<tr><th id="4356">4356</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4357">4357</th><td></td></tr>
<tr><th id="4358">4358</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="744Reg" title='Reg' data-type='llvm::Register' data-ref="744Reg" data-ref-filename="744Reg">Reg</dfn> = <a class="local col8 ref" href="#738RegMO" title='RegMO' data-ref="738RegMO" data-ref-filename="738RegMO">RegMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4359">4359</th><td></td></tr>
<tr><th id="4360">4360</th><td>  <i>// Walking the inst in reverse(MI--&gt;DefMI) to get the last DEF of the Reg.</i></td></tr>
<tr><th id="4361">4361</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col5 decl" id="745It" title='It' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="745It" data-ref-filename="745It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>;</td></tr>
<tr><th id="4362">4362</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col6 decl" id="746E" title='E' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="746E" data-ref-filename="746E">E</dfn> = <a class="local col0 ref" href="#740MI" title='MI' data-ref="740MI" data-ref-filename="740MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock4rendEv" title='llvm::MachineBasicBlock::rend' data-ref="_ZNK4llvm17MachineBasicBlock4rendEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock4rendEv">rend</a>();</td></tr>
<tr><th id="4363">4363</th><td>  <a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="4364">4364</th><td>  <b>for</b> (; <a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col6 ref" href="#746E" title='E' data-ref="746E" data-ref-filename="746E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a>) {</td></tr>
<tr><th id="4365">4365</th><td>    <b>if</b> (<a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()) &amp;&amp; (&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a>) != &amp;<a class="local col9 ref" href="#739DefMI" title='DefMI' data-ref="739DefMI" data-ref-filename="739DefMI">DefMI</a>)</td></tr>
<tr><th id="4366">4366</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4367">4367</th><td>    <b>else</b> <b>if</b> (<a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()) &amp;&amp; (&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a>) != &amp;<a class="local col9 ref" href="#739DefMI" title='DefMI' data-ref="739DefMI" data-ref-filename="739DefMI">DefMI</a>)</td></tr>
<tr><th id="4368">4368</th><td>      <a class="local col2 ref" href="#742IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="742IsFwdFeederRegKilled" data-ref-filename="742IsFwdFeederRegKilled">IsFwdFeederRegKilled</a> = <b>true</b>;</td></tr>
<tr><th id="4369">4369</th><td>    <i>// Made it to DefMI without encountering a clobber.</i></td></tr>
<tr><th id="4370">4370</th><td>    <b>if</b> ((&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#745It" title='It' data-ref="745It" data-ref-filename="745It">It</a>) == &amp;<a class="local col9 ref" href="#739DefMI" title='DefMI' data-ref="739DefMI" data-ref-filename="739DefMI">DefMI</a>)</td></tr>
<tr><th id="4371">4371</th><td>      <b>break</b>;</td></tr>
<tr><th id="4372">4372</th><td>  }</td></tr>
<tr><th id="4373">4373</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((&amp;*It) == &amp;DefMI &amp;&amp; <q>"DefMI is missing"</q>);</td></tr>
<tr><th id="4374">4374</th><td></td></tr>
<tr><th id="4375">4375</th><td>  <i>// If DefMI also defines the register to be forwarded, we can only forward it</i></td></tr>
<tr><th id="4376">4376</th><td><i>  // if DefMI is being erased.</i></td></tr>
<tr><th id="4377">4377</th><td>  <b>if</b> (<a class="local col9 ref" href="#739DefMI" title='DefMI' data-ref="739DefMI" data-ref-filename="739DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#744Reg" title='Reg' data-ref="744Reg" data-ref-filename="744Reg">Reg</a>, &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>()))</td></tr>
<tr><th id="4378">4378</th><td>    <b>return</b> <a class="local col1 ref" href="#741KillDefMI" title='KillDefMI' data-ref="741KillDefMI" data-ref-filename="741KillDefMI">KillDefMI</a>;</td></tr>
<tr><th id="4379">4379</th><td></td></tr>
<tr><th id="4380">4380</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4381">4381</th><td>}</td></tr>
<tr><th id="4382">4382</th><td></td></tr>
<tr><th id="4383">4383</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll">isImmElgibleForForwarding</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="747ImmMO" title='ImmMO' data-type='const llvm::MachineOperand &amp;' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</dfn>,</td></tr>
<tr><th id="4384">4384</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="748DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="748DefMI" data-ref-filename="748DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4385">4385</th><td>                                             <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col9 decl" id="749III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="749III" data-ref-filename="749III">III</dfn>,</td></tr>
<tr><th id="4386">4386</th><td>                                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="750Imm" title='Imm' data-type='int64_t &amp;' data-ref="750Imm" data-ref-filename="750Imm">Imm</dfn>,</td></tr>
<tr><th id="4387">4387</th><td>                                             <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="751BaseImm" title='BaseImm' data-type='int64_t' data-ref="751BaseImm" data-ref-filename="751BaseImm">BaseImm</dfn>) <em>const</em> {</td></tr>
<tr><th id="4388">4388</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(isAnImmediateOperand(ImmMO) &amp;&amp; <q>"ImmMO is NOT an immediate"</q>);</td></tr>
<tr><th id="4389">4389</th><td>  <b>if</b> (<a class="local col8 ref" href="#748DefMI" title='DefMI' data-ref="748DefMI" data-ref-filename="748DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDItocL" title='llvm::PPC::ADDItocL' data-ref="llvm::PPC::ADDItocL" data-ref-filename="llvm..PPC..ADDItocL">ADDItocL</a>) {</td></tr>
<tr><th id="4390">4390</th><td>    <i>// The operand for ADDItocL is CPI, which isn't imm at compiling time,</i></td></tr>
<tr><th id="4391">4391</th><td><i>    // However, we know that, it is 16-bit width, and has the alignment of 4.</i></td></tr>
<tr><th id="4392">4392</th><td><i>    // Check if the instruction met the requirement.</i></td></tr>
<tr><th id="4393">4393</th><td>    <b>if</b> (<a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a> &gt; <var>4</var> ||</td></tr>
<tr><th id="4394">4394</th><td>       <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a> || <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a> != <var>16</var>)</td></tr>
<tr><th id="4395">4395</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4396">4396</th><td></td></tr>
<tr><th id="4397">4397</th><td>    <i>// Going from XForm to DForm loads means that the displacement needs to be</i></td></tr>
<tr><th id="4398">4398</th><td><i>    // not just an immediate but also a multiple of 4, or 16 depending on the</i></td></tr>
<tr><th id="4399">4399</th><td><i>    // load. A DForm load cannot be represented if it is a multiple of say 2.</i></td></tr>
<tr><th id="4400">4400</th><td><i>    // XForm loads do not have this restriction.</i></td></tr>
<tr><th id="4401">4401</th><td>    <b>if</b> (<a class="local col7 ref" href="#747ImmMO" title='ImmMO' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="4402">4402</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/DataLayout.h.html#llvm::DataLayout" title='llvm::DataLayout' data-ref="llvm::DataLayout" data-ref-filename="llvm..DataLayout">DataLayout</a> &amp;<dfn class="local col2 decl" id="752DL" title='DL' data-type='const llvm::DataLayout &amp;' data-ref="752DL" data-ref-filename="752DL">DL</dfn> = <a class="local col7 ref" href="#747ImmMO" title='ImmMO' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/GlobalValue.h.html#_ZNK4llvm11GlobalValue9getParentEv" title='llvm::GlobalValue::getParent' data-ref="_ZNK4llvm11GlobalValue9getParentEv" data-ref-filename="_ZNK4llvm11GlobalValue9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Module.h.html#_ZNK4llvm6Module13getDataLayoutEv" title='llvm::Module::getDataLayout' data-ref="_ZNK4llvm6Module13getDataLayoutEv" data-ref-filename="_ZNK4llvm6Module13getDataLayoutEv">getDataLayout</a>();</td></tr>
<tr><th id="4403">4403</th><td>      <b>if</b> (<a class="local col7 ref" href="#747ImmMO" title='ImmMO' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>()-&gt;<a class="ref fn" href="../../../include/llvm/IR/Value.h.html#_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE" title='llvm::Value::getPointerAlignment' data-ref="_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE" data-ref-filename="_ZNK4llvm5Value19getPointerAlignmentERKNS_10DataLayoutE">getPointerAlignment</a>(<a class="local col2 ref" href="#752DL" title='DL' data-ref="752DL" data-ref-filename="752DL">DL</a>) <a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvmltENS_5AlignEm" title='llvm::operator&lt;' data-ref="_ZN4llvmltENS_5AlignEm" data-ref-filename="_ZN4llvmltENS_5AlignEm">&lt;</a> <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="4404">4404</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4405">4405</th><td>    }</td></tr>
<tr><th id="4406">4406</th><td></td></tr>
<tr><th id="4407">4407</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4408">4408</th><td>  }</td></tr>
<tr><th id="4409">4409</th><td></td></tr>
<tr><th id="4410">4410</th><td>  <b>if</b> (<a class="local col7 ref" href="#747ImmMO" title='ImmMO' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4411">4411</th><td>    <i>// It is Imm, we need to check if the Imm fit the range.</i></td></tr>
<tr><th id="4412">4412</th><td><i>    // Sign-extend to 64-bits.</i></td></tr>
<tr><th id="4413">4413</th><td><i>    // DefMI may be folded with another imm form instruction, the result Imm is</i></td></tr>
<tr><th id="4414">4414</th><td><i>    // the sum of Imm of DefMI and BaseImm which is from imm form instruction.</i></td></tr>
<tr><th id="4415">4415</th><td>    <a class="local col0 ref" href="#750Imm" title='Imm' data-ref="750Imm" data-ref-filename="750Imm">Imm</a> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col7 ref" href="#747ImmMO" title='ImmMO' data-ref="747ImmMO" data-ref-filename="747ImmMO">ImmMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col1 ref" href="#751BaseImm" title='BaseImm' data-ref="751BaseImm" data-ref-filename="751BaseImm">BaseImm</a>);</td></tr>
<tr><th id="4416">4416</th><td></td></tr>
<tr><th id="4417">4417</th><td>    <b>if</b> (<a class="local col0 ref" href="#750Imm" title='Imm' data-ref="750Imm" data-ref-filename="750Imm">Imm</a> % <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="4418">4418</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4419">4419</th><td>    <b>if</b> (<a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a>)</td></tr>
<tr><th id="4420">4420</th><td>      <a class="local col0 ref" href="#750Imm" title='Imm' data-ref="750Imm" data-ref-filename="750Imm">Imm</a> &amp;= ((<var>1</var> &lt;&lt; <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a>) - <var>1</var>);</td></tr>
<tr><th id="4421">4421</th><td>    <b>if</b> (<a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a>) {</td></tr>
<tr><th id="4422">4422</th><td>      <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col3 decl" id="753ActualValue" title='ActualValue' data-type='llvm::APInt' data-ref="753ActualValue" data-ref-filename="753ActualValue">ActualValue</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col0 ref" href="#750Imm" title='Imm' data-ref="750Imm" data-ref-filename="750Imm">Imm</a>, <b>true</b>);</td></tr>
<tr><th id="4423">4423</th><td>      <b>if</b> (!<a class="local col3 ref" href="#753ActualValue" title='ActualValue' data-ref="753ActualValue" data-ref-filename="753ActualValue">ActualValue</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj" data-ref-filename="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a>))</td></tr>
<tr><th id="4424">4424</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4425">4425</th><td>    } <b>else</b> {</td></tr>
<tr><th id="4426">4426</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="754UnsignedMax" title='UnsignedMax' data-type='uint64_t' data-ref="754UnsignedMax" data-ref-filename="754UnsignedMax">UnsignedMax</dfn> = (<var>1</var> &lt;&lt; <a class="local col9 ref" href="#749III" title='III' data-ref="749III" data-ref-filename="749III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a>) - <var>1</var>;</td></tr>
<tr><th id="4427">4427</th><td>      <b>if</b> ((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col0 ref" href="#750Imm" title='Imm' data-ref="750Imm" data-ref-filename="750Imm">Imm</a> &gt; <a class="local col4 ref" href="#754UnsignedMax" title='UnsignedMax' data-ref="754UnsignedMax" data-ref-filename="754UnsignedMax">UnsignedMax</a>)</td></tr>
<tr><th id="4428">4428</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4429">4429</th><td>    }</td></tr>
<tr><th id="4430">4430</th><td>  }</td></tr>
<tr><th id="4431">4431</th><td>  <b>else</b></td></tr>
<tr><th id="4432">4432</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4433">4433</th><td></td></tr>
<tr><th id="4434">4434</th><td>  <i>// This ImmMO is forwarded if it meets the requriement describle</i></td></tr>
<tr><th id="4435">4435</th><td><i>  // in ImmInstrInfo</i></td></tr>
<tr><th id="4436">4436</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4437">4437</th><td>}</td></tr>
<tr><th id="4438">4438</th><td></td></tr>
<tr><th id="4439">4439</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" title='llvm::PPCInstrInfo::simplifyToLI' data-ref="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_" data-ref-filename="_ZNK4llvm12PPCInstrInfo12simplifyToLIERNS_12MachineInstrES2_jPPS1_">simplifyToLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="755MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="755MI" data-ref-filename="755MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="756DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</dfn>,</td></tr>
<tr><th id="4440">4440</th><td>                                <em>unsigned</em> <dfn class="local col7 decl" id="757OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="757OpNoForForwarding" data-ref-filename="757OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="4441">4441</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> **<dfn class="local col8 decl" id="758KilledDef" title='KilledDef' data-type='llvm::MachineInstr **' data-ref="758KilledDef" data-ref-filename="758KilledDef">KilledDef</dfn>) <em>const</em> {</td></tr>
<tr><th id="4442">4442</th><td>  <b>if</b> ((<a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> &amp;&amp; <a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>) ||</td></tr>
<tr><th id="4443">4443</th><td>      !<a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="4444">4444</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4445">4445</th><td></td></tr>
<tr><th id="4446">4446</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="759MF" title='MF' data-type='llvm::MachineFunction *' data-ref="759MF" data-ref-filename="759MF">MF</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="4447">4447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="760MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="760MRI" data-ref-filename="760MRI">MRI</dfn> = &amp;<a class="local col9 ref" href="#759MF" title='MF' data-ref="759MF" data-ref-filename="759MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4448">4448</th><td>  <em>bool</em> <dfn class="local col1 decl" id="761PostRA" title='PostRA' data-type='bool' data-ref="761PostRA" data-ref-filename="761PostRA">PostRA</dfn> = !<a class="local col0 ref" href="#760MRI" title='MRI' data-ref="760MRI" data-ref-filename="760MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="4449">4449</th><td></td></tr>
<tr><th id="4450">4450</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="762Immediate" title='Immediate' data-type='int64_t' data-ref="762Immediate" data-ref-filename="762Immediate">Immediate</dfn> = <a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4451">4451</th><td>  <i>// Sign-extend to 64-bits.</i></td></tr>
<tr><th id="4452">4452</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="763SExtImm" title='SExtImm' data-type='int64_t' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#762Immediate" title='Immediate' data-ref="762Immediate" data-ref-filename="762Immediate">Immediate</a>);</td></tr>
<tr><th id="4453">4453</th><td></td></tr>
<tr><th id="4454">4454</th><td>  <em>bool</em> <dfn class="local col4 decl" id="764IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-type='bool' data-ref="764IsForwardingOperandKilled" data-ref-filename="764IsForwardingOperandKilled">IsForwardingOperandKilled</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#757OpNoForForwarding" title='OpNoForForwarding' data-ref="757OpNoForForwarding" data-ref-filename="757OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="4455">4455</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="765ForwardingOperandReg" title='ForwardingOperandReg' data-type='llvm::Register' data-ref="765ForwardingOperandReg" data-ref-filename="765ForwardingOperandReg">ForwardingOperandReg</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#757OpNoForForwarding" title='OpNoForForwarding' data-ref="757OpNoForForwarding" data-ref-filename="757OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4456">4456</th><td></td></tr>
<tr><th id="4457">4457</th><td>  <em>bool</em> <dfn class="local col6 decl" id="766ReplaceWithLI" title='ReplaceWithLI' data-type='bool' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</dfn> = <b>false</b>;</td></tr>
<tr><th id="4458">4458</th><td>  <em>bool</em> <dfn class="local col7 decl" id="767Is64BitLI" title='Is64BitLI' data-type='bool' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</dfn> = <b>false</b>;</td></tr>
<tr><th id="4459">4459</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="768NewImm" title='NewImm' data-type='int64_t' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="4460">4460</th><td>  <em>bool</em> <dfn class="local col9 decl" id="769SetCR" title='SetCR' data-type='bool' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</dfn> = <b>false</b>;</td></tr>
<tr><th id="4461">4461</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="770Opc" title='Opc' data-type='unsigned int' data-ref="770Opc" data-ref-filename="770Opc">Opc</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4462">4462</th><td>  <b>switch</b> (<a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a>) {</td></tr>
<tr><th id="4463">4463</th><td>  <b>default</b>:</td></tr>
<tr><th id="4464">4464</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4465">4465</th><td></td></tr>
<tr><th id="4466">4466</th><td>  <i>// FIXME: Any branches conditional on such a comparison can be made</i></td></tr>
<tr><th id="4467">4467</th><td><i>  // unconditional. At this time, this happens too infrequently to be worth</i></td></tr>
<tr><th id="4468">4468</th><td><i>  // the implementation effort, but if that ever changes, we could convert</i></td></tr>
<tr><th id="4469">4469</th><td><i>  // such a pattern here.</i></td></tr>
<tr><th id="4470">4470</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPWI" title='llvm::PPC::CMPWI' data-ref="llvm::PPC::CMPWI" data-ref-filename="llvm..PPC..CMPWI">CMPWI</a>:</td></tr>
<tr><th id="4471">4471</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLWI" title='llvm::PPC::CMPLWI' data-ref="llvm::PPC::CMPLWI" data-ref-filename="llvm..PPC..CMPLWI">CMPLWI</a>:</td></tr>
<tr><th id="4472">4472</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPDI" title='llvm::PPC::CMPDI' data-ref="llvm::PPC::CMPDI" data-ref-filename="llvm..PPC..CMPDI">CMPDI</a>:</td></tr>
<tr><th id="4473">4473</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CMPLDI" title='llvm::PPC::CMPLDI' data-ref="llvm::PPC::CMPLDI" data-ref-filename="llvm..PPC..CMPLDI">CMPLDI</a>: {</td></tr>
<tr><th id="4474">4474</th><td>    <i>// Doing this post-RA would require dataflow analysis to reliably find uses</i></td></tr>
<tr><th id="4475">4475</th><td><i>    // of the CR register set by the compare.</i></td></tr>
<tr><th id="4476">4476</th><td><i>    // No need to fixup killed/dead flag since this transformation is only valid</i></td></tr>
<tr><th id="4477">4477</th><td><i>    // before RA.</i></td></tr>
<tr><th id="4478">4478</th><td>    <b>if</b> (<a class="local col1 ref" href="#761PostRA" title='PostRA' data-ref="761PostRA" data-ref-filename="761PostRA">PostRA</a>)</td></tr>
<tr><th id="4479">4479</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4480">4480</th><td>    <i>// If a compare-immediate is fed by an immediate and is itself an input of</i></td></tr>
<tr><th id="4481">4481</th><td><i>    // an ISEL (the most common case) into a COPY of the correct register.</i></td></tr>
<tr><th id="4482">4482</th><td>    <em>bool</em> <dfn class="local col1 decl" id="771Changed" title='Changed' data-type='bool' data-ref="771Changed" data-ref-filename="771Changed">Changed</dfn> = <b>false</b>;</td></tr>
<tr><th id="4483">4483</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="772DefReg" title='DefReg' data-type='llvm::Register' data-ref="772DefReg" data-ref-filename="772DefReg">DefReg</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4484">4484</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="773Comparand" title='Comparand' data-type='int64_t' data-ref="773Comparand" data-ref-filename="773Comparand">Comparand</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4485">4485</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="774SExtComparand" title='SExtComparand' data-type='int64_t' data-ref="774SExtComparand" data-ref-filename="774SExtComparand">SExtComparand</dfn> = ((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col3 ref" href="#773Comparand" title='Comparand' data-ref="773Comparand" data-ref-filename="773Comparand">Comparand</a> &amp; ~<var>0x7FFFuLL</var>) != <var>0</var></td></tr>
<tr><th id="4486">4486</th><td>                                ? (<a class="local col3 ref" href="#773Comparand" title='Comparand' data-ref="773Comparand" data-ref-filename="773Comparand">Comparand</a> | <var>0xFFFFFFFFFFFF0000</var>)</td></tr>
<tr><th id="4487">4487</th><td>                                : <a class="local col3 ref" href="#773Comparand" title='Comparand' data-ref="773Comparand" data-ref-filename="773Comparand">Comparand</a>;</td></tr>
<tr><th id="4488">4488</th><td></td></tr>
<tr><th id="4489">4489</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="775CompareUseMI" title='CompareUseMI' data-type='llvm::MachineInstr &amp;' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</dfn> : <a class="local col0 ref" href="#760MRI" title='MRI' data-ref="760MRI" data-ref-filename="760MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instructions' data-ref="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16use_instructionsENS_8RegisterE">use_instructions</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#772DefReg" title='DefReg' data-ref="772DefReg" data-ref-filename="772DefReg">DefReg</a>)) {</td></tr>
<tr><th id="4490">4490</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="776UseOpc" title='UseOpc' data-type='unsigned int' data-ref="776UseOpc" data-ref-filename="776UseOpc">UseOpc</dfn> = <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4491">4491</th><td>      <b>if</b> (<a class="local col6 ref" href="#776UseOpc" title='UseOpc' data-ref="776UseOpc" data-ref-filename="776UseOpc">UseOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL" title='llvm::PPC::ISEL' data-ref="llvm::PPC::ISEL" data-ref-filename="llvm..PPC..ISEL">ISEL</a> &amp;&amp; <a class="local col6 ref" href="#776UseOpc" title='UseOpc' data-ref="776UseOpc" data-ref-filename="776UseOpc">UseOpc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL8" title='llvm::PPC::ISEL8' data-ref="llvm::PPC::ISEL8" data-ref-filename="llvm..PPC..ISEL8">ISEL8</a>)</td></tr>
<tr><th id="4492">4492</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4493">4493</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="777CRSubReg" title='CRSubReg' data-type='unsigned int' data-ref="777CRSubReg" data-ref-filename="777CRSubReg">CRSubReg</dfn> = <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getSubRegEv" title='llvm::MachineOperand::getSubReg' data-ref="_ZNK4llvm14MachineOperand9getSubRegEv" data-ref-filename="_ZNK4llvm14MachineOperand9getSubRegEv">getSubReg</a>();</td></tr>
<tr><th id="4494">4494</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="778TrueReg" title='TrueReg' data-type='llvm::Register' data-ref="778TrueReg" data-ref-filename="778TrueReg">TrueReg</dfn> = <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4495">4495</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="779FalseReg" title='FalseReg' data-type='llvm::Register' data-ref="779FalseReg" data-ref-filename="779FalseReg">FalseReg</dfn> = <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4496">4496</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="780RegToCopy" title='RegToCopy' data-type='unsigned int' data-ref="780RegToCopy" data-ref-filename="780RegToCopy">RegToCopy</dfn> =</td></tr>
<tr><th id="4497">4497</th><td>          <a class="tu ref fn" href="#_ZL9selectReglljjjj" title='selectReg' data-use='c' data-ref="_ZL9selectReglljjjj" data-ref-filename="_ZL9selectReglljjjj">selectReg</a>(<a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>, <a class="local col4 ref" href="#774SExtComparand" title='SExtComparand' data-ref="774SExtComparand" data-ref-filename="774SExtComparand">SExtComparand</a>, <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#778TrueReg" title='TrueReg' data-ref="778TrueReg" data-ref-filename="778TrueReg">TrueReg</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#779FalseReg" title='FalseReg' data-ref="779FalseReg" data-ref-filename="779FalseReg">FalseReg</a>, <a class="local col7 ref" href="#777CRSubReg" title='CRSubReg' data-ref="777CRSubReg" data-ref-filename="777CRSubReg">CRSubReg</a>);</td></tr>
<tr><th id="4498">4498</th><td>      <b>if</b> (<a class="local col0 ref" href="#780RegToCopy" title='RegToCopy' data-ref="780RegToCopy" data-ref-filename="780RegToCopy">RegToCopy</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::NoRegister" title='llvm::PPC::NoRegister' data-ref="llvm::PPC::NoRegister" data-ref-filename="llvm..PPC..NoRegister">NoRegister</a>)</td></tr>
<tr><th id="4499">4499</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4500">4500</th><td>      <i>// Can't use PPC::COPY to copy PPC::ZERO[8]. Convert it to LI[8] 0.</i></td></tr>
<tr><th id="4501">4501</th><td>      <b>if</b> (<a class="local col0 ref" href="#780RegToCopy" title='RegToCopy' data-ref="780RegToCopy" data-ref-filename="780RegToCopy">RegToCopy</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO" title='llvm::PPC::ZERO' data-ref="llvm::PPC::ZERO" data-ref-filename="llvm..PPC..ZERO">ZERO</a> || <a class="local col0 ref" href="#780RegToCopy" title='RegToCopy' data-ref="780RegToCopy" data-ref-filename="780RegToCopy">RegToCopy</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::ZERO8" title='llvm::PPC::ZERO8' data-ref="llvm::PPC::ZERO8" data-ref-filename="llvm..PPC..ZERO8">ZERO8</a>) {</td></tr>
<tr><th id="4502">4502</th><td>        <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#776UseOpc" title='UseOpc' data-ref="776UseOpc" data-ref-filename="776UseOpc">UseOpc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL8" title='llvm::PPC::ISEL8' data-ref="llvm::PPC::ISEL8" data-ref-filename="llvm..PPC..ISEL8">ISEL8</a> ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>));</td></tr>
<tr><th id="4503">4503</th><td>        <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a></span>, <var>1</var>, <var>0</var>);</td></tr>
<tr><th id="4504">4504</th><td>        <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="4505">4505</th><td>        <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4506">4506</th><td>        <b>continue</b>;</td></tr>
<tr><th id="4507">4507</th><td>      }</td></tr>
<tr><th id="4508">4508</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(</td></tr>
<tr><th id="4509">4509</th><td>          dbgs() &lt;&lt; <q>"Found LI -&gt; CMPI -&gt; ISEL, replacing with a copy.\n"</q>);</td></tr>
<tr><th id="4510">4510</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.dump(); MI.dump(); CompareUseMI.dump());</td></tr>
<tr><th id="4511">4511</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Is converted to:\n"</q>);</td></tr>
<tr><th id="4512">4512</th><td>      <i>// Convert to copy and remove unneeded operands.</i></td></tr>
<tr><th id="4513">4513</th><td>      <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>));</td></tr>
<tr><th id="4514">4514</th><td>      <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>3</var>);</td></tr>
<tr><th id="4515">4515</th><td>      <a class="local col5 ref" href="#775CompareUseMI" title='CompareUseMI' data-ref="775CompareUseMI" data-ref-filename="775CompareUseMI">CompareUseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col0 ref" href="#780RegToCopy" title='RegToCopy' data-ref="780RegToCopy" data-ref-filename="780RegToCopy">RegToCopy</a> == <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#778TrueReg" title='TrueReg' data-ref="778TrueReg" data-ref-filename="778TrueReg">TrueReg</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="4516">4516</th><td>      <a class="ref" href="#57" title='CmpIselsConverted' data-ref="CmpIselsConverted" data-ref-filename="CmpIselsConverted">CmpIselsConverted</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="4517">4517</th><td>      <a class="local col1 ref" href="#771Changed" title='Changed' data-ref="771Changed" data-ref-filename="771Changed">Changed</a> = <b>true</b>;</td></tr>
<tr><th id="4518">4518</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(CompareUseMI.dump());</td></tr>
<tr><th id="4519">4519</th><td>    }</td></tr>
<tr><th id="4520">4520</th><td>    <b>if</b> (<a class="local col1 ref" href="#771Changed" title='Changed' data-ref="771Changed" data-ref-filename="771Changed">Changed</a>)</td></tr>
<tr><th id="4521">4521</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4522">4522</th><td>    <i>// This may end up incremented multiple times since this function is called</i></td></tr>
<tr><th id="4523">4523</th><td><i>    // during a fixed-point transformation, but it is only meant to indicate the</i></td></tr>
<tr><th id="4524">4524</th><td><i>    // presence of this opportunity.</i></td></tr>
<tr><th id="4525">4525</th><td>    <a class="ref" href="#59" title='MissedConvertibleImmediateInstrs' data-ref="MissedConvertibleImmediateInstrs" data-ref-filename="MissedConvertibleImmediateInstrs">MissedConvertibleImmediateInstrs</a><a class="ref fn" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm13NoopStatisticppEi" title='llvm::NoopStatistic::operator++' data-ref="_ZN4llvm13NoopStatisticppEi" data-ref-filename="_ZN4llvm13NoopStatisticppEi">++</a>;</td></tr>
<tr><th id="4526">4526</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4527">4527</th><td>  }</td></tr>
<tr><th id="4528">4528</th><td></td></tr>
<tr><th id="4529">4529</th><td>  <i>// Immediate forms - may simply be convertable to an LI.</i></td></tr>
<tr><th id="4530">4530</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI" title='llvm::PPC::ADDI' data-ref="llvm::PPC::ADDI" data-ref-filename="llvm..PPC..ADDI">ADDI</a>:</td></tr>
<tr><th id="4531">4531</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>: {</td></tr>
<tr><th id="4532">4532</th><td>    <i>// Does the sum fit in a 16-bit signed field?</i></td></tr>
<tr><th id="4533">4533</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col1 decl" id="781Addend" title='Addend' data-type='int64_t' data-ref="781Addend" data-ref-filename="781Addend">Addend</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4534">4534</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col1 ref" href="#781Addend" title='Addend' data-ref="781Addend" data-ref-filename="781Addend">Addend</a> + <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>)) {</td></tr>
<tr><th id="4535">4535</th><td>      <a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a> = <b>true</b>;</td></tr>
<tr><th id="4536">4536</th><td>      <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDI8" title='llvm::PPC::ADDI8' data-ref="llvm::PPC::ADDI8" data-ref-filename="llvm..PPC..ADDI8">ADDI8</a>;</td></tr>
<tr><th id="4537">4537</th><td>      <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col1 ref" href="#781Addend" title='Addend' data-ref="781Addend" data-ref-filename="781Addend">Addend</a> + <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>;</td></tr>
<tr><th id="4538">4538</th><td>      <b>break</b>;</td></tr>
<tr><th id="4539">4539</th><td>    }</td></tr>
<tr><th id="4540">4540</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4541">4541</th><td>  }</td></tr>
<tr><th id="4542">4542</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFIC" title='llvm::PPC::SUBFIC' data-ref="llvm::PPC::SUBFIC" data-ref-filename="llvm..PPC..SUBFIC">SUBFIC</a>:</td></tr>
<tr><th id="4543">4543</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFIC8" title='llvm::PPC::SUBFIC8' data-ref="llvm::PPC::SUBFIC8" data-ref-filename="llvm..PPC..SUBFIC8">SUBFIC8</a>: {</td></tr>
<tr><th id="4544">4544</th><td>    <i>// Only transform this if the CARRY implicit operand is dead.</i></td></tr>
<tr><th id="4545">4545</th><td>    <b>if</b> (<a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &gt; <var>3</var> &amp;&amp; !<a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="4546">4546</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4547">4547</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="782Minuend" title='Minuend' data-type='int64_t' data-ref="782Minuend" data-ref-filename="782Minuend">Minuend</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4548">4548</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col2 ref" href="#782Minuend" title='Minuend' data-ref="782Minuend" data-ref-filename="782Minuend">Minuend</a> - <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>)) {</td></tr>
<tr><th id="4549">4549</th><td>      <a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a> = <b>true</b>;</td></tr>
<tr><th id="4550">4550</th><td>      <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SUBFIC8" title='llvm::PPC::SUBFIC8' data-ref="llvm::PPC::SUBFIC8" data-ref-filename="llvm..PPC..SUBFIC8">SUBFIC8</a>;</td></tr>
<tr><th id="4551">4551</th><td>      <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col2 ref" href="#782Minuend" title='Minuend' data-ref="782Minuend" data-ref-filename="782Minuend">Minuend</a> - <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>;</td></tr>
<tr><th id="4552">4552</th><td>      <b>break</b>;</td></tr>
<tr><th id="4553">4553</th><td>    }</td></tr>
<tr><th id="4554">4554</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4555">4555</th><td>  }</td></tr>
<tr><th id="4556">4556</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a>:</td></tr>
<tr><th id="4557">4557</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a>:</td></tr>
<tr><th id="4558">4558</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32" title='llvm::PPC::RLDICL_32' data-ref="llvm::PPC::RLDICL_32" data-ref-filename="llvm..PPC..RLDICL_32">RLDICL_32</a>:</td></tr>
<tr><th id="4559">4559</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32_64" title='llvm::PPC::RLDICL_32_64' data-ref="llvm::PPC::RLDICL_32_64" data-ref-filename="llvm..PPC..RLDICL_32_64">RLDICL_32_64</a>: {</td></tr>
<tr><th id="4560">4560</th><td>    <i>// Use APInt's rotate function.</i></td></tr>
<tr><th id="4561">4561</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="783SH" title='SH' data-type='int64_t' data-ref="783SH" data-ref-filename="783SH">SH</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4562">4562</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="784MB" title='MB' data-type='int64_t' data-ref="784MB" data-ref-filename="784MB">MB</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4563">4563</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col5 decl" id="785InVal" title='InVal' data-type='llvm::APInt' data-ref="785InVal" data-ref-filename="785InVal">InVal</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a>(<a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a>) ? <var>64</var> : <var>32</var>,</td></tr>
<tr><th id="4564">4564</th><td>                <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>, <b>true</b>);</td></tr>
<tr><th id="4565">4565</th><td>    <a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_" data-ref-filename="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4rotlEj" title='llvm::APInt::rotl' data-ref="_ZNK4llvm5APInt4rotlEj" data-ref-filename="_ZNK4llvm5APInt4rotlEj">rotl</a>(<a class="local col3 ref" href="#783SH" title='SH' data-ref="783SH" data-ref-filename="783SH">SH</a>);</td></tr>
<tr><th id="4566">4566</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="786Mask" title='Mask' data-type='uint64_t' data-ref="786Mask" data-ref-filename="786Mask">Mask</dfn> = <a class="local col4 ref" href="#784MB" title='MB' data-ref="784MB" data-ref-filename="784MB">MB</a> == <var>0</var> ? -<var>1LLU</var> : (<var>1LLU</var> &lt;&lt; (<var>63</var> - <a class="local col4 ref" href="#784MB" title='MB' data-ref="784MB" data-ref-filename="784MB">MB</a> + <var>1</var>)) - <var>1</var>;</td></tr>
<tr><th id="4567">4567</th><td>    <a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNEm" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNEm" data-ref-filename="_ZN4llvm5APIntaNEm">&amp;=</a> <a class="local col6 ref" href="#786Mask" title='Mask' data-ref="786Mask" data-ref-filename="786Mask">Mask</a>;</td></tr>
<tr><th id="4568">4568</th><td>    <i>// Can't replace negative values with an LI as that will sign-extend</i></td></tr>
<tr><th id="4569">4569</th><td><i>    // and not clear the left bits. If we're setting the CR bit, we will use</i></td></tr>
<tr><th id="4570">4570</th><td><i>    // ANDI_rec which won't sign extend, so that's safe.</i></td></tr>
<tr><th id="4571">4571</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>15</var>&gt;(<a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>()) ||</td></tr>
<tr><th id="4572">4572</th><td>        (<a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a> &amp;&amp; <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>()))) {</td></tr>
<tr><th id="4573">4573</th><td>      <a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a> = <b>true</b>;</td></tr>
<tr><th id="4574">4574</th><td>      <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32" title='llvm::PPC::RLDICL_32' data-ref="llvm::PPC::RLDICL_32" data-ref-filename="llvm..PPC..RLDICL_32">RLDICL_32</a>;</td></tr>
<tr><th id="4575">4575</th><td>      <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col5 ref" href="#785InVal" title='InVal' data-ref="785InVal" data-ref-filename="785InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="4576">4576</th><td>      <a class="local col9 ref" href="#769SetCR" title='SetCR' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a>;</td></tr>
<tr><th id="4577">4577</th><td>      <b>break</b>;</td></tr>
<tr><th id="4578">4578</th><td>    }</td></tr>
<tr><th id="4579">4579</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4580">4580</th><td>  }</td></tr>
<tr><th id="4581">4581</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a>:</td></tr>
<tr><th id="4582">4582</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a>:</td></tr>
<tr><th id="4583">4583</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a>:</td></tr>
<tr><th id="4584">4584</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>: {</td></tr>
<tr><th id="4585">4585</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="787SH" title='SH' data-type='int64_t' data-ref="787SH" data-ref-filename="787SH">SH</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4586">4586</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="788MB" title='MB' data-type='int64_t' data-ref="788MB" data-ref-filename="788MB">MB</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4587">4587</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="789ME" title='ME' data-type='int64_t' data-ref="789ME" data-ref-filename="789ME">ME</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4588">4588</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col0 decl" id="790InVal" title='InVal' data-type='llvm::APInt' data-ref="790InVal" data-ref-filename="790InVal">InVal</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>32</var>, <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>, <b>true</b>);</td></tr>
<tr><th id="4589">4589</th><td>    <a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaSEOS0_" title='llvm::APInt::operator=' data-ref="_ZN4llvm5APIntaSEOS0_" data-ref-filename="_ZN4llvm5APIntaSEOS0_">=</a> <a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt4rotlEj" title='llvm::APInt::rotl' data-ref="_ZNK4llvm5APInt4rotlEj" data-ref-filename="_ZNK4llvm5APInt4rotlEj">rotl</a>(<a class="local col7 ref" href="#787SH" title='SH' data-ref="787SH" data-ref-filename="787SH">SH</a>);</td></tr>
<tr><th id="4590">4590</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col1 decl" id="791Mask" title='Mask' data-type='llvm::APInt' data-ref="791Mask" data-ref-filename="791Mask">Mask</dfn> = <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a>::<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APInt18getBitsSetWithWrapEjjj" title='llvm::APInt::getBitsSetWithWrap' data-ref="_ZN4llvm5APInt18getBitsSetWithWrapEjjj" data-ref-filename="_ZN4llvm5APInt18getBitsSetWithWrapEjjj">getBitsSetWithWrap</a>(<var>32</var>, <var>32</var> - <a class="local col9 ref" href="#789ME" title='ME' data-ref="789ME" data-ref-filename="789ME">ME</a> - <var>1</var>, <var>32</var> - <a class="local col8 ref" href="#788MB" title='MB' data-ref="788MB" data-ref-filename="788MB">MB</a>);</td></tr>
<tr><th id="4591">4591</th><td>    <a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a> <a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntaNERKS0_" title='llvm::APInt::operator&amp;=' data-ref="_ZN4llvm5APIntaNERKS0_" data-ref-filename="_ZN4llvm5APIntaNERKS0_">&amp;=</a> <a class="local col1 ref" href="#791Mask" title='Mask' data-ref="791Mask" data-ref-filename="791Mask">Mask</a>;</td></tr>
<tr><th id="4592">4592</th><td>    <i>// Can't replace negative values with an LI as that will sign-extend</i></td></tr>
<tr><th id="4593">4593</th><td><i>    // and not clear the left bits. If we're setting the CR bit, we will use</i></td></tr>
<tr><th id="4594">4594</th><td><i>    // ANDI_rec which won't sign extend, so that's safe.</i></td></tr>
<tr><th id="4595">4595</th><td>    <em>bool</em> <dfn class="local col2 decl" id="792ValueFits" title='ValueFits' data-type='bool' data-ref="792ValueFits" data-ref-filename="792ValueFits">ValueFits</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>15</var>&gt;(<a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>());</td></tr>
<tr><th id="4596">4596</th><td>    <a class="local col2 ref" href="#792ValueFits" title='ValueFits' data-ref="792ValueFits" data-ref-filename="792ValueFits">ValueFits</a> |= ((<a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>) &amp;&amp;</td></tr>
<tr><th id="4597">4597</th><td>                  <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm6isUIntEm" title='llvm::isUInt' data-ref="_ZN4llvm6isUIntEm" data-ref-filename="_ZN4llvm6isUIntEm">isUInt</a>&lt;<var>16</var>&gt;(<a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>()));</td></tr>
<tr><th id="4598">4598</th><td>    <b>if</b> (<a class="local col2 ref" href="#792ValueFits" title='ValueFits' data-ref="792ValueFits" data-ref-filename="792ValueFits">ValueFits</a>) {</td></tr>
<tr><th id="4599">4599</th><td>      <a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a> = <b>true</b>;</td></tr>
<tr><th id="4600">4600</th><td>      <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="4601">4601</th><td>      <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col0 ref" href="#790InVal" title='InVal' data-ref="790InVal" data-ref-filename="790InVal">InVal</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12getSExtValueEv" title='llvm::APInt::getSExtValue' data-ref="_ZNK4llvm5APInt12getSExtValueEv" data-ref-filename="_ZNK4llvm5APInt12getSExtValueEv">getSExtValue</a>();</td></tr>
<tr><th id="4602">4602</th><td>      <a class="local col9 ref" href="#769SetCR" title='SetCR' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8_rec" title='llvm::PPC::RLWINM8_rec' data-ref="llvm::PPC::RLWINM8_rec" data-ref-filename="llvm..PPC..RLWINM8_rec">RLWINM8_rec</a>;</td></tr>
<tr><th id="4603">4603</th><td>      <b>break</b>;</td></tr>
<tr><th id="4604">4604</th><td>    }</td></tr>
<tr><th id="4605">4605</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4606">4606</th><td>  }</td></tr>
<tr><th id="4607">4607</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a>:</td></tr>
<tr><th id="4608">4608</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a>:</td></tr>
<tr><th id="4609">4609</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI" title='llvm::PPC::XORI' data-ref="llvm::PPC::XORI" data-ref-filename="llvm..PPC..XORI">XORI</a>:</td></tr>
<tr><th id="4610">4610</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI8" title='llvm::PPC::XORI8' data-ref="llvm::PPC::XORI8" data-ref-filename="llvm..PPC..XORI8">XORI8</a>: {</td></tr>
<tr><th id="4611">4611</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="793LogicalImm" title='LogicalImm' data-type='int64_t' data-ref="793LogicalImm" data-ref-filename="793LogicalImm">LogicalImm</dfn> = <a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4612">4612</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="794Result" title='Result' data-type='int64_t' data-ref="794Result" data-ref-filename="794Result">Result</dfn> = <var>0</var>;</td></tr>
<tr><th id="4613">4613</th><td>    <b>if</b> (<a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a>)</td></tr>
<tr><th id="4614">4614</th><td>      <a class="local col4 ref" href="#794Result" title='Result' data-ref="794Result" data-ref-filename="794Result">Result</a> = <a class="local col3 ref" href="#793LogicalImm" title='LogicalImm' data-ref="793LogicalImm" data-ref-filename="793LogicalImm">LogicalImm</a> | <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>;</td></tr>
<tr><th id="4615">4615</th><td>    <b>else</b></td></tr>
<tr><th id="4616">4616</th><td>      <a class="local col4 ref" href="#794Result" title='Result' data-ref="794Result" data-ref-filename="794Result">Result</a> = <a class="local col3 ref" href="#793LogicalImm" title='LogicalImm' data-ref="793LogicalImm" data-ref-filename="793LogicalImm">LogicalImm</a> ^ <a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a>;</td></tr>
<tr><th id="4617">4617</th><td>    <b>if</b> (<a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm5isIntEl" title='llvm::isInt' data-ref="_ZN4llvm5isIntEl" data-ref-filename="_ZN4llvm5isIntEl">isInt</a>&lt;<var>16</var>&gt;(<a class="local col4 ref" href="#794Result" title='Result' data-ref="794Result" data-ref-filename="794Result">Result</a>)) {</td></tr>
<tr><th id="4618">4618</th><td>      <a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a> = <b>true</b>;</td></tr>
<tr><th id="4619">4619</th><td>      <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a> = <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a> || <a class="local col0 ref" href="#770Opc" title='Opc' data-ref="770Opc" data-ref-filename="770Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI8" title='llvm::PPC::XORI8' data-ref="llvm::PPC::XORI8" data-ref-filename="llvm..PPC..XORI8">XORI8</a>;</td></tr>
<tr><th id="4620">4620</th><td>      <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col4 ref" href="#794Result" title='Result' data-ref="794Result" data-ref-filename="794Result">Result</a>;</td></tr>
<tr><th id="4621">4621</th><td>      <b>break</b>;</td></tr>
<tr><th id="4622">4622</th><td>    }</td></tr>
<tr><th id="4623">4623</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4624">4624</th><td>  }</td></tr>
<tr><th id="4625">4625</th><td>  }</td></tr>
<tr><th id="4626">4626</th><td></td></tr>
<tr><th id="4627">4627</th><td>  <b>if</b> (<a class="local col6 ref" href="#766ReplaceWithLI" title='ReplaceWithLI' data-ref="766ReplaceWithLI" data-ref-filename="766ReplaceWithLI">ReplaceWithLI</a>) {</td></tr>
<tr><th id="4628">4628</th><td>    <i>// We need to be careful with CR-setting instructions we're replacing.</i></td></tr>
<tr><th id="4629">4629</th><td>    <b>if</b> (<a class="local col9 ref" href="#769SetCR" title='SetCR' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</a>) {</td></tr>
<tr><th id="4630">4630</th><td>      <i>// We don't know anything about uses when we're out of SSA, so only</i></td></tr>
<tr><th id="4631">4631</th><td><i>      // replace if the new immediate will be reproduced.</i></td></tr>
<tr><th id="4632">4632</th><td>      <em>bool</em> <dfn class="local col5 decl" id="795ImmChanged" title='ImmChanged' data-type='bool' data-ref="795ImmChanged" data-ref-filename="795ImmChanged">ImmChanged</dfn> = (<a class="local col3 ref" href="#763SExtImm" title='SExtImm' data-ref="763SExtImm" data-ref-filename="763SExtImm">SExtImm</a> &amp; <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a>) != <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a>;</td></tr>
<tr><th id="4633">4633</th><td>      <b>if</b> (<a class="local col1 ref" href="#761PostRA" title='PostRA' data-ref="761PostRA" data-ref-filename="761PostRA">PostRA</a> &amp;&amp; <a class="local col5 ref" href="#795ImmChanged" title='ImmChanged' data-ref="795ImmChanged" data-ref-filename="795ImmChanged">ImmChanged</a>)</td></tr>
<tr><th id="4634">4634</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4635">4635</th><td></td></tr>
<tr><th id="4636">4636</th><td>      <b>if</b> (!<a class="local col1 ref" href="#761PostRA" title='PostRA' data-ref="761PostRA" data-ref-filename="761PostRA">PostRA</a>) {</td></tr>
<tr><th id="4637">4637</th><td>        <i>// If the defining load-immediate has no other uses, we can just replace</i></td></tr>
<tr><th id="4638">4638</th><td><i>        // the immediate with the new immediate.</i></td></tr>
<tr><th id="4639">4639</th><td>        <b>if</b> (<a class="local col0 ref" href="#760MRI" title='MRI' data-ref="760MRI" data-ref-filename="760MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" title='llvm::MachineRegisterInfo::hasOneUse' data-ref="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9hasOneUseENS_8RegisterE">hasOneUse</a>(<a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="4640">4640</th><td>          <a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a>);</td></tr>
<tr><th id="4641">4641</th><td></td></tr>
<tr><th id="4642">4642</th><td>        <i>// If we're not using the GPR result of the CR-setting instruction, we</i></td></tr>
<tr><th id="4643">4643</th><td><i>        // just need to and with zero/non-zero depending on the new immediate.</i></td></tr>
<tr><th id="4644">4644</th><td>        <b>else</b> <b>if</b> (<a class="local col0 ref" href="#760MRI" title='MRI' data-ref="760MRI" data-ref-filename="760MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="4645">4645</th><td>          <b>if</b> (<a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a>) {</td></tr>
<tr><th id="4646">4646</th><td>            <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Immediate &amp;&amp; <q>"Transformation converted zero to non-zero?"</q>);</td></tr>
<tr><th id="4647">4647</th><td>            <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a> = <a class="local col2 ref" href="#762Immediate" title='Immediate' data-ref="762Immediate" data-ref-filename="762Immediate">Immediate</a>;</td></tr>
<tr><th id="4648">4648</th><td>          }</td></tr>
<tr><th id="4649">4649</th><td>        } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#795ImmChanged" title='ImmChanged' data-ref="795ImmChanged" data-ref-filename="795ImmChanged">ImmChanged</a>)</td></tr>
<tr><th id="4650">4650</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4651">4651</th><td>      }</td></tr>
<tr><th id="4652">4652</th><td>    }</td></tr>
<tr><th id="4653">4653</th><td></td></tr>
<tr><th id="4654">4654</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing instruction:\n"</q>);</td></tr>
<tr><th id="4655">4655</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4656">4656</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fed by:\n"</q>);</td></tr>
<tr><th id="4657">4657</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.dump());</td></tr>
<tr><th id="4658">4658</th><td>    <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo" data-ref-filename="llvm..LoadImmediateInfo">LoadImmediateInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#107" title='llvm::LoadImmediateInfo::LoadImmediateInfo' data-ref="_ZN4llvm17LoadImmediateInfoC1Ev" data-ref-filename="_ZN4llvm17LoadImmediateInfoC1Ev"></a><dfn class="local col6 decl" id="796LII" title='LII' data-type='llvm::LoadImmediateInfo' data-ref="796LII" data-ref-filename="796LII">LII</dfn>;</td></tr>
<tr><th id="4659">4659</th><td>    <a class="local col6 ref" href="#796LII" title='LII' data-ref="796LII" data-ref-filename="796LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm" data-ref-filename="llvm..LoadImmediateInfo..Imm">Imm</a> = <a class="local col8 ref" href="#768NewImm" title='NewImm' data-ref="768NewImm" data-ref-filename="768NewImm">NewImm</a>;</td></tr>
<tr><th id="4660">4660</th><td>    <a class="local col6 ref" href="#796LII" title='LII' data-ref="796LII" data-ref-filename="796LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit" data-ref-filename="llvm..LoadImmediateInfo..Is64Bit">Is64Bit</a> = <a class="local col7 ref" href="#767Is64BitLI" title='Is64BitLI' data-ref="767Is64BitLI" data-ref-filename="767Is64BitLI">Is64BitLI</a>;</td></tr>
<tr><th id="4661">4661</th><td>    <a class="local col6 ref" href="#796LII" title='LII' data-ref="796LII" data-ref-filename="796LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR" data-ref-filename="llvm..LoadImmediateInfo..SetCR">SetCR</a> = <a class="local col9 ref" href="#769SetCR" title='SetCR' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</a>;</td></tr>
<tr><th id="4662">4662</th><td>    <i>// If we're setting the CR, the original load-immediate must be kept (as an</i></td></tr>
<tr><th id="4663">4663</th><td><i>    // operand to ANDI_rec/ANDI8_rec).</i></td></tr>
<tr><th id="4664">4664</th><td>    <b>if</b> (<a class="local col8 ref" href="#758KilledDef" title='KilledDef' data-ref="758KilledDef" data-ref-filename="758KilledDef">KilledDef</a> &amp;&amp; <a class="local col9 ref" href="#769SetCR" title='SetCR' data-ref="769SetCR" data-ref-filename="769SetCR">SetCR</a>)</td></tr>
<tr><th id="4665">4665</th><td>      *<a class="local col8 ref" href="#758KilledDef" title='KilledDef' data-ref="758KilledDef" data-ref-filename="758KilledDef">KilledDef</a> = <b>nullptr</b>;</td></tr>
<tr><th id="4666">4666</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</a>(<span class='refarg'><a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a></span>, <a class="local col6 ref" href="#796LII" title='LII' data-ref="796LII" data-ref-filename="796LII">LII</a>);</td></tr>
<tr><th id="4667">4667</th><td></td></tr>
<tr><th id="4668">4668</th><td>    <i>// Fixup killed/dead flag after transformation.</i></td></tr>
<tr><th id="4669">4669</th><td><i>    // Pattern:</i></td></tr>
<tr><th id="4670">4670</th><td><i>    // ForwardingOperandReg = LI imm1</i></td></tr>
<tr><th id="4671">4671</th><td><i>    // y = op2 imm2, ForwardingOperandReg(killed)</i></td></tr>
<tr><th id="4672">4672</th><td>    <b>if</b> (<a class="local col4 ref" href="#764IsForwardingOperandKilled" title='IsForwardingOperandKilled' data-ref="764IsForwardingOperandKilled" data-ref-filename="764IsForwardingOperandKilled">IsForwardingOperandKilled</a>)</td></tr>
<tr><th id="4673">4673</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col6 ref" href="#756DefMI" title='DefMI' data-ref="756DefMI" data-ref-filename="756DefMI">DefMI</a>, &amp;<a class="local col5 ref" href="#755MI" title='MI' data-ref="755MI" data-ref-filename="755MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#765ForwardingOperandReg" title='ForwardingOperandReg' data-ref="765ForwardingOperandReg" data-ref-filename="765ForwardingOperandReg">ForwardingOperandReg</a>);</td></tr>
<tr><th id="4674">4674</th><td></td></tr>
<tr><th id="4675">4675</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"With:\n"</q>);</td></tr>
<tr><th id="4676">4676</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4677">4677</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4678">4678</th><td>  }</td></tr>
<tr><th id="4679">4679</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4680">4680</th><td>}</td></tr>
<tr><th id="4681">4681</th><td></td></tr>
<tr><th id="4682">4682</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::transformToNewImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_j">transformToNewImmFormFedByAdd</dfn>(</td></tr>
<tr><th id="4683">4683</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="797MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="797MI" data-ref-filename="797MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="798DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="799OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="799OpNoForForwarding" data-ref-filename="799OpNoForForwarding">OpNoForForwarding</dfn>) <em>const</em> {</td></tr>
<tr><th id="4684">4684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col0 decl" id="800MRI" title='MRI' data-type='llvm::MachineRegisterInfo *' data-ref="800MRI" data-ref-filename="800MRI">MRI</dfn> = &amp;<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4685">4685</th><td>  <em>bool</em> <dfn class="local col1 decl" id="801PostRA" title='PostRA' data-type='bool' data-ref="801PostRA" data-ref-filename="801PostRA">PostRA</dfn> = !<a class="local col0 ref" href="#800MRI" title='MRI' data-ref="800MRI" data-ref-filename="800MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="4686">4686</th><td>  <i>// FIXME: extend this to post-ra. Need to do some change in getForwardingDefMI</i></td></tr>
<tr><th id="4687">4687</th><td><i>  // for post-ra.</i></td></tr>
<tr><th id="4688">4688</th><td>  <b>if</b> (<a class="local col1 ref" href="#801PostRA" title='PostRA' data-ref="801PostRA" data-ref-filename="801PostRA">PostRA</a>)</td></tr>
<tr><th id="4689">4689</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4690">4690</th><td></td></tr>
<tr><th id="4691">4691</th><td>  <i>// Only handle load/store.</i></td></tr>
<tr><th id="4692">4692</th><td>  <b>if</b> (!<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="4693">4693</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4694">4694</th><td></td></tr>
<tr><th id="4695">4695</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="802XFormOpcode" title='XFormOpcode' data-type='unsigned int' data-ref="802XFormOpcode" data-ref-filename="802XFormOpcode">XFormOpcode</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::RI" title='llvm::PPCInstrInfo::RI' data-ref="llvm::PPCInstrInfo::RI" data-ref-filename="llvm..PPCInstrInfo..RI">RI</a>.<a class="ref fn" href="PPCRegisterInfo.h.html#_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" title='llvm::PPCRegisterInfo::getMappedIdxOpcForImmOpc' data-ref="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj" data-ref-filename="_ZNK4llvm15PPCRegisterInfo24getMappedIdxOpcForImmOpcEj">getMappedIdxOpcForImmOpc</a>(<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="4696">4696</th><td></td></tr>
<tr><th id="4697">4697</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>((XFormOpcode != PPC::INSTRUCTION_LIST_END) &amp;&amp;</td></tr>
<tr><th id="4698">4698</th><td>         <q>"MI must have x-form opcode"</q>);</td></tr>
<tr><th id="4699">4699</th><td></td></tr>
<tr><th id="4700">4700</th><td>  <i>// get Imm Form info.</i></td></tr>
<tr><th id="4701">4701</th><td>  <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#78" title='llvm::ImmInstrInfo::ImmInstrInfo' data-ref="_ZN4llvm12ImmInstrInfoC1Ev" data-ref-filename="_ZN4llvm12ImmInstrInfoC1Ev"></a><dfn class="local col3 decl" id="803III" title='III' data-type='llvm::ImmInstrInfo' data-ref="803III" data-ref-filename="803III">III</dfn>;</td></tr>
<tr><th id="4702">4702</th><td>  <em>bool</em> <dfn class="local col4 decl" id="804IsVFReg" title='IsVFReg' data-type='bool' data-ref="804IsVFReg" data-ref-filename="804IsVFReg">IsVFReg</dfn> = <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()</td></tr>
<tr><th id="4703">4703</th><td>                     ? <a class="member fn" href="PPCInstrInfo.h.html#_ZN4llvm12PPCInstrInfo12isVFRegisterEj" title='llvm::PPCInstrInfo::isVFRegister' data-ref="_ZN4llvm12PPCInstrInfo12isVFRegisterEj" data-ref-filename="_ZN4llvm12PPCInstrInfo12isVFRegisterEj">isVFRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="4704">4704</th><td>                     : <b>false</b>;</td></tr>
<tr><th id="4705">4705</th><td></td></tr>
<tr><th id="4706">4706</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" title='llvm::PPCInstrInfo::instrHasImmForm' data-ref="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb" data-ref-filename="_ZNK4llvm12PPCInstrInfo15instrHasImmFormEjbRNS_12ImmInstrInfoEb">instrHasImmForm</a>(<a class="local col2 ref" href="#802XFormOpcode" title='XFormOpcode' data-ref="802XFormOpcode" data-ref-filename="802XFormOpcode">XFormOpcode</a>, <a class="local col4 ref" href="#804IsVFReg" title='IsVFReg' data-ref="804IsVFReg" data-ref-filename="804IsVFReg">IsVFReg</a>, <span class='refarg'><a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a></span>, <a class="local col1 ref" href="#801PostRA" title='PostRA' data-ref="801PostRA" data-ref-filename="801PostRA">PostRA</a>))</td></tr>
<tr><th id="4707">4707</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4708">4708</th><td></td></tr>
<tr><th id="4709">4709</th><td>  <b>if</b> (!<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsSummingOperands" title='llvm::ImmInstrInfo::IsSummingOperands' data-ref="llvm::ImmInstrInfo::IsSummingOperands" data-ref-filename="llvm..ImmInstrInfo..IsSummingOperands">IsSummingOperands</a>)</td></tr>
<tr><th id="4710">4710</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4711">4711</th><td></td></tr>
<tr><th id="4712">4712</th><td>  <b>if</b> (<a class="local col9 ref" href="#799OpNoForForwarding" title='OpNoForForwarding' data-ref="799OpNoForForwarding" data-ref-filename="799OpNoForForwarding">OpNoForForwarding</a> != <a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>)</td></tr>
<tr><th id="4713">4713</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4714">4714</th><td></td></tr>
<tr><th id="4715">4715</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="805ImmOperandMI" title='ImmOperandMI' data-type='llvm::MachineOperand' data-ref="805ImmOperandMI" data-ref-filename="805ImmOperandMI">ImmOperandMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>);</td></tr>
<tr><th id="4716">4716</th><td>  <b>if</b> (!<a class="local col5 ref" href="#805ImmOperandMI" title='ImmOperandMI' data-ref="805ImmOperandMI" data-ref-filename="805ImmOperandMI">ImmOperandMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="4717">4717</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4718">4718</th><td></td></tr>
<tr><th id="4719">4719</th><td>  <i>// Check DefMI.</i></td></tr>
<tr><th id="4720">4720</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="806ImmMO" title='ImmMO' data-type='llvm::MachineOperand *' data-ref="806ImmMO" data-ref-filename="806ImmMO">ImmMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4721">4721</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col7 decl" id="807RegMO" title='RegMO' data-type='llvm::MachineOperand *' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4722">4722</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</a>(<span class='refarg'><a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a></span>, <a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>, <span class='refarg'><a class="local col6 ref" href="#806ImmMO" title='ImmMO' data-ref="806ImmMO" data-ref-filename="806ImmMO">ImmMO</a></span>, <span class='refarg'><a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a></span>))</td></tr>
<tr><th id="4723">4723</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4724">4724</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImmMO &amp;&amp; RegMO &amp;&amp; <q>"Imm and Reg operand must have been set"</q>);</td></tr>
<tr><th id="4725">4725</th><td></td></tr>
<tr><th id="4726">4726</th><td>  <i>// Check Imm.</i></td></tr>
<tr><th id="4727">4727</th><td><i>  // Set ImmBase from imm instruction as base and get new Imm inside</i></td></tr>
<tr><th id="4728">4728</th><td><i>  // isImmElgibleForForwarding.</i></td></tr>
<tr><th id="4729">4729</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="808ImmBase" title='ImmBase' data-type='int64_t' data-ref="808ImmBase" data-ref-filename="808ImmBase">ImmBase</dfn> = <a class="local col5 ref" href="#805ImmOperandMI" title='ImmOperandMI' data-ref="805ImmOperandMI" data-ref-filename="805ImmOperandMI">ImmOperandMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="4730">4730</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col9 decl" id="809Imm" title='Imm' data-type='int64_t' data-ref="809Imm" data-ref-filename="809Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="4731">4731</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll">isImmElgibleForForwarding</a>(*<a class="local col6 ref" href="#806ImmMO" title='ImmMO' data-ref="806ImmMO" data-ref-filename="806ImmMO">ImmMO</a>, <a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a>, <a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>, <span class='refarg'><a class="local col9 ref" href="#809Imm" title='Imm' data-ref="809Imm" data-ref-filename="809Imm">Imm</a></span>, <a class="local col8 ref" href="#808ImmBase" title='ImmBase' data-ref="808ImmBase" data-ref-filename="808ImmBase">ImmBase</a>))</td></tr>
<tr><th id="4732">4732</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4733">4733</th><td></td></tr>
<tr><th id="4734">4734</th><td>  <i>// Get killed info in case fixup needed after transformation.</i></td></tr>
<tr><th id="4735">4735</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="810ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-type='unsigned int' data-ref="810ForwardKilledOperandReg" data-ref-filename="810ForwardKilledOperandReg">ForwardKilledOperandReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="4736">4736</th><td>  <b>if</b> (<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="4737">4737</th><td>    <a class="local col0 ref" href="#810ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="810ForwardKilledOperandReg" data-ref-filename="810ForwardKilledOperandReg">ForwardKilledOperandReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4738">4738</th><td></td></tr>
<tr><th id="4739">4739</th><td>  <i>// Do the transform</i></td></tr>
<tr><th id="4740">4740</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing instruction:\n"</q>);</td></tr>
<tr><th id="4741">4741</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4742">4742</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fed by:\n"</q>);</td></tr>
<tr><th id="4743">4743</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.dump());</td></tr>
<tr><th id="4744">4744</th><td></td></tr>
<tr><th id="4745">4745</th><td>  <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setRegENS_8RegisterE" title='llvm::MachineOperand::setReg' data-ref="_ZN4llvm14MachineOperand6setRegENS_8RegisterE" data-ref-filename="_ZN4llvm14MachineOperand6setRegENS_8RegisterE">setReg</a>(<a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4746">4746</th><td>  <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="4747">4747</th><td>  <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#803III" title='III' data-ref="803III" data-ref-filename="803III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col9 ref" href="#809Imm" title='Imm' data-ref="809Imm" data-ref-filename="809Imm">Imm</a>);</td></tr>
<tr><th id="4748">4748</th><td></td></tr>
<tr><th id="4749">4749</th><td>  <i>// FIXME: fix kill/dead flag if MI and DefMI are not in same basic block.</i></td></tr>
<tr><th id="4750">4750</th><td>  <b>if</b> (<a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()) {</td></tr>
<tr><th id="4751">4751</th><td>    <i>// Check if reg is killed between MI and DefMI.</i></td></tr>
<tr><th id="4752">4752</th><td>    <em>auto</em> <dfn class="local col1 decl" id="811IsKilledFor" title='IsKilledFor' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp:4752:24)' data-ref="811IsKilledFor" data-ref-filename="811IsKilledFor">IsKilledFor</dfn> = [&amp;](<em>unsigned</em> <dfn class="local col2 decl" id="812Reg" title='Reg' data-type='unsigned int' data-ref="812Reg" data-ref-filename="812Reg">Reg</dfn>) {</td></tr>
<tr><th id="4753">4753</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col3 decl" id="813It" title='It' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="813It" data-ref-filename="813It">It</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>;</td></tr>
<tr><th id="4754">4754</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_reverse_iterator" title='llvm::MachineBasicBlock::const_reverse_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr, true&gt;' data-ref="llvm::MachineBasicBlock::const_reverse_iterator" data-ref-filename="llvm..MachineBasicBlock..const_reverse_iterator">const_reverse_iterator</a> <dfn class="local col4 decl" id="814E" title='E' data-type='MachineBasicBlock::const_reverse_iterator' data-ref="814E" data-ref-filename="814E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a>;</td></tr>
<tr><th id="4755">4755</th><td>      <a class="local col3 ref" href="#813It" title='It' data-ref="813It" data-ref-filename="813It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>;</td></tr>
<tr><th id="4756">4756</th><td>      <b>for</b> (; <a class="local col3 ref" href="#813It" title='It' data-ref="813It" data-ref-filename="813It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#814E" title='E' data-ref="814E" data-ref-filename="814E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#813It" title='It' data-ref="813It" data-ref-filename="813It">It</a>) {</td></tr>
<tr><th id="4757">4757</th><td>        <b>if</b> (<a class="local col3 ref" href="#813It" title='It' data-ref="813It" data-ref-filename="813It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::killsRegister' data-ref="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr13killsRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">killsRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#812Reg" title='Reg' data-ref="812Reg" data-ref-filename="812Reg">Reg</a>))</td></tr>
<tr><th id="4758">4758</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4759">4759</th><td>      }</td></tr>
<tr><th id="4760">4760</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4761">4761</th><td>    };</td></tr>
<tr><th id="4762">4762</th><td></td></tr>
<tr><th id="4763">4763</th><td>    <i>// Update kill flag</i></td></tr>
<tr><th id="4764">4764</th><td>    <b>if</b> (<a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>() || <a class="local col1 ref" href="#811IsKilledFor" title='IsKilledFor' data-ref="811IsKilledFor" data-ref-filename="811IsKilledFor">IsKilledFor</a><a class="tu ref fn" href="#_ZZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_jENK4$_10clEj" title='llvm::PPCInstrInfo::transformToNewImmFormFedByAdd(llvm::MachineInstr &amp;, llvm::MachineInstr &amp;, unsigned int)::(anonymous class)::operator()' data-use='c' data-ref="_ZZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_jENK4$_10clEj" data-ref-filename="_ZZNK4llvm12PPCInstrInfo29transformToNewImmFormFedByAddERNS_12MachineInstrES2_jENK4$_10clEj">(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</a>)</td></tr>
<tr><th id="4765">4765</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a>, &amp;<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#807RegMO" title='RegMO' data-ref="807RegMO" data-ref-filename="807RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4766">4766</th><td>    <b>if</b> (<a class="local col0 ref" href="#810ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="810ForwardKilledOperandReg" data-ref-filename="810ForwardKilledOperandReg">ForwardKilledOperandReg</a> != ~<var>0U</var>)</td></tr>
<tr><th id="4767">4767</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col8 ref" href="#798DefMI" title='DefMI' data-ref="798DefMI" data-ref-filename="798DefMI">DefMI</a>, &amp;<a class="local col7 ref" href="#797MI" title='MI' data-ref="797MI" data-ref-filename="797MI">MI</a>, <a class="local col0 ref" href="#810ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="810ForwardKilledOperandReg" data-ref-filename="810ForwardKilledOperandReg">ForwardKilledOperandReg</a>);</td></tr>
<tr><th id="4768">4768</th><td>  }</td></tr>
<tr><th id="4769">4769</th><td></td></tr>
<tr><th id="4770">4770</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"With:\n"</q>);</td></tr>
<tr><th id="4771">4771</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4772">4772</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4773">4773</th><td>}</td></tr>
<tr><th id="4774">4774</th><td></td></tr>
<tr><th id="4775">4775</th><td><i>// If an X-Form instruction is fed by an add-immediate and one of its operands</i></td></tr>
<tr><th id="4776">4776</th><td><i>// is the literal zero, attempt to forward the source of the add-immediate to</i></td></tr>
<tr><th id="4777">4777</th><td><i>// the corresponding D-Form instruction with the displacement coming from</i></td></tr>
<tr><th id="4778">4778</th><td><i>// the immediate being added.</i></td></tr>
<tr><th id="4779">4779</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" title='llvm::PPCInstrInfo::transformToImmFormFedByAdd' data-ref="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b" data-ref-filename="_ZNK4llvm12PPCInstrInfo26transformToImmFormFedByAddERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_b">transformToImmFormFedByAdd</dfn>(</td></tr>
<tr><th id="4780">4780</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="815MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="815MI" data-ref-filename="815MI">MI</dfn>, <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col6 decl" id="816III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="816III" data-ref-filename="816III">III</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="817OpNoForForwarding" title='OpNoForForwarding' data-type='unsigned int' data-ref="817OpNoForForwarding" data-ref-filename="817OpNoForForwarding">OpNoForForwarding</dfn>,</td></tr>
<tr><th id="4781">4781</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="818DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="819KillDefMI" title='KillDefMI' data-type='bool' data-ref="819KillDefMI" data-ref-filename="819KillDefMI">KillDefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4782">4782</th><td>  <i>//         RegMO ImmMO</i></td></tr>
<tr><th id="4783">4783</th><td><i>  //           |    |</i></td></tr>
<tr><th id="4784">4784</th><td><i>  // x = addi reg, imm  &lt;----- DefMI</i></td></tr>
<tr><th id="4785">4785</th><td><i>  // y = op    0 ,  x   &lt;----- MI</i></td></tr>
<tr><th id="4786">4786</th><td><i>  //                |</i></td></tr>
<tr><th id="4787">4787</th><td><i>  //         OpNoForForwarding</i></td></tr>
<tr><th id="4788">4788</th><td><i>  // Check if the MI meet the requirement described in the III.</i></td></tr>
<tr><th id="4789">4789</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" title='llvm::PPCInstrInfo::isUseMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isUseMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoEj">isUseMIElgibleForForwarding</a>(<span class='refarg'><a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a></span>, <a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>, <a class="local col7 ref" href="#817OpNoForForwarding" title='OpNoForForwarding' data-ref="817OpNoForForwarding" data-ref-filename="817OpNoForForwarding">OpNoForForwarding</a>))</td></tr>
<tr><th id="4790">4790</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4791">4791</th><td></td></tr>
<tr><th id="4792">4792</th><td>  <i>// Check if the DefMI meet the requirement</i></td></tr>
<tr><th id="4793">4793</th><td><i>  // described in the III. If yes, set the ImmMO and RegMO accordingly.</i></td></tr>
<tr><th id="4794">4794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col0 decl" id="820ImmMO" title='ImmMO' data-type='llvm::MachineOperand *' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4795">4795</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col1 decl" id="821RegMO" title='RegMO' data-type='llvm::MachineOperand *' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="4796">4796</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" title='llvm::PPCInstrInfo::isDefMIElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_" data-ref-filename="_ZNK4llvm12PPCInstrInfo27isDefMIElgibleForForwardingERNS_12MachineInstrERKNS_12ImmInstrInfoERPNS_14MachineOperandES8_">isDefMIElgibleForForwarding</a>(<span class='refarg'><a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a></span>, <a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>, <span class='refarg'><a class="local col0 ref" href="#820ImmMO" title='ImmMO' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</a></span>, <span class='refarg'><a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a></span>))</td></tr>
<tr><th id="4797">4797</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4798">4798</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImmMO &amp;&amp; RegMO &amp;&amp; <q>"Imm and Reg operand must have been set"</q>);</td></tr>
<tr><th id="4799">4799</th><td></td></tr>
<tr><th id="4800">4800</th><td>  <i>// As we get the Imm operand now, we need to check if the ImmMO meet</i></td></tr>
<tr><th id="4801">4801</th><td><i>  // the requirement described in the III. If yes set the Imm.</i></td></tr>
<tr><th id="4802">4802</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col2 decl" id="822Imm" title='Imm' data-type='int64_t' data-ref="822Imm" data-ref-filename="822Imm">Imm</dfn> = <var>0</var>;</td></tr>
<tr><th id="4803">4803</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" title='llvm::PPCInstrInfo::isImmElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isImmElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrERKNS_12ImmInstrInfoERll">isImmElgibleForForwarding</a>(*<a class="local col0 ref" href="#820ImmMO" title='ImmMO' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</a>, <a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a>, <a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>, <span class='refarg'><a class="local col2 ref" href="#822Imm" title='Imm' data-ref="822Imm" data-ref-filename="822Imm">Imm</a></span>))</td></tr>
<tr><th id="4804">4804</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4805">4805</th><td></td></tr>
<tr><th id="4806">4806</th><td>  <em>bool</em> <dfn class="local col3 decl" id="823IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-type='bool' data-ref="823IsFwdFeederRegKilled" data-ref-filename="823IsFwdFeederRegKilled">IsFwdFeederRegKilled</dfn> = <b>false</b>;</td></tr>
<tr><th id="4807">4807</th><td>  <i>// Check if the RegMO can be forwarded to MI.</i></td></tr>
<tr><th id="4808">4808</th><td>  <b>if</b> (!<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" title='llvm::PPCInstrInfo::isRegElgibleForForwarding' data-ref="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb" data-ref-filename="_ZNK4llvm12PPCInstrInfo25isRegElgibleForForwardingERKNS_14MachineOperandERKNS_12MachineInstrES6_bRb">isRegElgibleForForwarding</a>(*<a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a>, <a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a>, <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>, <a class="local col9 ref" href="#819KillDefMI" title='KillDefMI' data-ref="819KillDefMI" data-ref-filename="819KillDefMI">KillDefMI</a>,</td></tr>
<tr><th id="4809">4809</th><td>                                 <span class='refarg'><a class="local col3 ref" href="#823IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="823IsFwdFeederRegKilled" data-ref-filename="823IsFwdFeederRegKilled">IsFwdFeederRegKilled</a></span>))</td></tr>
<tr><th id="4810">4810</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4811">4811</th><td></td></tr>
<tr><th id="4812">4812</th><td>  <i>// Get killed info in case fixup needed after transformation.</i></td></tr>
<tr><th id="4813">4813</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="824ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-type='unsigned int' data-ref="824ForwardKilledOperandReg" data-ref-filename="824ForwardKilledOperandReg">ForwardKilledOperandReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="4814">4814</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="825MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="825MRI" data-ref-filename="825MRI">MRI</dfn> = <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4815">4815</th><td>  <em>bool</em> <dfn class="local col6 decl" id="826PostRA" title='PostRA' data-type='bool' data-ref="826PostRA" data-ref-filename="826PostRA">PostRA</dfn> = !<a class="local col5 ref" href="#825MRI" title='MRI' data-ref="825MRI" data-ref-filename="825MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="4816">4816</th><td>  <b>if</b> (<a class="local col6 ref" href="#826PostRA" title='PostRA' data-ref="826PostRA" data-ref-filename="826PostRA">PostRA</a> &amp;&amp; <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#817OpNoForForwarding" title='OpNoForForwarding' data-ref="817OpNoForForwarding" data-ref-filename="817OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="4817">4817</th><td>    <a class="local col4 ref" href="#824ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="824ForwardKilledOperandReg" data-ref-filename="824ForwardKilledOperandReg">ForwardKilledOperandReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#817OpNoForForwarding" title='OpNoForForwarding' data-ref="817OpNoForForwarding" data-ref-filename="817OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4818">4818</th><td></td></tr>
<tr><th id="4819">4819</th><td>  <i>// We know that, the MI and DefMI both meet the pattern, and</i></td></tr>
<tr><th id="4820">4820</th><td><i>  // the Imm also meet the requirement with the new Imm-form.</i></td></tr>
<tr><th id="4821">4821</th><td><i>  // It is safe to do the transformation now.</i></td></tr>
<tr><th id="4822">4822</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Replacing instruction:\n"</q>);</td></tr>
<tr><th id="4823">4823</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4824">4824</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Fed by:\n"</q>);</td></tr>
<tr><th id="4825">4825</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(DefMI.dump());</td></tr>
<tr><th id="4826">4826</th><td></td></tr>
<tr><th id="4827">4827</th><td>  <i>// Update the base reg first.</i></td></tr>
<tr><th id="4828">4828</th><td>  <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" title='llvm::MachineOperand::ChangeToRegister' data-ref="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb" data-ref-filename="_ZN4llvm14MachineOperand16ChangeToRegisterENS_8RegisterEbbbbbb">ChangeToRegister</a>(<a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(),</td></tr>
<tr><th id="4829">4829</th><td>                                                        <b>false</b>, <b>false</b>,</td></tr>
<tr><th id="4830">4830</th><td>                                                        <a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>());</td></tr>
<tr><th id="4831">4831</th><td></td></tr>
<tr><th id="4832">4832</th><td>  <i>// Then, update the imm.</i></td></tr>
<tr><th id="4833">4833</th><td>  <b>if</b> (<a class="local col0 ref" href="#820ImmMO" title='ImmMO' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="4834">4834</th><td>    <i>// If the ImmMO is Imm, change the operand that has ZERO to that Imm</i></td></tr>
<tr><th id="4835">4835</th><td><i>    // directly.</i></td></tr>
<tr><th id="4836">4836</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a></span>, <a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>, <a class="local col2 ref" href="#822Imm" title='Imm' data-ref="822Imm" data-ref-filename="822Imm">Imm</a>);</td></tr>
<tr><th id="4837">4837</th><td>  }</td></tr>
<tr><th id="4838">4838</th><td>  <b>else</b> {</td></tr>
<tr><th id="4839">4839</th><td>    <i>// Otherwise, it is Constant Pool Index(CPI) or Global,</i></td></tr>
<tr><th id="4840">4840</th><td><i>    // which is relocation in fact. We need to replace the special zero</i></td></tr>
<tr><th id="4841">4841</th><td><i>    // register with ImmMO.</i></td></tr>
<tr><th id="4842">4842</th><td><i>    // Before that, we need to fixup the target flags for imm.</i></td></tr>
<tr><th id="4843">4843</th><td><i>    // For some reason, we miss to set the flag for the ImmMO if it is CPI.</i></td></tr>
<tr><th id="4844">4844</th><td>    <b>if</b> (<a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADDItocL" title='llvm::PPC::ADDItocL' data-ref="llvm::PPC::ADDItocL" data-ref-filename="llvm..PPC..ADDItocL">ADDItocL</a>)</td></tr>
<tr><th id="4845">4845</th><td>      <a class="local col0 ref" href="#820ImmMO" title='ImmMO' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand14setTargetFlagsEj" title='llvm::MachineOperand::setTargetFlags' data-ref="_ZN4llvm14MachineOperand14setTargetFlagsEj" data-ref-filename="_ZN4llvm14MachineOperand14setTargetFlagsEj">setTargetFlags</a>(<span class="namespace">PPCII::</span><a class="enum" href="PPC.h.html#llvm::PPCII::MO_TOC_LO" title='llvm::PPCII::MO_TOC_LO' data-ref="llvm::PPCII::MO_TOC_LO" data-ref-filename="llvm..PPCII..MO_TOC_LO">MO_TOC_LO</a>);</td></tr>
<tr><th id="4846">4846</th><td></td></tr>
<tr><th id="4847">4847</th><td>    <i>// MI didn't have the interface such as MI.setOperand(i) though</i></td></tr>
<tr><th id="4848">4848</th><td><i>    // it has MI.getOperand(i). To repalce the ZERO MachineOperand with</i></td></tr>
<tr><th id="4849">4849</th><td><i>    // ImmMO, we need to remove ZERO operand and all the operands behind it,</i></td></tr>
<tr><th id="4850">4850</th><td><i>    // and, add the ImmMO, then, move back all the operands behind ZERO.</i></td></tr>
<tr><th id="4851">4851</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>2</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="827MOps" title='MOps' data-type='SmallVector&lt;llvm::MachineOperand, 2&gt;' data-ref="827MOps" data-ref-filename="827MOps">MOps</dfn>;</td></tr>
<tr><th id="4852">4852</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="828i" title='i' data-type='unsigned int' data-ref="828i" data-ref-filename="828i">i</dfn> = <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() - <var>1</var>; <a class="local col8 ref" href="#828i" title='i' data-ref="828i" data-ref-filename="828i">i</a> &gt;= <a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a>; <a class="local col8 ref" href="#828i" title='i' data-ref="828i" data-ref-filename="828i">i</a>--) {</td></tr>
<tr><th id="4853">4853</th><td>      <a class="local col7 ref" href="#827MOps" title='MOps' data-ref="827MOps" data-ref-filename="827MOps">MOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#828i" title='i' data-ref="828i" data-ref-filename="828i">i</a>));</td></tr>
<tr><th id="4854">4854</th><td>      <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#828i" title='i' data-ref="828i" data-ref-filename="828i">i</a>);</td></tr>
<tr><th id="4855">4855</th><td>    }</td></tr>
<tr><th id="4856">4856</th><td></td></tr>
<tr><th id="4857">4857</th><td>    <i>// Remove the last MO in the list, which is ZERO operand in fact.</i></td></tr>
<tr><th id="4858">4858</th><td>    <a class="local col7 ref" href="#827MOps" title='MOps' data-ref="827MOps" data-ref-filename="827MOps">MOps</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::pop_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE8pop_backEv">pop_back</a>();</td></tr>
<tr><th id="4859">4859</th><td>    <i>// Add the imm operand.</i></td></tr>
<tr><th id="4860">4860</th><td>    <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(*<a class="local col0 ref" href="#820ImmMO" title='ImmMO' data-ref="820ImmMO" data-ref-filename="820ImmMO">ImmMO</a>);</td></tr>
<tr><th id="4861">4861</th><td>    <i>// Now add the rest back.</i></td></tr>
<tr><th id="4862">4862</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="829MO" title='MO' data-type='llvm::MachineOperand &amp;' data-ref="829MO" data-ref-filename="829MO">MO</dfn> : <a class="local col7 ref" href="#827MOps" title='MOps' data-ref="827MOps" data-ref-filename="827MOps">MOps</a>)</td></tr>
<tr><th id="4863">4863</th><td>      <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col9 ref" href="#829MO" title='MO' data-ref="829MO" data-ref-filename="829MO">MO</a>);</td></tr>
<tr><th id="4864">4864</th><td>  }</td></tr>
<tr><th id="4865">4865</th><td></td></tr>
<tr><th id="4866">4866</th><td>  <i>// Update the opcode.</i></td></tr>
<tr><th id="4867">4867</th><td>  <a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#816III" title='III' data-ref="816III" data-ref-filename="816III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a>));</td></tr>
<tr><th id="4868">4868</th><td></td></tr>
<tr><th id="4869">4869</th><td>  <i>// Fix up killed/dead flag after transformation.</i></td></tr>
<tr><th id="4870">4870</th><td><i>  // Pattern 1:</i></td></tr>
<tr><th id="4871">4871</th><td><i>  // x = ADD KilledFwdFeederReg, imm</i></td></tr>
<tr><th id="4872">4872</th><td><i>  // n = opn KilledFwdFeederReg(killed), regn</i></td></tr>
<tr><th id="4873">4873</th><td><i>  // y = XOP 0, x</i></td></tr>
<tr><th id="4874">4874</th><td><i>  // Pattern 2:</i></td></tr>
<tr><th id="4875">4875</th><td><i>  // x = ADD reg(killed), imm</i></td></tr>
<tr><th id="4876">4876</th><td><i>  // y = XOP 0, x</i></td></tr>
<tr><th id="4877">4877</th><td>  <b>if</b> (<a class="local col3 ref" href="#823IsFwdFeederRegKilled" title='IsFwdFeederRegKilled' data-ref="823IsFwdFeederRegKilled" data-ref-filename="823IsFwdFeederRegKilled">IsFwdFeederRegKilled</a> || <a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="4878">4878</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a>, &amp;<a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#821RegMO" title='RegMO' data-ref="821RegMO" data-ref-filename="821RegMO">RegMO</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="4879">4879</th><td>  <i>// Pattern 3:</i></td></tr>
<tr><th id="4880">4880</th><td><i>  // ForwardKilledOperandReg = ADD reg, imm</i></td></tr>
<tr><th id="4881">4881</th><td><i>  // y = XOP 0, ForwardKilledOperandReg(killed)</i></td></tr>
<tr><th id="4882">4882</th><td>  <b>if</b> (<a class="local col4 ref" href="#824ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="824ForwardKilledOperandReg" data-ref-filename="824ForwardKilledOperandReg">ForwardKilledOperandReg</a> != ~<var>0U</var>)</td></tr>
<tr><th id="4883">4883</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col8 ref" href="#818DefMI" title='DefMI' data-ref="818DefMI" data-ref-filename="818DefMI">DefMI</a>, &amp;<a class="local col5 ref" href="#815MI" title='MI' data-ref="815MI" data-ref-filename="815MI">MI</a>, <a class="local col4 ref" href="#824ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="824ForwardKilledOperandReg" data-ref-filename="824ForwardKilledOperandReg">ForwardKilledOperandReg</a>);</td></tr>
<tr><th id="4884">4884</th><td></td></tr>
<tr><th id="4885">4885</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"With:\n"</q>);</td></tr>
<tr><th id="4886">4886</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(MI.dump());</td></tr>
<tr><th id="4887">4887</th><td></td></tr>
<tr><th id="4888">4888</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="4889">4889</th><td>}</td></tr>
<tr><th id="4890">4890</th><td></td></tr>
<tr><th id="4891">4891</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" title='llvm::PPCInstrInfo::transformToImmFormFedByLI' data-ref="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_" data-ref-filename="_ZNK4llvm12PPCInstrInfo25transformToImmFormFedByLIERNS_12MachineInstrERKNS_12ImmInstrInfoEjS2_">transformToImmFormFedByLI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="830MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="830MI" data-ref-filename="830MI">MI</dfn>,</td></tr>
<tr><th id="4892">4892</th><td>                                             <em>const</em> <a class="type" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo" title='llvm::ImmInstrInfo' data-ref="llvm::ImmInstrInfo" data-ref-filename="llvm..ImmInstrInfo">ImmInstrInfo</a> &amp;<dfn class="local col1 decl" id="831III" title='III' data-type='const llvm::ImmInstrInfo &amp;' data-ref="831III" data-ref-filename="831III">III</dfn>,</td></tr>
<tr><th id="4893">4893</th><td>                                             <em>unsigned</em> <dfn class="local col2 decl" id="832ConstantOpNo" title='ConstantOpNo' data-type='unsigned int' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</dfn>,</td></tr>
<tr><th id="4894">4894</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="833DefMI" title='DefMI' data-type='llvm::MachineInstr &amp;' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</dfn>) <em>const</em> {</td></tr>
<tr><th id="4895">4895</th><td>  <i>// DefMI must be LI or LI8.</i></td></tr>
<tr><th id="4896">4896</th><td>  <b>if</b> ((<a class="local col3 ref" href="#833DefMI" title='DefMI' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> &amp;&amp; <a class="local col3 ref" href="#833DefMI" title='DefMI' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a>) ||</td></tr>
<tr><th id="4897">4897</th><td>      !<a class="local col3 ref" href="#833DefMI" title='DefMI' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>())</td></tr>
<tr><th id="4898">4898</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4899">4899</th><td></td></tr>
<tr><th id="4900">4900</th><td>  <i>// Get Imm operand and Sign-extend to 64-bits.</i></td></tr>
<tr><th id="4901">4901</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="834Imm" title='Imm' data-type='int64_t' data-ref="834Imm" data-ref-filename="834Imm">Imm</dfn> = <a class="ref fn" href="../../../include/llvm/Support/MathExtras.h.html#_ZN4llvm12SignExtend64Em" title='llvm::SignExtend64' data-ref="_ZN4llvm12SignExtend64Em" data-ref-filename="_ZN4llvm12SignExtend64Em">SignExtend64</a>&lt;<var>16</var>&gt;(<a class="local col3 ref" href="#833DefMI" title='DefMI' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="4902">4902</th><td></td></tr>
<tr><th id="4903">4903</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col5 decl" id="835MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="835MRI" data-ref-filename="835MRI">MRI</dfn> = <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="4904">4904</th><td>  <em>bool</em> <dfn class="local col6 decl" id="836PostRA" title='PostRA' data-type='bool' data-ref="836PostRA" data-ref-filename="836PostRA">PostRA</dfn> = !<a class="local col5 ref" href="#835MRI" title='MRI' data-ref="835MRI" data-ref-filename="835MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo5isSSAEv" title='llvm::MachineRegisterInfo::isSSA' data-ref="_ZNK4llvm19MachineRegisterInfo5isSSAEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo5isSSAEv">isSSA</a>();</td></tr>
<tr><th id="4905">4905</th><td>  <i>// Exit early if we can't convert this.</i></td></tr>
<tr><th id="4906">4906</th><td>  <b>if</b> ((<a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a> != <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>) &amp;&amp; !<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a>)</td></tr>
<tr><th id="4907">4907</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4908">4908</th><td>  <b>if</b> (<a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a> % <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmMustBeMultipleOf" title='llvm::ImmInstrInfo::ImmMustBeMultipleOf' data-ref="llvm::ImmInstrInfo::ImmMustBeMultipleOf" data-ref-filename="llvm..ImmInstrInfo..ImmMustBeMultipleOf">ImmMustBeMultipleOf</a>)</td></tr>
<tr><th id="4909">4909</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4910">4910</th><td>  <b>if</b> (<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a>)</td></tr>
<tr><th id="4911">4911</th><td>    <a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a> &amp;= ((<var>1</var> &lt;&lt; <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::TruncateImmTo" title='llvm::ImmInstrInfo::TruncateImmTo' data-ref="llvm::ImmInstrInfo::TruncateImmTo" data-ref-filename="llvm..ImmInstrInfo..TruncateImmTo">TruncateImmTo</a>) - <var>1</var>);</td></tr>
<tr><th id="4912">4912</th><td>  <b>if</b> (<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::SignedImm" title='llvm::ImmInstrInfo::SignedImm' data-ref="llvm::ImmInstrInfo::SignedImm" data-ref-filename="llvm..ImmInstrInfo..SignedImm">SignedImm</a>) {</td></tr>
<tr><th id="4913">4913</th><td>    <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::APInt" title='llvm::APInt' data-ref="llvm::APInt" data-ref-filename="llvm..APInt">APInt</a> <dfn class="local col7 decl" id="837ActualValue" title='ActualValue' data-type='llvm::APInt' data-ref="837ActualValue" data-ref-filename="837ActualValue">ActualValue</dfn><a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZN4llvm5APIntC1Ejmb" title='llvm::APInt::APInt' data-ref="_ZN4llvm5APIntC1Ejmb" data-ref-filename="_ZN4llvm5APIntC1Ejmb">(</a><var>64</var>, <a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a>, <b>true</b>);</td></tr>
<tr><th id="4914">4914</th><td>    <b>if</b> (!<a class="local col7 ref" href="#837ActualValue" title='ActualValue' data-ref="837ActualValue" data-ref-filename="837ActualValue">ActualValue</a>.<a class="ref fn" href="../../../include/llvm/ADT/APInt.h.html#_ZNK4llvm5APInt12isSignedIntNEj" title='llvm::APInt::isSignedIntN' data-ref="_ZNK4llvm5APInt12isSignedIntNEj" data-ref-filename="_ZNK4llvm5APInt12isSignedIntNEj">isSignedIntN</a>(<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a>))</td></tr>
<tr><th id="4915">4915</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4916">4916</th><td>  } <b>else</b> {</td></tr>
<tr><th id="4917">4917</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="838UnsignedMax" title='UnsignedMax' data-type='uint64_t' data-ref="838UnsignedMax" data-ref-filename="838UnsignedMax">UnsignedMax</dfn> = (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmWidth" title='llvm::ImmInstrInfo::ImmWidth' data-ref="llvm::ImmInstrInfo::ImmWidth" data-ref-filename="llvm..ImmInstrInfo..ImmWidth">ImmWidth</a>) - <var>1</var>;</td></tr>
<tr><th id="4918">4918</th><td>    <b>if</b> ((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a> &gt; <a class="local col8 ref" href="#838UnsignedMax" title='UnsignedMax' data-ref="838UnsignedMax" data-ref-filename="838UnsignedMax">UnsignedMax</a>)</td></tr>
<tr><th id="4919">4919</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4920">4920</th><td>  }</td></tr>
<tr><th id="4921">4921</th><td></td></tr>
<tr><th id="4922">4922</th><td>  <i>// If we're post-RA, the instructions don't agree on whether register zero is</i></td></tr>
<tr><th id="4923">4923</th><td><i>  // special, we can transform this as long as the register operand that will</i></td></tr>
<tr><th id="4924">4924</th><td><i>  // end up in the location where zero is special isn't R0.</i></td></tr>
<tr><th id="4925">4925</th><td>  <b>if</b> (<a class="local col6 ref" href="#836PostRA" title='PostRA' data-ref="836PostRA" data-ref-filename="836PostRA">PostRA</a> &amp;&amp; <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> != <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="4926">4926</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="839PosForOrigZero" title='PosForOrigZero' data-type='unsigned int' data-ref="839PosForOrigZero" data-ref-filename="839PosForOrigZero">PosForOrigZero</dfn> = <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> ? <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> :</td></tr>
<tr><th id="4927">4927</th><td>      <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a> + <var>1</var>;</td></tr>
<tr><th id="4928">4928</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="840OrigZeroReg" title='OrigZeroReg' data-type='llvm::Register' data-ref="840OrigZeroReg" data-ref-filename="840OrigZeroReg">OrigZeroReg</dfn> = <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#839PosForOrigZero" title='PosForOrigZero' data-ref="839PosForOrigZero" data-ref-filename="839PosForOrigZero">PosForOrigZero</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4929">4929</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="841NewZeroReg" title='NewZeroReg' data-type='llvm::Register' data-ref="841NewZeroReg" data-ref-filename="841NewZeroReg">NewZeroReg</dfn> = <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4930">4930</th><td>    <i>// If R0 is in the operand where zero is special for the new instruction,</i></td></tr>
<tr><th id="4931">4931</th><td><i>    // it is unsafe to transform if the constant operand isn't that operand.</i></td></tr>
<tr><th id="4932">4932</th><td>    <b>if</b> ((<a class="local col1 ref" href="#841NewZeroReg" title='NewZeroReg' data-ref="841NewZeroReg" data-ref-filename="841NewZeroReg">NewZeroReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R0" title='llvm::PPC::R0' data-ref="llvm::PPC::R0" data-ref-filename="llvm..PPC..R0">R0</a> || <a class="local col1 ref" href="#841NewZeroReg" title='NewZeroReg' data-ref="841NewZeroReg" data-ref-filename="841NewZeroReg">NewZeroReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X0" title='llvm::PPC::X0' data-ref="llvm::PPC::X0" data-ref-filename="llvm..PPC..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="4933">4933</th><td>        <a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a> != <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>)</td></tr>
<tr><th id="4934">4934</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4935">4935</th><td>    <b>if</b> ((<a class="local col0 ref" href="#840OrigZeroReg" title='OrigZeroReg' data-ref="840OrigZeroReg" data-ref-filename="840OrigZeroReg">OrigZeroReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::R0" title='llvm::PPC::R0' data-ref="llvm::PPC::R0" data-ref-filename="llvm..PPC..R0">R0</a> || <a class="local col0 ref" href="#840OrigZeroReg" title='OrigZeroReg' data-ref="840OrigZeroReg" data-ref-filename="840OrigZeroReg">OrigZeroReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X0" title='llvm::PPC::X0' data-ref="llvm::PPC::X0" data-ref-filename="llvm..PPC..X0">X0</a>) &amp;&amp;</td></tr>
<tr><th id="4936">4936</th><td>        <a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a> != <a class="local col9 ref" href="#839PosForOrigZero" title='PosForOrigZero' data-ref="839PosForOrigZero" data-ref-filename="839PosForOrigZero">PosForOrigZero</a>)</td></tr>
<tr><th id="4937">4937</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="4938">4938</th><td>  }</td></tr>
<tr><th id="4939">4939</th><td></td></tr>
<tr><th id="4940">4940</th><td>  <i>// Get killed info in case fixup needed after transformation.</i></td></tr>
<tr><th id="4941">4941</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="842ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-type='unsigned int' data-ref="842ForwardKilledOperandReg" data-ref-filename="842ForwardKilledOperandReg">ForwardKilledOperandReg</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="4942">4942</th><td>  <b>if</b> (<a class="local col6 ref" href="#836PostRA" title='PostRA' data-ref="836PostRA" data-ref-filename="836PostRA">PostRA</a> &amp;&amp; <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="4943">4943</th><td>    <a class="local col2 ref" href="#842ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="842ForwardKilledOperandReg" data-ref-filename="842ForwardKilledOperandReg">ForwardKilledOperandReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="4944">4944</th><td></td></tr>
<tr><th id="4945">4945</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="843Opc" title='Opc' data-type='unsigned int' data-ref="843Opc" data-ref-filename="843Opc">Opc</dfn> = <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="4946">4946</th><td>  <em>bool</em> <dfn class="local col4 decl" id="844SpecialShift32" title='SpecialShift32' data-type='bool' data-ref="844SpecialShift32" data-ref-filename="844SpecialShift32">SpecialShift32</dfn> = <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW" title='llvm::PPC::SLW' data-ref="llvm::PPC::SLW" data-ref-filename="llvm..PPC..SLW">SLW</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW_rec" title='llvm::PPC::SLW_rec' data-ref="llvm::PPC::SLW_rec" data-ref-filename="llvm..PPC..SLW_rec">SLW_rec</a> ||</td></tr>
<tr><th id="4947">4947</th><td>                        <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW" title='llvm::PPC::SRW' data-ref="llvm::PPC::SRW" data-ref-filename="llvm..PPC..SRW">SRW</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a> ||</td></tr>
<tr><th id="4948">4948</th><td>                        <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8" title='llvm::PPC::SLW8' data-ref="llvm::PPC::SLW8" data-ref-filename="llvm..PPC..SLW8">SLW8</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8_rec" title='llvm::PPC::SLW8_rec' data-ref="llvm::PPC::SLW8_rec" data-ref-filename="llvm..PPC..SLW8_rec">SLW8_rec</a> ||</td></tr>
<tr><th id="4949">4949</th><td>                        <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8" title='llvm::PPC::SRW8' data-ref="llvm::PPC::SRW8" data-ref-filename="llvm..PPC..SRW8">SRW8</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8_rec" title='llvm::PPC::SRW8_rec' data-ref="llvm::PPC::SRW8_rec" data-ref-filename="llvm..PPC..SRW8_rec">SRW8_rec</a>;</td></tr>
<tr><th id="4950">4950</th><td>  <em>bool</em> <dfn class="local col5 decl" id="845SpecialShift64" title='SpecialShift64' data-type='bool' data-ref="845SpecialShift64" data-ref-filename="845SpecialShift64">SpecialShift64</dfn> = <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD" title='llvm::PPC::SLD' data-ref="llvm::PPC::SLD" data-ref-filename="llvm..PPC..SLD">SLD</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD_rec" title='llvm::PPC::SLD_rec' data-ref="llvm::PPC::SLD_rec" data-ref-filename="llvm..PPC..SLD_rec">SLD_rec</a> ||</td></tr>
<tr><th id="4951">4951</th><td>                        <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD" title='llvm::PPC::SRD' data-ref="llvm::PPC::SRD" data-ref-filename="llvm..PPC..SRD">SRD</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD_rec" title='llvm::PPC::SRD_rec' data-ref="llvm::PPC::SRD_rec" data-ref-filename="llvm..PPC..SRD_rec">SRD_rec</a>;</td></tr>
<tr><th id="4952">4952</th><td>  <em>bool</em> <dfn class="local col6 decl" id="846SetCR" title='SetCR' data-type='bool' data-ref="846SetCR" data-ref-filename="846SetCR">SetCR</dfn> = <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW_rec" title='llvm::PPC::SLW_rec' data-ref="llvm::PPC::SLW_rec" data-ref-filename="llvm..PPC..SLW_rec">SLW_rec</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a> ||</td></tr>
<tr><th id="4953">4953</th><td>               <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLD_rec" title='llvm::PPC::SLD_rec' data-ref="llvm::PPC::SLD_rec" data-ref-filename="llvm..PPC..SLD_rec">SLD_rec</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD_rec" title='llvm::PPC::SRD_rec' data-ref="llvm::PPC::SRD_rec" data-ref-filename="llvm..PPC..SRD_rec">SRD_rec</a>;</td></tr>
<tr><th id="4954">4954</th><td>  <em>bool</em> <dfn class="local col7 decl" id="847RightShift" title='RightShift' data-type='bool' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</dfn> = <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW" title='llvm::PPC::SRW' data-ref="llvm::PPC::SRW" data-ref-filename="llvm..PPC..SRW">SRW</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a> || <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD" title='llvm::PPC::SRD' data-ref="llvm::PPC::SRD" data-ref-filename="llvm..PPC..SRD">SRD</a> ||</td></tr>
<tr><th id="4955">4955</th><td>                    <a class="local col3 ref" href="#843Opc" title='Opc' data-ref="843Opc" data-ref-filename="843Opc">Opc</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRD_rec" title='llvm::PPC::SRD_rec' data-ref="llvm::PPC::SRD_rec" data-ref-filename="llvm..PPC..SRD_rec">SRD_rec</a>;</td></tr>
<tr><th id="4956">4956</th><td></td></tr>
<tr><th id="4957">4957</th><td>  <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpcode" title='llvm::ImmInstrInfo::ImmOpcode' data-ref="llvm::ImmInstrInfo::ImmOpcode" data-ref-filename="llvm..ImmInstrInfo..ImmOpcode">ImmOpcode</a>));</td></tr>
<tr><th id="4958">4958</th><td>  <b>if</b> (<a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a> == <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>) {</td></tr>
<tr><th id="4959">4959</th><td>    <i>// Converting shifts to immediate form is a bit tricky since they may do</i></td></tr>
<tr><th id="4960">4960</th><td><i>    // one of three things:</i></td></tr>
<tr><th id="4961">4961</th><td><i>    // 1. If the shift amount is between OpSize and 2*OpSize, the result is zero</i></td></tr>
<tr><th id="4962">4962</th><td><i>    // 2. If the shift amount is zero, the result is unchanged (save for maybe</i></td></tr>
<tr><th id="4963">4963</th><td><i>    //    setting CR0)</i></td></tr>
<tr><th id="4964">4964</th><td><i>    // 3. If the shift amount is in [1, OpSize), it's just a shift</i></td></tr>
<tr><th id="4965">4965</th><td>    <b>if</b> (<a class="local col4 ref" href="#844SpecialShift32" title='SpecialShift32' data-ref="844SpecialShift32" data-ref-filename="844SpecialShift32">SpecialShift32</a> || <a class="local col5 ref" href="#845SpecialShift64" title='SpecialShift64' data-ref="845SpecialShift64" data-ref-filename="845SpecialShift64">SpecialShift64</a>) {</td></tr>
<tr><th id="4966">4966</th><td>      <a class="type" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo" title='llvm::LoadImmediateInfo' data-ref="llvm::LoadImmediateInfo" data-ref-filename="llvm..LoadImmediateInfo">LoadImmediateInfo</a> <a class="ref fn fake" href="PPCInstrInfo.h.html#107" title='llvm::LoadImmediateInfo::LoadImmediateInfo' data-ref="_ZN4llvm17LoadImmediateInfoC1Ev" data-ref-filename="_ZN4llvm17LoadImmediateInfoC1Ev"></a><dfn class="local col8 decl" id="848LII" title='LII' data-type='llvm::LoadImmediateInfo' data-ref="848LII" data-ref-filename="848LII">LII</dfn>;</td></tr>
<tr><th id="4967">4967</th><td>      <a class="local col8 ref" href="#848LII" title='LII' data-ref="848LII" data-ref-filename="848LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Imm" title='llvm::LoadImmediateInfo::Imm' data-ref="llvm::LoadImmediateInfo::Imm" data-ref-filename="llvm..LoadImmediateInfo..Imm">Imm</a> = <var>0</var>;</td></tr>
<tr><th id="4968">4968</th><td>      <a class="local col8 ref" href="#848LII" title='LII' data-ref="848LII" data-ref-filename="848LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::SetCR" title='llvm::LoadImmediateInfo::SetCR' data-ref="llvm::LoadImmediateInfo::SetCR" data-ref-filename="llvm..LoadImmediateInfo..SetCR">SetCR</a> = <a class="local col6 ref" href="#846SetCR" title='SetCR' data-ref="846SetCR" data-ref-filename="846SetCR">SetCR</a>;</td></tr>
<tr><th id="4969">4969</th><td>      <a class="local col8 ref" href="#848LII" title='LII' data-ref="848LII" data-ref-filename="848LII">LII</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::LoadImmediateInfo::Is64Bit" title='llvm::LoadImmediateInfo::Is64Bit' data-ref="llvm::LoadImmediateInfo::Is64Bit" data-ref-filename="llvm..LoadImmediateInfo..Is64Bit">Is64Bit</a> = <a class="local col5 ref" href="#845SpecialShift64" title='SpecialShift64' data-ref="845SpecialShift64" data-ref-filename="845SpecialShift64">SpecialShift64</a>;</td></tr>
<tr><th id="4970">4970</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="849ShAmt" title='ShAmt' data-type='uint64_t' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</dfn> = <a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a> &amp; (<a class="local col4 ref" href="#844SpecialShift32" title='SpecialShift32' data-ref="844SpecialShift32" data-ref-filename="844SpecialShift32">SpecialShift32</a> ? <var>0x1F</var> : <var>0x3F</var>);</td></tr>
<tr><th id="4971">4971</th><td>      <b>if</b> (<a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a> &amp; (<a class="local col4 ref" href="#844SpecialShift32" title='SpecialShift32' data-ref="844SpecialShift32" data-ref-filename="844SpecialShift32">SpecialShift32</a> ? <var>0x20</var> : <var>0x40</var>))</td></tr>
<tr><th id="4972">4972</th><td>        <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" title='llvm::PPCInstrInfo::replaceInstrWithLI' data-ref="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo18replaceInstrWithLIERNS_12MachineInstrERKNS_17LoadImmediateInfoE">replaceInstrWithLI</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col8 ref" href="#848LII" title='LII' data-ref="848LII" data-ref-filename="848LII">LII</a>);</td></tr>
<tr><th id="4973">4973</th><td>      <i>// Shifts by zero don't change the value. If we don't need to set CR0,</i></td></tr>
<tr><th id="4974">4974</th><td><i>      // just convert this to a COPY. Can't do this post-RA since we've already</i></td></tr>
<tr><th id="4975">4975</th><td><i>      // cleaned up the copies.</i></td></tr>
<tr><th id="4976">4976</th><td>      <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#846SetCR" title='SetCR' data-ref="846SetCR" data-ref-filename="846SetCR">SetCR</a> &amp;&amp; <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> == <var>0</var> &amp;&amp; !<a class="local col6 ref" href="#836PostRA" title='PostRA' data-ref="836PostRA" data-ref-filename="836PostRA">PostRA</a>) {</td></tr>
<tr><th id="4977">4977</th><td>        <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<var>2</var>);</td></tr>
<tr><th id="4978">4978</th><td>        <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" title='llvm::MachineInstr::setDesc' data-ref="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm12MachineInstr7setDescERKNS_11MCInstrDescE">setDesc</a>(<a class="member fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>));</td></tr>
<tr><th id="4979">4979</th><td>      } <b>else</b> {</td></tr>
<tr><th id="4980">4980</th><td>        <i>// The 32 bit and 64 bit instructions are quite different.</i></td></tr>
<tr><th id="4981">4981</th><td>        <b>if</b> (<a class="local col4 ref" href="#844SpecialShift32" title='SpecialShift32' data-ref="844SpecialShift32" data-ref-filename="844SpecialShift32">SpecialShift32</a>) {</td></tr>
<tr><th id="4982">4982</th><td>          <i>// Left shifts use (N, 0, 31-N).</i></td></tr>
<tr><th id="4983">4983</th><td><i>          // Right shifts use (32-N, N, 31) if 0 &lt; N &lt; 32.</i></td></tr>
<tr><th id="4984">4984</th><td><i>          //              use (0, 0, 31)    if N == 0.</i></td></tr>
<tr><th id="4985">4985</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="850SH" title='SH' data-type='uint64_t' data-ref="850SH" data-ref-filename="850SH">SH</dfn> = <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> == <var>0</var> ? <var>0</var> : <a class="local col7 ref" href="#847RightShift" title='RightShift' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</a> ? <var>32</var> - <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> : <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a>;</td></tr>
<tr><th id="4986">4986</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="851MB" title='MB' data-type='uint64_t' data-ref="851MB" data-ref-filename="851MB">MB</dfn> = <a class="local col7 ref" href="#847RightShift" title='RightShift' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</a> ? <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> : <var>0</var>;</td></tr>
<tr><th id="4987">4987</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="852ME" title='ME' data-type='uint64_t' data-ref="852ME" data-ref-filename="852ME">ME</dfn> = <a class="local col7 ref" href="#847RightShift" title='RightShift' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</a> ? <var>31</var> : <var>31</var> - <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a>;</td></tr>
<tr><th id="4988">4988</th><td>          <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>, <a class="local col0 ref" href="#850SH" title='SH' data-ref="850SH" data-ref-filename="850SH">SH</a>);</td></tr>
<tr><th id="4989">4989</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#851MB" title='MB' data-ref="851MB" data-ref-filename="851MB">MB</a>)</td></tr>
<tr><th id="4990">4990</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#852ME" title='ME' data-ref="852ME" data-ref-filename="852ME">ME</a>);</td></tr>
<tr><th id="4991">4991</th><td>        } <b>else</b> {</td></tr>
<tr><th id="4992">4992</th><td>          <i>// Left shifts use (N, 63-N).</i></td></tr>
<tr><th id="4993">4993</th><td><i>          // Right shifts use (64-N, N) if 0 &lt; N &lt; 64.</i></td></tr>
<tr><th id="4994">4994</th><td><i>          //              use (0, 0)    if N == 0.</i></td></tr>
<tr><th id="4995">4995</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="853SH" title='SH' data-type='uint64_t' data-ref="853SH" data-ref-filename="853SH">SH</dfn> = <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> == <var>0</var> ? <var>0</var> : <a class="local col7 ref" href="#847RightShift" title='RightShift' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</a> ? <var>64</var> - <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> : <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a>;</td></tr>
<tr><th id="4996">4996</th><td>          <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="854ME" title='ME' data-type='uint64_t' data-ref="854ME" data-ref-filename="854ME">ME</dfn> = <a class="local col7 ref" href="#847RightShift" title='RightShift' data-ref="847RightShift" data-ref-filename="847RightShift">RightShift</a> ? <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a> : <var>63</var> - <a class="local col9 ref" href="#849ShAmt" title='ShAmt' data-ref="849ShAmt" data-ref-filename="849ShAmt">ShAmt</a>;</td></tr>
<tr><th id="4997">4997</th><td>          <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>, <a class="local col3 ref" href="#853SH" title='SH' data-ref="853SH" data-ref-filename="853SH">SH</a>);</td></tr>
<tr><th id="4998">4998</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERNS_15MachineFunctionENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">(</a>*<a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#854ME" title='ME' data-ref="854ME" data-ref-filename="854ME">ME</a>);</td></tr>
<tr><th id="4999">4999</th><td>        }</td></tr>
<tr><th id="5000">5000</th><td>      }</td></tr>
<tr><th id="5001">5001</th><td>    } <b>else</b></td></tr>
<tr><th id="5002">5002</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a>, <a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a>);</td></tr>
<tr><th id="5003">5003</th><td>  }</td></tr>
<tr><th id="5004">5004</th><td>  <i>// Convert commutative instructions (switch the operands and convert the</i></td></tr>
<tr><th id="5005">5005</th><td><i>  // desired one to an immediate.</i></td></tr>
<tr><th id="5006">5006</th><td>  <b>else</b> <b>if</b> (<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::IsCommutative" title='llvm::ImmInstrInfo::IsCommutative' data-ref="llvm::ImmInstrInfo::IsCommutative" data-ref-filename="llvm..ImmInstrInfo..IsCommutative">IsCommutative</a>) {</td></tr>
<tr><th id="5007">5007</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" title='llvm::PPCInstrInfo::replaceInstrOperandWithImm' data-ref="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl" data-ref-filename="_ZNK4llvm12PPCInstrInfo26replaceInstrOperandWithImmERNS_12MachineInstrEjl">replaceInstrOperandWithImm</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a>, <a class="local col4 ref" href="#834Imm" title='Imm' data-ref="834Imm" data-ref-filename="834Imm">Imm</a>);</td></tr>
<tr><th id="5008">5008</th><td>    <a class="tu ref fn" href="#_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-use='c' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" data-ref-filename="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col2 ref" href="#832ConstantOpNo" title='ConstantOpNo' data-ref="832ConstantOpNo" data-ref-filename="832ConstantOpNo">ConstantOpNo</a>, <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>);</td></tr>
<tr><th id="5009">5009</th><td>  } <b>else</b></td></tr>
<tr><th id="5010">5010</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Should have exited early!"</q>);</td></tr>
<tr><th id="5011">5011</th><td></td></tr>
<tr><th id="5012">5012</th><td>  <i>// For instructions for which the constant register replaces a different</i></td></tr>
<tr><th id="5013">5013</th><td><i>  // operand than where the immediate goes, we need to swap them.</i></td></tr>
<tr><th id="5014">5014</th><td>  <b>if</b> (<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a> != <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>)</td></tr>
<tr><th id="5015">5015</th><td>    <a class="tu ref fn" href="#_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" title='swapMIOperands' data-use='c' data-ref="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj" data-ref-filename="_ZL14swapMIOperandsRN4llvm12MachineInstrEjj">swapMIOperands</a>(<span class='refarg'><a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a></span>, <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::OpNoForForwarding" title='llvm::ImmInstrInfo::OpNoForForwarding' data-ref="llvm::ImmInstrInfo::OpNoForForwarding" data-ref-filename="llvm..ImmInstrInfo..OpNoForForwarding">OpNoForForwarding</a>, <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ImmOpNo" title='llvm::ImmInstrInfo::ImmOpNo' data-ref="llvm::ImmInstrInfo::ImmOpNo" data-ref-filename="llvm..ImmInstrInfo..ImmOpNo">ImmOpNo</a>);</td></tr>
<tr><th id="5016">5016</th><td></td></tr>
<tr><th id="5017">5017</th><td>  <i>// If the special R0/X0 register index are different for original instruction</i></td></tr>
<tr><th id="5018">5018</th><td><i>  // and new instruction, we need to fix up the register class in new</i></td></tr>
<tr><th id="5019">5019</th><td><i>  // instruction.</i></td></tr>
<tr><th id="5020">5020</th><td>  <b>if</b> (!<a class="local col6 ref" href="#836PostRA" title='PostRA' data-ref="836PostRA" data-ref-filename="836PostRA">PostRA</a> &amp;&amp; <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialOrig" title='llvm::ImmInstrInfo::ZeroIsSpecialOrig' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialOrig" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialOrig">ZeroIsSpecialOrig</a> != <a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="5021">5021</th><td>    <b>if</b> (<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>) {</td></tr>
<tr><th id="5022">5022</th><td>      <i>// If operand at III.ZeroIsSpecialNew is physical reg(eg: ZERO/ZERO8), no</i></td></tr>
<tr><th id="5023">5023</th><td><i>      // need to fix up register class.</i></td></tr>
<tr><th id="5024">5024</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="855RegToModify" title='RegToModify' data-type='llvm::Register' data-ref="855RegToModify" data-ref-filename="855RegToModify">RegToModify</dfn> = <a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#831III" title='III' data-ref="831III" data-ref-filename="831III">III</a>.<a class="ref field" href="PPCInstrInfo.h.html#llvm::ImmInstrInfo::ZeroIsSpecialNew" title='llvm::ImmInstrInfo::ZeroIsSpecialNew' data-ref="llvm::ImmInstrInfo::ZeroIsSpecialNew" data-ref-filename="llvm..ImmInstrInfo..ZeroIsSpecialNew">ZeroIsSpecialNew</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5025">5025</th><td>      <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#855RegToModify" title='RegToModify' data-ref="855RegToModify" data-ref-filename="855RegToModify">RegToModify</a>)) {</td></tr>
<tr><th id="5026">5026</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="856NewRC" title='NewRC' data-type='const llvm::TargetRegisterClass *' data-ref="856NewRC" data-ref-filename="856NewRC">NewRC</dfn> =</td></tr>
<tr><th id="5027">5027</th><td>          <a class="local col5 ref" href="#835MRI" title='MRI' data-ref="835MRI" data-ref-filename="835MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" title='llvm::MachineRegisterInfo::getRegClass' data-ref="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo11getRegClassENS_8RegisterE">getRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855RegToModify" title='RegToModify' data-ref="855RegToModify" data-ref-filename="855RegToModify">RegToModify</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" title='llvm::TargetRegisterClass::hasSuperClassEq' data-ref="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_" data-ref-filename="_ZNK4llvm19TargetRegisterClass15hasSuperClassEqEPKS0_">hasSuperClassEq</a>(&amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRCRegClass" title='llvm::PPC::GPRCRegClass' data-ref="llvm::PPC::GPRCRegClass" data-ref-filename="llvm..PPC..GPRCRegClass">GPRCRegClass</a>) ?</td></tr>
<tr><th id="5028">5028</th><td>          &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::GPRC_and_GPRC_NOR0RegClass" title='llvm::PPC::GPRC_and_GPRC_NOR0RegClass' data-ref="llvm::PPC::GPRC_and_GPRC_NOR0RegClass" data-ref-filename="llvm..PPC..GPRC_and_GPRC_NOR0RegClass">GPRC_and_GPRC_NOR0RegClass</a> : &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::G8RC_and_G8RC_NOX0RegClass" title='llvm::PPC::G8RC_and_G8RC_NOX0RegClass' data-ref="llvm::PPC::G8RC_and_G8RC_NOX0RegClass" data-ref-filename="llvm..PPC..G8RC_and_G8RC_NOX0RegClass">G8RC_and_G8RC_NOX0RegClass</a>;</td></tr>
<tr><th id="5029">5029</th><td>        <a class="local col5 ref" href="#835MRI" title='MRI' data-ref="835MRI" data-ref-filename="835MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" title='llvm::MachineRegisterInfo::setRegClass' data-ref="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE" data-ref-filename="_ZN4llvm19MachineRegisterInfo11setRegClassENS_8RegisterEPKNS_19TargetRegisterClassE">setRegClass</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#855RegToModify" title='RegToModify' data-ref="855RegToModify" data-ref-filename="855RegToModify">RegToModify</a>, <a class="local col6 ref" href="#856NewRC" title='NewRC' data-ref="856NewRC" data-ref-filename="856NewRC">NewRC</a>);</td></tr>
<tr><th id="5030">5030</th><td>      }</td></tr>
<tr><th id="5031">5031</th><td>    }</td></tr>
<tr><th id="5032">5032</th><td>  }</td></tr>
<tr><th id="5033">5033</th><td></td></tr>
<tr><th id="5034">5034</th><td>  <i>// Fix up killed/dead flag after transformation.</i></td></tr>
<tr><th id="5035">5035</th><td><i>  // Pattern:</i></td></tr>
<tr><th id="5036">5036</th><td><i>  // ForwardKilledOperandReg = LI imm</i></td></tr>
<tr><th id="5037">5037</th><td><i>  // y = XOP reg, ForwardKilledOperandReg(killed)</i></td></tr>
<tr><th id="5038">5038</th><td>  <b>if</b> (<a class="local col2 ref" href="#842ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="842ForwardKilledOperandReg" data-ref-filename="842ForwardKilledOperandReg">ForwardKilledOperandReg</a> != ~<var>0U</var>)</td></tr>
<tr><th id="5039">5039</th><td>    <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" title='llvm::PPCInstrInfo::fixupIsDeadOrKill' data-ref="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j" data-ref-filename="_ZNK4llvm12PPCInstrInfo17fixupIsDeadOrKillEPNS_12MachineInstrES2_j">fixupIsDeadOrKill</a>(&amp;<a class="local col3 ref" href="#833DefMI" title='DefMI' data-ref="833DefMI" data-ref-filename="833DefMI">DefMI</a>, &amp;<a class="local col0 ref" href="#830MI" title='MI' data-ref="830MI" data-ref-filename="830MI">MI</a>, <a class="local col2 ref" href="#842ForwardKilledOperandReg" title='ForwardKilledOperandReg' data-ref="842ForwardKilledOperandReg" data-ref-filename="842ForwardKilledOperandReg">ForwardKilledOperandReg</a>);</td></tr>
<tr><th id="5040">5040</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5041">5041</th><td>}</td></tr>
<tr><th id="5042">5042</th><td></td></tr>
<tr><th id="5043">5043</th><td><em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *</td></tr>
<tr><th id="5044">5044</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" title='llvm::PPCInstrInfo::updatedRC' data-ref="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm12PPCInstrInfo9updatedRCEPKNS_19TargetRegisterClassE">updatedRC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col7 decl" id="857RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="857RC" data-ref-filename="857RC">RC</dfn>) <em>const</em> {</td></tr>
<tr><th id="5045">5045</th><td>  <b>if</b> (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget6hasVSXEv" title='llvm::PPCSubtarget::hasVSX' data-ref="_ZNK4llvm12PPCSubtarget6hasVSXEv" data-ref-filename="_ZNK4llvm12PPCSubtarget6hasVSXEv">hasVSX</a>() &amp;&amp; <a class="local col7 ref" href="#857RC" title='RC' data-ref="857RC" data-ref-filename="857RC">RC</a> == &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VRRCRegClass" title='llvm::PPC::VRRCRegClass' data-ref="llvm::PPC::VRRCRegClass" data-ref-filename="llvm..PPC..VRRCRegClass">VRRCRegClass</a>)</td></tr>
<tr><th id="5046">5046</th><td>    <b>return</b> &amp;<span class="namespace">PPC::</span><a class="ref" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::VSRCRegClass" title='llvm::PPC::VSRCRegClass' data-ref="llvm::PPC::VSRCRegClass" data-ref-filename="llvm..PPC..VSRCRegClass">VSRCRegClass</a>;</td></tr>
<tr><th id="5047">5047</th><td>  <b>return</b> <a class="local col7 ref" href="#857RC" title='RC' data-ref="857RC" data-ref-filename="857RC">RC</a>;</td></tr>
<tr><th id="5048">5048</th><td>}</td></tr>
<tr><th id="5049">5049</th><td></td></tr>
<tr><th id="5050">5050</th><td><em>int</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" title='llvm::PPCInstrInfo::getRecordFormOpcode' data-ref="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj" data-ref-filename="_ZN4llvm12PPCInstrInfo19getRecordFormOpcodeEj">getRecordFormOpcode</dfn>(<em>unsigned</em> <dfn class="local col8 decl" id="858Opcode" title='Opcode' data-type='unsigned int' data-ref="858Opcode" data-ref-filename="858Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="5051">5051</th><td>  <b>return</b> <span class="namespace">PPC::</span><a class="ref fn" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#_ZN4llvm3PPC19getRecordFormOpcodeEt" title='llvm::PPC::getRecordFormOpcode' data-ref="_ZN4llvm3PPC19getRecordFormOpcodeEt" data-ref-filename="_ZN4llvm3PPC19getRecordFormOpcodeEt">getRecordFormOpcode</a>(<a class="local col8 ref" href="#858Opcode" title='Opcode' data-ref="858Opcode" data-ref-filename="858Opcode">Opcode</a>);</td></tr>
<tr><th id="5052">5052</th><td>}</td></tr>
<tr><th id="5053">5053</th><td></td></tr>
<tr><th id="5054">5054</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// This function returns true if the machine instruction</i></td></tr>
<tr><th id="5055">5055</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// always outputs a value by sign-extending a 32 bit value,</i></td></tr>
<tr><th id="5056">5056</th><td><i  data-doc="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">// i.e. 0 to 31-th bits are same as 32-th bit.</i></td></tr>
<tr><th id="5057">5057</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" title='isSignExtendingOp' data-type='bool isSignExtendingOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">isSignExtendingOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="859MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="859MI" data-ref-filename="859MI">MI</dfn>) {</td></tr>
<tr><th id="5058">5058</th><td>  <em>int</em> <dfn class="local col0 decl" id="860Opcode" title='Opcode' data-type='int' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</dfn> = <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5059">5059</th><td>  <b>if</b> (<a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a> ||</td></tr>
<tr><th id="5060">5060</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW" title='llvm::PPC::SRAW' data-ref="llvm::PPC::SRAW" data-ref-filename="llvm..PPC..SRAW">SRAW</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAW_rec" title='llvm::PPC::SRAW_rec' data-ref="llvm::PPC::SRAW_rec" data-ref-filename="llvm..PPC..SRAW_rec">SRAW_rec</a> ||</td></tr>
<tr><th id="5061">5061</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAWI" title='llvm::PPC::SRAWI' data-ref="llvm::PPC::SRAWI" data-ref-filename="llvm..PPC..SRAWI">SRAWI</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRAWI_rec" title='llvm::PPC::SRAWI_rec' data-ref="llvm::PPC::SRAWI_rec" data-ref-filename="llvm..PPC..SRAWI_rec">SRAWI_rec</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA" title='llvm::PPC::LWA' data-ref="llvm::PPC::LWA" data-ref-filename="llvm..PPC..LWA">LWA</a> ||</td></tr>
<tr><th id="5062">5062</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX" title='llvm::PPC::LWAX' data-ref="llvm::PPC::LWAX" data-ref-filename="llvm..PPC..LWAX">LWAX</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWA_32" title='llvm::PPC::LWA_32' data-ref="llvm::PPC::LWA_32" data-ref-filename="llvm..PPC..LWA_32">LWA_32</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWAX_32" title='llvm::PPC::LWAX_32' data-ref="llvm::PPC::LWAX_32" data-ref-filename="llvm..PPC..LWAX_32">LWAX_32</a> ||</td></tr>
<tr><th id="5063">5063</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA" title='llvm::PPC::LHA' data-ref="llvm::PPC::LHA" data-ref-filename="llvm..PPC..LHA">LHA</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX" title='llvm::PPC::LHAX' data-ref="llvm::PPC::LHAX" data-ref-filename="llvm..PPC..LHAX">LHAX</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHA8" title='llvm::PPC::LHA8' data-ref="llvm::PPC::LHA8" data-ref-filename="llvm..PPC..LHA8">LHA8</a> ||</td></tr>
<tr><th id="5064">5064</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHAX8" title='llvm::PPC::LHAX8' data-ref="llvm::PPC::LHAX8" data-ref-filename="llvm..PPC..LHAX8">LHAX8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a> ||</td></tr>
<tr><th id="5065">5065</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU" title='llvm::PPC::LBZU' data-ref="llvm::PPC::LBZU" data-ref-filename="llvm..PPC..LBZU">LBZU</a> ||</td></tr>
<tr><th id="5066">5066</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX" title='llvm::PPC::LBZUX' data-ref="llvm::PPC::LBZUX" data-ref-filename="llvm..PPC..LBZUX">LBZUX</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU8" title='llvm::PPC::LBZU8' data-ref="llvm::PPC::LBZU8" data-ref-filename="llvm..PPC..LBZU8">LBZU8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX8" title='llvm::PPC::LBZUX8' data-ref="llvm::PPC::LBZUX8" data-ref-filename="llvm..PPC..LBZUX8">LBZUX8</a> ||</td></tr>
<tr><th id="5067">5067</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a> ||</td></tr>
<tr><th id="5068">5068</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU" title='llvm::PPC::LHZU' data-ref="llvm::PPC::LHZU" data-ref-filename="llvm..PPC..LHZU">LHZU</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX" title='llvm::PPC::LHZUX' data-ref="llvm::PPC::LHZUX" data-ref-filename="llvm..PPC..LHZUX">LHZUX</a> ||</td></tr>
<tr><th id="5069">5069</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU8" title='llvm::PPC::LHZU8' data-ref="llvm::PPC::LHZU8" data-ref-filename="llvm..PPC..LHZU8">LHZU8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX8" title='llvm::PPC::LHZUX8' data-ref="llvm::PPC::LHZUX8" data-ref-filename="llvm..PPC..LHZUX8">LHZUX8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSB" title='llvm::PPC::EXTSB' data-ref="llvm::PPC::EXTSB" data-ref-filename="llvm..PPC..EXTSB">EXTSB</a> ||</td></tr>
<tr><th id="5070">5070</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSB_rec" title='llvm::PPC::EXTSB_rec' data-ref="llvm::PPC::EXTSB_rec" data-ref-filename="llvm..PPC..EXTSB_rec">EXTSB_rec</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH" title='llvm::PPC::EXTSH' data-ref="llvm::PPC::EXTSH" data-ref-filename="llvm..PPC..EXTSH">EXTSH</a> ||</td></tr>
<tr><th id="5071">5071</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH_rec" title='llvm::PPC::EXTSH_rec' data-ref="llvm::PPC::EXTSH_rec" data-ref-filename="llvm..PPC..EXTSH_rec">EXTSH_rec</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSB8" title='llvm::PPC::EXTSB8' data-ref="llvm::PPC::EXTSB8" data-ref-filename="llvm..PPC..EXTSB8">EXTSB8</a> ||</td></tr>
<tr><th id="5072">5072</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH8" title='llvm::PPC::EXTSH8' data-ref="llvm::PPC::EXTSH8" data-ref-filename="llvm..PPC..EXTSH8">EXTSH8</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW" title='llvm::PPC::EXTSW' data-ref="llvm::PPC::EXTSW" data-ref-filename="llvm..PPC..EXTSW">EXTSW</a> ||</td></tr>
<tr><th id="5073">5073</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_rec" title='llvm::PPC::EXTSW_rec' data-ref="llvm::PPC::EXTSW_rec" data-ref-filename="llvm..PPC..EXTSW_rec">EXTSW_rec</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETB" title='llvm::PPC::SETB' data-ref="llvm::PPC::SETB" data-ref-filename="llvm..PPC..SETB">SETB</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SETB8" title='llvm::PPC::SETB8' data-ref="llvm::PPC::SETB8" data-ref-filename="llvm..PPC..SETB8">SETB8</a> ||</td></tr>
<tr><th id="5074">5074</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSH8_32_64" title='llvm::PPC::EXTSH8_32_64' data-ref="llvm::PPC::EXTSH8_32_64" data-ref-filename="llvm..PPC..EXTSH8_32_64">EXTSH8_32_64</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSW_32_64" title='llvm::PPC::EXTSW_32_64' data-ref="llvm::PPC::EXTSW_32_64" data-ref-filename="llvm..PPC..EXTSW_32_64">EXTSW_32_64</a> ||</td></tr>
<tr><th id="5075">5075</th><td>      <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTSB8_32_64" title='llvm::PPC::EXTSB8_32_64' data-ref="llvm::PPC::EXTSB8_32_64" data-ref-filename="llvm..PPC..EXTSB8_32_64">EXTSB8_32_64</a>)</td></tr>
<tr><th id="5076">5076</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5077">5077</th><td></td></tr>
<tr><th id="5078">5078</th><td>  <b>if</b> (<a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> &amp;&amp; <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;= <var>33</var>)</td></tr>
<tr><th id="5079">5079</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5080">5080</th><td></td></tr>
<tr><th id="5081">5081</th><td>  <b>if</b> ((<a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> ||</td></tr>
<tr><th id="5082">5082</th><td>       <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a> || <a class="local col0 ref" href="#860Opcode" title='Opcode' data-ref="860Opcode" data-ref-filename="860Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a>) &amp;&amp;</td></tr>
<tr><th id="5083">5083</th><td>      <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt; <var>0</var> &amp;&amp;</td></tr>
<tr><th id="5084">5084</th><td>      <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <a class="local col9 ref" href="#859MI" title='MI' data-ref="859MI" data-ref-filename="859MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="5085">5085</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5086">5086</th><td></td></tr>
<tr><th id="5087">5087</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5088">5088</th><td>}</td></tr>
<tr><th id="5089">5089</th><td></td></tr>
<tr><th id="5090">5090</th><td><i  data-doc="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">// This function returns true if the machine instruction</i></td></tr>
<tr><th id="5091">5091</th><td><i  data-doc="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">// always outputs zeros in higher 32 bits.</i></td></tr>
<tr><th id="5092">5092</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" title='isZeroExtendingOp' data-type='bool isZeroExtendingOp(const llvm::MachineInstr &amp; MI)' data-ref="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">isZeroExtendingOp</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="861MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="861MI" data-ref-filename="861MI">MI</dfn>) {</td></tr>
<tr><th id="5093">5093</th><td>  <em>int</em> <dfn class="local col2 decl" id="862Opcode" title='Opcode' data-type='int' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</dfn> = <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="5094">5094</th><td>  <i>// The 16-bit immediate is sign-extended in li/lis.</i></td></tr>
<tr><th id="5095">5095</th><td><i>  // If the most significant bit is zero, all higher bits are zero.</i></td></tr>
<tr><th id="5096">5096</th><td>  <b>if</b> (<a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>  || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> ||</td></tr>
<tr><th id="5097">5097</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS" title='llvm::PPC::LIS' data-ref="llvm::PPC::LIS" data-ref-filename="llvm..PPC..LIS">LIS</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LIS8" title='llvm::PPC::LIS8' data-ref="llvm::PPC::LIS8" data-ref-filename="llvm..PPC..LIS8">LIS8</a>) {</td></tr>
<tr><th id="5098">5098</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col3 decl" id="863Imm" title='Imm' data-type='int64_t' data-ref="863Imm" data-ref-filename="863Imm">Imm</dfn> = <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5099">5099</th><td>    <b>if</b> (((<a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t" data-ref-filename="uint64_t">uint64_t</a>)<a class="local col3 ref" href="#863Imm" title='Imm' data-ref="863Imm" data-ref-filename="863Imm">Imm</a> &amp; ~<var>0x7FFFuLL</var>) == <var>0</var>)</td></tr>
<tr><th id="5100">5100</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5101">5101</th><td>  }</td></tr>
<tr><th id="5102">5102</th><td></td></tr>
<tr><th id="5103">5103</th><td>  <i>// We have some variations of rotate-and-mask instructions</i></td></tr>
<tr><th id="5104">5104</th><td><i>  // that clear higher 32-bits.</i></td></tr>
<tr><th id="5105">5105</th><td>  <b>if</b> ((<a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL" title='llvm::PPC::RLDICL' data-ref="llvm::PPC::RLDICL" data-ref-filename="llvm..PPC..RLDICL">RLDICL</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_rec" title='llvm::PPC::RLDICL_rec' data-ref="llvm::PPC::RLDICL_rec" data-ref-filename="llvm..PPC..RLDICL_rec">RLDICL_rec</a> ||</td></tr>
<tr><th id="5106">5106</th><td>       <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL" title='llvm::PPC::RLDCL' data-ref="llvm::PPC::RLDCL" data-ref-filename="llvm..PPC..RLDCL">RLDCL</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDCL_rec" title='llvm::PPC::RLDCL_rec' data-ref="llvm::PPC::RLDCL_rec" data-ref-filename="llvm..PPC..RLDCL_rec">RLDCL_rec</a> ||</td></tr>
<tr><th id="5107">5107</th><td>       <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDICL_32_64" title='llvm::PPC::RLDICL_32_64' data-ref="llvm::PPC::RLDICL_32_64" data-ref-filename="llvm..PPC..RLDICL_32_64">RLDICL_32_64</a>) &amp;&amp;</td></tr>
<tr><th id="5108">5108</th><td>      <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;= <var>32</var>)</td></tr>
<tr><th id="5109">5109</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5110">5110</th><td></td></tr>
<tr><th id="5111">5111</th><td>  <b>if</b> ((<a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDIC" title='llvm::PPC::RLDIC' data-ref="llvm::PPC::RLDIC" data-ref-filename="llvm..PPC..RLDIC">RLDIC</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLDIC_rec" title='llvm::PPC::RLDIC_rec' data-ref="llvm::PPC::RLDIC_rec" data-ref-filename="llvm..PPC..RLDIC_rec">RLDIC_rec</a>) &amp;&amp;</td></tr>
<tr><th id="5112">5112</th><td>      <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &gt;= <var>32</var> &amp;&amp;</td></tr>
<tr><th id="5113">5113</th><td>      <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <var>63</var> - <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="5114">5114</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5115">5115</th><td></td></tr>
<tr><th id="5116">5116</th><td>  <b>if</b> ((<a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM" title='llvm::PPC::RLWINM' data-ref="llvm::PPC::RLWINM" data-ref-filename="llvm..PPC..RLWINM">RLWINM</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM_rec" title='llvm::PPC::RLWINM_rec' data-ref="llvm::PPC::RLWINM_rec" data-ref-filename="llvm..PPC..RLWINM_rec">RLWINM_rec</a> ||</td></tr>
<tr><th id="5117">5117</th><td>       <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM" title='llvm::PPC::RLWNM' data-ref="llvm::PPC::RLWNM" data-ref-filename="llvm..PPC..RLWNM">RLWNM</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM_rec" title='llvm::PPC::RLWNM_rec' data-ref="llvm::PPC::RLWNM_rec" data-ref-filename="llvm..PPC..RLWNM_rec">RLWNM_rec</a> ||</td></tr>
<tr><th id="5118">5118</th><td>       <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWINM8" title='llvm::PPC::RLWINM8' data-ref="llvm::PPC::RLWINM8" data-ref-filename="llvm..PPC..RLWINM8">RLWINM8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::RLWNM8" title='llvm::PPC::RLWNM8' data-ref="llvm::PPC::RLWNM8" data-ref-filename="llvm..PPC..RLWNM8">RLWNM8</a>) &amp;&amp;</td></tr>
<tr><th id="5119">5119</th><td>      <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &lt;= <a class="local col1 ref" href="#861MI" title='MI' data-ref="861MI" data-ref-filename="861MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="5120">5120</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5121">5121</th><td></td></tr>
<tr><th id="5122">5122</th><td>  <i>// There are other instructions that clear higher 32-bits.</i></td></tr>
<tr><th id="5123">5123</th><td>  <b>if</b> (<a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW" title='llvm::PPC::CNTLZW' data-ref="llvm::PPC::CNTLZW" data-ref-filename="llvm..PPC..CNTLZW">CNTLZW</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW_rec" title='llvm::PPC::CNTLZW_rec' data-ref="llvm::PPC::CNTLZW_rec" data-ref-filename="llvm..PPC..CNTLZW_rec">CNTLZW_rec</a> ||</td></tr>
<tr><th id="5124">5124</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW" title='llvm::PPC::CNTTZW' data-ref="llvm::PPC::CNTTZW" data-ref-filename="llvm..PPC..CNTTZW">CNTTZW</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW_rec" title='llvm::PPC::CNTTZW_rec' data-ref="llvm::PPC::CNTTZW_rec" data-ref-filename="llvm..PPC..CNTTZW_rec">CNTTZW_rec</a> ||</td></tr>
<tr><th id="5125">5125</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZW8" title='llvm::PPC::CNTLZW8' data-ref="llvm::PPC::CNTLZW8" data-ref-filename="llvm..PPC..CNTLZW8">CNTLZW8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZW8" title='llvm::PPC::CNTTZW8' data-ref="llvm::PPC::CNTTZW8" data-ref-filename="llvm..PPC..CNTTZW8">CNTTZW8</a> ||</td></tr>
<tr><th id="5126">5126</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZD" title='llvm::PPC::CNTLZD' data-ref="llvm::PPC::CNTLZD" data-ref-filename="llvm..PPC..CNTLZD">CNTLZD</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTLZD_rec" title='llvm::PPC::CNTLZD_rec' data-ref="llvm::PPC::CNTLZD_rec" data-ref-filename="llvm..PPC..CNTLZD_rec">CNTLZD_rec</a> ||</td></tr>
<tr><th id="5127">5127</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZD" title='llvm::PPC::CNTTZD' data-ref="llvm::PPC::CNTTZD" data-ref-filename="llvm..PPC..CNTTZD">CNTTZD</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::CNTTZD_rec" title='llvm::PPC::CNTTZD_rec' data-ref="llvm::PPC::CNTTZD_rec" data-ref-filename="llvm..PPC..CNTTZD_rec">CNTTZD_rec</a> ||</td></tr>
<tr><th id="5128">5128</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::POPCNTD" title='llvm::PPC::POPCNTD' data-ref="llvm::PPC::POPCNTD" data-ref-filename="llvm..PPC..POPCNTD">POPCNTD</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::POPCNTW" title='llvm::PPC::POPCNTW' data-ref="llvm::PPC::POPCNTW" data-ref-filename="llvm..PPC..POPCNTW">POPCNTW</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW" title='llvm::PPC::SLW' data-ref="llvm::PPC::SLW" data-ref-filename="llvm..PPC..SLW">SLW</a> ||</td></tr>
<tr><th id="5129">5129</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW_rec" title='llvm::PPC::SLW_rec' data-ref="llvm::PPC::SLW_rec" data-ref-filename="llvm..PPC..SLW_rec">SLW_rec</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW" title='llvm::PPC::SRW' data-ref="llvm::PPC::SRW" data-ref-filename="llvm..PPC..SRW">SRW</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW_rec" title='llvm::PPC::SRW_rec' data-ref="llvm::PPC::SRW_rec" data-ref-filename="llvm..PPC..SRW_rec">SRW_rec</a> ||</td></tr>
<tr><th id="5130">5130</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLW8" title='llvm::PPC::SLW8' data-ref="llvm::PPC::SLW8" data-ref-filename="llvm..PPC..SLW8">SLW8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRW8" title='llvm::PPC::SRW8' data-ref="llvm::PPC::SRW8" data-ref-filename="llvm..PPC..SRW8">SRW8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLWI" title='llvm::PPC::SLWI' data-ref="llvm::PPC::SLWI" data-ref-filename="llvm..PPC..SLWI">SLWI</a> ||</td></tr>
<tr><th id="5131">5131</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SLWI_rec" title='llvm::PPC::SLWI_rec' data-ref="llvm::PPC::SLWI_rec" data-ref-filename="llvm..PPC..SLWI_rec">SLWI_rec</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRWI" title='llvm::PPC::SRWI' data-ref="llvm::PPC::SRWI" data-ref-filename="llvm..PPC..SRWI">SRWI</a> ||</td></tr>
<tr><th id="5132">5132</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::SRWI_rec" title='llvm::PPC::SRWI_rec' data-ref="llvm::PPC::SRWI_rec" data-ref-filename="llvm..PPC..SRWI_rec">SRWI_rec</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ" title='llvm::PPC::LWZ' data-ref="llvm::PPC::LWZ" data-ref-filename="llvm..PPC..LWZ">LWZ</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX" title='llvm::PPC::LWZX' data-ref="llvm::PPC::LWZX" data-ref-filename="llvm..PPC..LWZX">LWZX</a> ||</td></tr>
<tr><th id="5133">5133</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZU" title='llvm::PPC::LWZU' data-ref="llvm::PPC::LWZU" data-ref-filename="llvm..PPC..LWZU">LWZU</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX" title='llvm::PPC::LWZUX' data-ref="llvm::PPC::LWZUX" data-ref-filename="llvm..PPC..LWZUX">LWZUX</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWBRX" title='llvm::PPC::LWBRX' data-ref="llvm::PPC::LWBRX" data-ref-filename="llvm..PPC..LWBRX">LWBRX</a> ||</td></tr>
<tr><th id="5134">5134</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHBRX" title='llvm::PPC::LHBRX' data-ref="llvm::PPC::LHBRX" data-ref-filename="llvm..PPC..LHBRX">LHBRX</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ" title='llvm::PPC::LHZ' data-ref="llvm::PPC::LHZ" data-ref-filename="llvm..PPC..LHZ">LHZ</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX" title='llvm::PPC::LHZX' data-ref="llvm::PPC::LHZX" data-ref-filename="llvm..PPC..LHZX">LHZX</a> ||</td></tr>
<tr><th id="5135">5135</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU" title='llvm::PPC::LHZU' data-ref="llvm::PPC::LHZU" data-ref-filename="llvm..PPC..LHZU">LHZU</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX" title='llvm::PPC::LHZUX' data-ref="llvm::PPC::LHZUX" data-ref-filename="llvm..PPC..LHZUX">LHZUX</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ" title='llvm::PPC::LBZ' data-ref="llvm::PPC::LBZ" data-ref-filename="llvm..PPC..LBZ">LBZ</a> ||</td></tr>
<tr><th id="5136">5136</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX" title='llvm::PPC::LBZX' data-ref="llvm::PPC::LBZX" data-ref-filename="llvm..PPC..LBZX">LBZX</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU" title='llvm::PPC::LBZU' data-ref="llvm::PPC::LBZU" data-ref-filename="llvm..PPC..LBZU">LBZU</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX" title='llvm::PPC::LBZUX' data-ref="llvm::PPC::LBZUX" data-ref-filename="llvm..PPC..LBZUX">LBZUX</a> ||</td></tr>
<tr><th id="5137">5137</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZ8" title='llvm::PPC::LWZ8' data-ref="llvm::PPC::LWZ8" data-ref-filename="llvm..PPC..LWZ8">LWZ8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZX8" title='llvm::PPC::LWZX8' data-ref="llvm::PPC::LWZX8" data-ref-filename="llvm..PPC..LWZX8">LWZX8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZU8" title='llvm::PPC::LWZU8' data-ref="llvm::PPC::LWZU8" data-ref-filename="llvm..PPC..LWZU8">LWZU8</a> ||</td></tr>
<tr><th id="5138">5138</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWZUX8" title='llvm::PPC::LWZUX8' data-ref="llvm::PPC::LWZUX8" data-ref-filename="llvm..PPC..LWZUX8">LWZUX8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LWBRX8" title='llvm::PPC::LWBRX8' data-ref="llvm::PPC::LWBRX8" data-ref-filename="llvm..PPC..LWBRX8">LWBRX8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHBRX8" title='llvm::PPC::LHBRX8' data-ref="llvm::PPC::LHBRX8" data-ref-filename="llvm..PPC..LHBRX8">LHBRX8</a> ||</td></tr>
<tr><th id="5139">5139</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZ8" title='llvm::PPC::LHZ8' data-ref="llvm::PPC::LHZ8" data-ref-filename="llvm..PPC..LHZ8">LHZ8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZX8" title='llvm::PPC::LHZX8' data-ref="llvm::PPC::LHZX8" data-ref-filename="llvm..PPC..LHZX8">LHZX8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZU8" title='llvm::PPC::LHZU8' data-ref="llvm::PPC::LHZU8" data-ref-filename="llvm..PPC..LHZU8">LHZU8</a> ||</td></tr>
<tr><th id="5140">5140</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LHZUX8" title='llvm::PPC::LHZUX8' data-ref="llvm::PPC::LHZUX8" data-ref-filename="llvm..PPC..LHZUX8">LHZUX8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZ8" title='llvm::PPC::LBZ8' data-ref="llvm::PPC::LBZ8" data-ref-filename="llvm..PPC..LBZ8">LBZ8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZX8" title='llvm::PPC::LBZX8' data-ref="llvm::PPC::LBZX8" data-ref-filename="llvm..PPC..LBZX8">LBZX8</a> ||</td></tr>
<tr><th id="5141">5141</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZU8" title='llvm::PPC::LBZU8' data-ref="llvm::PPC::LBZU8" data-ref-filename="llvm..PPC..LBZU8">LBZU8</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LBZUX8" title='llvm::PPC::LBZUX8' data-ref="llvm::PPC::LBZUX8" data-ref-filename="llvm..PPC..LBZUX8">LBZUX8</a> ||</td></tr>
<tr><th id="5142">5142</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS_rec" title='llvm::PPC::ANDIS_rec' data-ref="llvm::PPC::ANDIS_rec" data-ref-filename="llvm..PPC..ANDIS_rec">ANDIS_rec</a> ||</td></tr>
<tr><th id="5143">5143</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ROTRWI" title='llvm::PPC::ROTRWI' data-ref="llvm::PPC::ROTRWI" data-ref-filename="llvm..PPC..ROTRWI">ROTRWI</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ROTRWI_rec" title='llvm::PPC::ROTRWI_rec' data-ref="llvm::PPC::ROTRWI_rec" data-ref-filename="llvm..PPC..ROTRWI_rec">ROTRWI_rec</a> ||</td></tr>
<tr><th id="5144">5144</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTLWI" title='llvm::PPC::EXTLWI' data-ref="llvm::PPC::EXTLWI" data-ref-filename="llvm..PPC..EXTLWI">EXTLWI</a> || <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::EXTLWI_rec" title='llvm::PPC::EXTLWI_rec' data-ref="llvm::PPC::EXTLWI_rec" data-ref-filename="llvm..PPC..EXTLWI_rec">EXTLWI_rec</a> ||</td></tr>
<tr><th id="5145">5145</th><td>      <a class="local col2 ref" href="#862Opcode" title='Opcode' data-ref="862Opcode" data-ref-filename="862Opcode">Opcode</a> == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MFVSRWZ" title='llvm::PPC::MFVSRWZ' data-ref="llvm::PPC::MFVSRWZ" data-ref-filename="llvm..PPC..MFVSRWZ">MFVSRWZ</a>)</td></tr>
<tr><th id="5146">5146</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5147">5147</th><td></td></tr>
<tr><th id="5148">5148</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5149">5149</th><td>}</td></tr>
<tr><th id="5150">5150</th><td></td></tr>
<tr><th id="5151">5151</th><td><i>// This function returns true if the input MachineInstr is a TOC save</i></td></tr>
<tr><th id="5152">5152</th><td><i>// instruction.</i></td></tr>
<tr><th id="5153">5153</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" title='llvm::PPCInstrInfo::isTOCSaveMI' data-ref="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm12PPCInstrInfo11isTOCSaveMIERKNS_12MachineInstrE">isTOCSaveMI</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="864MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="864MI" data-ref-filename="864MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5154">5154</th><td>  <b>if</b> (!<a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() || !<a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="5155">5155</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5156">5156</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="865TOCSaveOffset" title='TOCSaveOffset' data-type='unsigned int' data-ref="865TOCSaveOffset" data-ref-filename="865TOCSaveOffset">TOCSaveOffset</dfn> = <a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="virtual ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget16getFrameLoweringEv" title='llvm::PPCSubtarget::getFrameLowering' data-ref="_ZNK4llvm12PPCSubtarget16getFrameLoweringEv" data-ref-filename="_ZNK4llvm12PPCSubtarget16getFrameLoweringEv">getFrameLowering</a>()-&gt;<a class="ref fn" href="PPCFrameLowering.h.html#_ZNK4llvm16PPCFrameLowering16getTOCSaveOffsetEv" title='llvm::PPCFrameLowering::getTOCSaveOffset' data-ref="_ZNK4llvm16PPCFrameLowering16getTOCSaveOffsetEv" data-ref-filename="_ZNK4llvm16PPCFrameLowering16getTOCSaveOffsetEv">getTOCSaveOffset</a>();</td></tr>
<tr><th id="5157">5157</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="866StackOffset" title='StackOffset' data-type='unsigned int' data-ref="866StackOffset" data-ref-filename="866StackOffset">StackOffset</dfn> = <a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5158">5158</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="867StackReg" title='StackReg' data-type='llvm::Register' data-ref="867StackReg" data-ref-filename="867StackReg">StackReg</dfn> = <a class="local col4 ref" href="#864MI" title='MI' data-ref="864MI" data-ref-filename="864MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5159">5159</th><td>  <b>if</b> (<a class="local col7 ref" href="#867StackReg" title='StackReg' data-ref="867StackReg" data-ref-filename="867StackReg">StackReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X1" title='llvm::PPC::X1' data-ref="llvm::PPC::X1" data-ref-filename="llvm..PPC..X1">X1</a> &amp;&amp; <a class="local col6 ref" href="#866StackOffset" title='StackOffset' data-ref="866StackOffset" data-ref-filename="866StackOffset">StackOffset</a> == <a class="local col5 ref" href="#865TOCSaveOffset" title='TOCSaveOffset' data-ref="865TOCSaveOffset" data-ref-filename="865TOCSaveOffset">TOCSaveOffset</a>)</td></tr>
<tr><th id="5160">5160</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5161">5161</th><td></td></tr>
<tr><th id="5162">5162</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5163">5163</th><td>}</td></tr>
<tr><th id="5164">5164</th><td></td></tr>
<tr><th id="5165">5165</th><td><i  data-doc="MAX_DEPTH">// We limit the max depth to track incoming values of PHIs or binary ops</i></td></tr>
<tr><th id="5166">5166</th><td><i  data-doc="MAX_DEPTH">// (e.g. AND) to avoid excessive cost.</i></td></tr>
<tr><th id="5167">5167</th><td><em>const</em> <em>unsigned</em> <dfn class="tu decl def" id="MAX_DEPTH" title='MAX_DEPTH' data-type='const unsigned int' data-ref="MAX_DEPTH" data-ref-filename="MAX_DEPTH">MAX_DEPTH</dfn> = <var>1</var>;</td></tr>
<tr><th id="5168">5168</th><td></td></tr>
<tr><th id="5169">5169</th><td><em>bool</em></td></tr>
<tr><th id="5170">5170</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="868MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="868MI" data-ref-filename="868MI">MI</dfn>, <em>bool</em> <dfn class="local col9 decl" id="869SignExt" title='SignExt' data-type='bool' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</dfn>,</td></tr>
<tr><th id="5171">5171</th><td>                                   <em>const</em> <em>unsigned</em> <dfn class="local col0 decl" id="870Depth" title='Depth' data-type='const unsigned int' data-ref="870Depth" data-ref-filename="870Depth">Depth</dfn>) <em>const</em> {</td></tr>
<tr><th id="5172">5172</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="871MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="871MF" data-ref-filename="871MF">MF</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5173">5173</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="872MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="872MRI" data-ref-filename="872MRI">MRI</dfn> = &amp;<a class="local col1 ref" href="#871MF" title='MF' data-ref="871MF" data-ref-filename="871MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5174">5174</th><td></td></tr>
<tr><th id="5175">5175</th><td>  <i>// If we know this instruction returns sign- or zero-extended result,</i></td></tr>
<tr><th id="5176">5176</th><td><i>  // return true.</i></td></tr>
<tr><th id="5177">5177</th><td>  <b>if</b> (<a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a> ? <a class="tu ref fn" href="#_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" title='isSignExtendingOp' data-use='c' data-ref="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isSignExtendingOpRKN4llvm12MachineInstrE">isSignExtendingOp</a>(<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>):</td></tr>
<tr><th id="5178">5178</th><td>                <a class="tu ref fn" href="#_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" title='isZeroExtendingOp' data-use='c' data-ref="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE" data-ref-filename="_ZL17isZeroExtendingOpRKN4llvm12MachineInstrE">isZeroExtendingOp</a>(<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>))</td></tr>
<tr><th id="5179">5179</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5180">5180</th><td></td></tr>
<tr><th id="5181">5181</th><td>  <b>switch</b> (<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="5182">5182</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::COPY" title='llvm::PPC::COPY' data-ref="llvm::PPC::COPY" data-ref-filename="llvm..PPC..COPY">COPY</a>: {</td></tr>
<tr><th id="5183">5183</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="873SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="873SrcReg" data-ref-filename="873SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5184">5184</th><td></td></tr>
<tr><th id="5185">5185</th><td>    <i>// In both ELFv1 and v2 ABI, method parameters and the return value</i></td></tr>
<tr><th id="5186">5186</th><td><i>    // are sign- or zero-extended.</i></td></tr>
<tr><th id="5187">5187</th><td>    <b>if</b> (<a class="local col1 ref" href="#871MF" title='MF' data-ref="871MF" data-ref-filename="871MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" title='llvm::PPCSubtarget::isSVR4ABI' data-ref="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv" data-ref-filename="_ZNK4llvm12PPCSubtarget9isSVR4ABIEv">isSVR4ABI</a>()) {</td></tr>
<tr><th id="5188">5188</th><td>      <em>const</em> <a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a> *<dfn class="local col4 decl" id="874FuncInfo" title='FuncInfo' data-type='const llvm::PPCFunctionInfo *' data-ref="874FuncInfo" data-ref-filename="874FuncInfo">FuncInfo</dfn> = <a class="local col1 ref" href="#871MF" title='MF' data-ref="871MF" data-ref-filename="871MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZNK4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="PPCMachineFunctionInfo.h.html#llvm::PPCFunctionInfo" title='llvm::PPCFunctionInfo' data-ref="llvm::PPCFunctionInfo" data-ref-filename="llvm..PPCFunctionInfo">PPCFunctionInfo</a>&gt;();</td></tr>
<tr><th id="5189">5189</th><td>      <i>// We check the ZExt/SExt flags for a method parameter.</i></td></tr>
<tr><th id="5190">5190</th><td>      <b>if</b> (<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>() ==</td></tr>
<tr><th id="5191">5191</th><td>          &amp;<a class="local col1 ref" href="#871MF" title='MF' data-ref="871MF" data-ref-filename="871MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getEntryBlockEv" title='llvm::Function::getEntryBlock' data-ref="_ZNK4llvm8Function13getEntryBlockEv" data-ref-filename="_ZNK4llvm8Function13getEntryBlockEv">getEntryBlock</a>()) {</td></tr>
<tr><th id="5192">5192</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="875VReg" title='VReg' data-type='llvm::Register' data-ref="875VReg" data-ref-filename="875VReg">VReg</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5193">5193</th><td>        <b>if</b> (<a class="local col1 ref" href="#871MF" title='MF' data-ref="871MF" data-ref-filename="871MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZNK4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZNK4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo8isLiveInENS_8RegisterE" title='llvm::MachineRegisterInfo::isLiveIn' data-ref="_ZNK4llvm19MachineRegisterInfo8isLiveInENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo8isLiveInENS_8RegisterE">isLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#875VReg" title='VReg' data-ref="875VReg" data-ref-filename="875VReg">VReg</a>))</td></tr>
<tr><th id="5194">5194</th><td>          <b>return</b> <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a> ? <a class="local col4 ref" href="#874FuncInfo" title='FuncInfo' data-ref="874FuncInfo" data-ref-filename="874FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo12isLiveInSExtENS_8RegisterE" title='llvm::PPCFunctionInfo::isLiveInSExt' data-ref="_ZNK4llvm15PPCFunctionInfo12isLiveInSExtENS_8RegisterE" data-ref-filename="_ZNK4llvm15PPCFunctionInfo12isLiveInSExtENS_8RegisterE">isLiveInSExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#875VReg" title='VReg' data-ref="875VReg" data-ref-filename="875VReg">VReg</a>) :</td></tr>
<tr><th id="5195">5195</th><td>                           <a class="local col4 ref" href="#874FuncInfo" title='FuncInfo' data-ref="874FuncInfo" data-ref-filename="874FuncInfo">FuncInfo</a>-&gt;<a class="ref fn" href="PPCMachineFunctionInfo.h.html#_ZNK4llvm15PPCFunctionInfo12isLiveInZExtENS_8RegisterE" title='llvm::PPCFunctionInfo::isLiveInZExt' data-ref="_ZNK4llvm15PPCFunctionInfo12isLiveInZExtENS_8RegisterE" data-ref-filename="_ZNK4llvm15PPCFunctionInfo12isLiveInZExtENS_8RegisterE">isLiveInZExt</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#875VReg" title='VReg' data-ref="875VReg" data-ref-filename="875VReg">VReg</a>);</td></tr>
<tr><th id="5196">5196</th><td>      }</td></tr>
<tr><th id="5197">5197</th><td></td></tr>
<tr><th id="5198">5198</th><td>      <i>// For a method return value, we check the ZExt/SExt flags in attribute.</i></td></tr>
<tr><th id="5199">5199</th><td><i>      // We assume the following code sequence for method call.</i></td></tr>
<tr><th id="5200">5200</th><td><i>      //   ADJCALLSTACKDOWN 32, implicit dead %r1, implicit %r1</i></td></tr>
<tr><th id="5201">5201</th><td><i>      //   BL8_NOP @func,...</i></td></tr>
<tr><th id="5202">5202</th><td><i>      //   ADJCALLSTACKUP 32, 0, implicit dead %r1, implicit %r1</i></td></tr>
<tr><th id="5203">5203</th><td><i>      //   %5 = COPY %x3; G8RC:%5</i></td></tr>
<tr><th id="5204">5204</th><td>      <b>if</b> (<a class="local col3 ref" href="#873SrcReg" title='SrcReg' data-ref="873SrcReg" data-ref-filename="873SrcReg">SrcReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::X3" title='llvm::PPC::X3' data-ref="llvm::PPC::X3" data-ref-filename="llvm..PPC..X3">X3</a>) {</td></tr>
<tr><th id="5205">5205</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="876MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="876MBB" data-ref-filename="876MBB">MBB</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZNK4llvm12MachineInstr9getParentEv" data-ref-filename="_ZNK4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="5206">5206</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a> <dfn class="local col7 decl" id="877II" title='II' data-type='MachineBasicBlock::const_instr_iterator' data-ref="877II" data-ref-filename="877II">II</dfn> =</td></tr>
<tr><th id="5207">5207</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_instr_iterator" title='llvm::MachineBasicBlock::const_instr_iterator' data-type='Instructions::const_iterator' data-ref="llvm::MachineBasicBlock::const_instr_iterator" data-ref-filename="llvm..MachineBasicBlock..const_instr_iterator">const_instr_iterator</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>);</td></tr>
<tr><th id="5208">5208</th><td>        <b>if</b> (<a class="local col7 ref" href="#877II" title='II' data-ref="877II" data-ref-filename="877II">II</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col6 ref" href="#876MBB" title='MBB' data-ref="876MBB" data-ref-filename="876MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZNK4llvm17MachineBasicBlock11instr_beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>() &amp;&amp;</td></tr>
<tr><th id="5209">5209</th><td>            (<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col7 ref" href="#877II" title='II' data-ref="877II" data-ref-filename="877II">II</a>)<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ADJCALLSTACKUP" title='llvm::PPC::ADJCALLSTACKUP' data-ref="llvm::PPC::ADJCALLSTACKUP" data-ref-filename="llvm..PPC..ADJCALLSTACKUP">ADJCALLSTACKUP</a>) {</td></tr>
<tr><th id="5210">5210</th><td>          <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="878CallMI" title='CallMI' data-type='const llvm::MachineInstr &amp;' data-ref="878CallMI" data-ref-filename="878CallMI">CallMI</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a>(<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratormmEv" title='llvm::ilist_iterator::operator--' data-ref="_ZN4llvm14ilist_iteratormmEv" data-ref-filename="_ZN4llvm14ilist_iteratormmEv">--</a><a class="local col7 ref" href="#877II" title='II' data-ref="877II" data-ref-filename="877II">II</a>);</td></tr>
<tr><th id="5211">5211</th><td>          <b>if</b> (<a class="local col8 ref" href="#878CallMI" title='CallMI' data-ref="878CallMI" data-ref-filename="878CallMI">CallMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>() &amp;&amp; <a class="local col8 ref" href="#878CallMI" title='CallMI' data-ref="878CallMI" data-ref-filename="878CallMI">CallMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>()) {</td></tr>
<tr><th id="5212">5212</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a> *<dfn class="local col9 decl" id="879CalleeFn" title='CalleeFn' data-type='const llvm::Function *' data-ref="879CalleeFn" data-ref-filename="879CalleeFn">CalleeFn</dfn> =</td></tr>
<tr><th id="5213">5213</th><td>              <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function" data-ref-filename="llvm..Function">Function</a>&gt;(<a class="local col8 ref" href="#878CallMI" title='CallMI' data-ref="878CallMI" data-ref-filename="878CallMI">CallMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>());</td></tr>
<tr><th id="5214">5214</th><td>            <b>if</b> (!<a class="local col9 ref" href="#879CalleeFn" title='CalleeFn' data-ref="879CalleeFn" data-ref-filename="879CalleeFn">CalleeFn</a>)</td></tr>
<tr><th id="5215">5215</th><td>              <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5216">5216</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType" data-ref-filename="llvm..IntegerType">IntegerType</a> *<dfn class="local col0 decl" id="880IntTy" title='IntTy' data-type='const llvm::IntegerType *' data-ref="880IntTy" data-ref-filename="880IntTy">IntTy</dfn> =</td></tr>
<tr><th id="5217">5217</th><td>              <a class="ref fn" href="../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_" data-ref-filename="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../include/llvm/IR/DerivedTypes.h.html#llvm::IntegerType" title='llvm::IntegerType' data-ref="llvm::IntegerType" data-ref-filename="llvm..IntegerType">IntegerType</a>&gt;(<a class="local col9 ref" href="#879CalleeFn" title='CalleeFn' data-ref="879CalleeFn" data-ref-filename="879CalleeFn">CalleeFn</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getReturnTypeEv" title='llvm::Function::getReturnType' data-ref="_ZNK4llvm8Function13getReturnTypeEv" data-ref-filename="_ZNK4llvm8Function13getReturnTypeEv">getReturnType</a>());</td></tr>
<tr><th id="5218">5218</th><td>            <em>const</em> <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::AttributeSet" title='llvm::AttributeSet' data-ref="llvm::AttributeSet" data-ref-filename="llvm..AttributeSet">AttributeSet</a> &amp;<dfn class="local col1 decl" id="881Attrs" title='Attrs' data-type='const llvm::AttributeSet &amp;' data-ref="881Attrs" data-ref-filename="881Attrs">Attrs</dfn> =</td></tr>
<tr><th id="5219">5219</th><td>              <a class="local col9 ref" href="#879CalleeFn" title='CalleeFn' data-ref="879CalleeFn" data-ref-filename="879CalleeFn">CalleeFn</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function13getAttributesEv" title='llvm::Function::getAttributes' data-ref="_ZNK4llvm8Function13getAttributesEv" data-ref-filename="_ZNK4llvm8Function13getAttributesEv">getAttributes</a>().<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm13AttributeList16getRetAttributesEv" title='llvm::AttributeList::getRetAttributes' data-ref="_ZNK4llvm13AttributeList16getRetAttributesEv" data-ref-filename="_ZNK4llvm13AttributeList16getRetAttributesEv">getRetAttributes</a>();</td></tr>
<tr><th id="5220">5220</th><td>            <b>if</b> (<a class="local col0 ref" href="#880IntTy" title='IntTy' data-ref="880IntTy" data-ref-filename="880IntTy">IntTy</a> &amp;&amp; <a class="local col0 ref" href="#880IntTy" title='IntTy' data-ref="880IntTy" data-ref-filename="880IntTy">IntTy</a>-&gt;<a class="ref fn" href="../../../include/llvm/IR/DerivedTypes.h.html#_ZNK4llvm11IntegerType11getBitWidthEv" title='llvm::IntegerType::getBitWidth' data-ref="_ZNK4llvm11IntegerType11getBitWidthEv" data-ref-filename="_ZNK4llvm11IntegerType11getBitWidthEv">getBitWidth</a>() &lt;= <var>32</var>)</td></tr>
<tr><th id="5221">5221</th><td>              <b>return</b> <a class="local col1 ref" href="#881Attrs" title='Attrs' data-ref="881Attrs" data-ref-filename="881Attrs">Attrs</a>.<a class="ref fn" href="../../../include/llvm/IR/Attributes.h.html#_ZNK4llvm12AttributeSet12hasAttributeENS_9Attribute8AttrKindE" title='llvm::AttributeSet::hasAttribute' data-ref="_ZNK4llvm12AttributeSet12hasAttributeENS_9Attribute8AttrKindE" data-ref-filename="_ZNK4llvm12AttributeSet12hasAttributeENS_9Attribute8AttrKindE">hasAttribute</a>(<a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a> ? <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#54" title='llvm::Attribute::SExt' data-ref="llvm::Attribute::SExt" data-ref-filename="llvm..Attribute..SExt">SExt</a> :</td></tr>
<tr><th id="5222">5222</th><td>                                                  <a class="type" href="../../../include/llvm/IR/Attributes.h.html#llvm::Attribute" title='llvm::Attribute' data-ref="llvm::Attribute" data-ref-filename="llvm..Attribute">Attribute</a>::<a class="enum" href="../../../../build/include/llvm/IR/Attributes.inc.html#73" title='llvm::Attribute::ZExt' data-ref="llvm::Attribute::ZExt" data-ref-filename="llvm..Attribute..ZExt">ZExt</a>);</td></tr>
<tr><th id="5223">5223</th><td>          }</td></tr>
<tr><th id="5224">5224</th><td>        }</td></tr>
<tr><th id="5225">5225</th><td>      }</td></tr>
<tr><th id="5226">5226</th><td>    }</td></tr>
<tr><th id="5227">5227</th><td></td></tr>
<tr><th id="5228">5228</th><td>    <i>// If this is a copy from another register, we recursively check source.</i></td></tr>
<tr><th id="5229">5229</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#873SrcReg" title='SrcReg' data-ref="873SrcReg" data-ref-filename="873SrcReg">SrcReg</a>))</td></tr>
<tr><th id="5230">5230</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5231">5231</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="882SrcMI" title='SrcMI' data-type='const llvm::MachineInstr *' data-ref="882SrcMI" data-ref-filename="882SrcMI">SrcMI</dfn> = <a class="local col2 ref" href="#872MRI" title='MRI' data-ref="872MRI" data-ref-filename="872MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#873SrcReg" title='SrcReg' data-ref="873SrcReg" data-ref-filename="873SrcReg">SrcReg</a>);</td></tr>
<tr><th id="5232">5232</th><td>    <b>if</b> (<a class="local col2 ref" href="#882SrcMI" title='SrcMI' data-ref="882SrcMI" data-ref-filename="882SrcMI">SrcMI</a> != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>)</td></tr>
<tr><th id="5233">5233</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col2 ref" href="#882SrcMI" title='SrcMI' data-ref="882SrcMI" data-ref-filename="882SrcMI">SrcMI</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>);</td></tr>
<tr><th id="5234">5234</th><td></td></tr>
<tr><th id="5235">5235</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5236">5236</th><td>  }</td></tr>
<tr><th id="5237">5237</th><td></td></tr>
<tr><th id="5238">5238</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI_rec" title='llvm::PPC::ANDI_rec' data-ref="llvm::PPC::ANDI_rec" data-ref-filename="llvm..PPC..ANDI_rec">ANDI_rec</a>:</td></tr>
<tr><th id="5239">5239</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS_rec" title='llvm::PPC::ANDIS_rec' data-ref="llvm::PPC::ANDIS_rec" data-ref-filename="llvm..PPC..ANDIS_rec">ANDIS_rec</a>:</td></tr>
<tr><th id="5240">5240</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI" title='llvm::PPC::ORI' data-ref="llvm::PPC::ORI" data-ref-filename="llvm..PPC..ORI">ORI</a>:</td></tr>
<tr><th id="5241">5241</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORIS" title='llvm::PPC::ORIS' data-ref="llvm::PPC::ORIS" data-ref-filename="llvm..PPC..ORIS">ORIS</a>:</td></tr>
<tr><th id="5242">5242</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI" title='llvm::PPC::XORI' data-ref="llvm::PPC::XORI" data-ref-filename="llvm..PPC..XORI">XORI</a>:</td></tr>
<tr><th id="5243">5243</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORIS" title='llvm::PPC::XORIS' data-ref="llvm::PPC::XORIS" data-ref-filename="llvm..PPC..XORIS">XORIS</a>:</td></tr>
<tr><th id="5244">5244</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDI8_rec" title='llvm::PPC::ANDI8_rec' data-ref="llvm::PPC::ANDI8_rec" data-ref-filename="llvm..PPC..ANDI8_rec">ANDI8_rec</a>:</td></tr>
<tr><th id="5245">5245</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ANDIS8_rec" title='llvm::PPC::ANDIS8_rec' data-ref="llvm::PPC::ANDIS8_rec" data-ref-filename="llvm..PPC..ANDIS8_rec">ANDIS8_rec</a>:</td></tr>
<tr><th id="5246">5246</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORI8" title='llvm::PPC::ORI8' data-ref="llvm::PPC::ORI8" data-ref-filename="llvm..PPC..ORI8">ORI8</a>:</td></tr>
<tr><th id="5247">5247</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ORIS8" title='llvm::PPC::ORIS8' data-ref="llvm::PPC::ORIS8" data-ref-filename="llvm..PPC..ORIS8">ORIS8</a>:</td></tr>
<tr><th id="5248">5248</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORI8" title='llvm::PPC::XORI8' data-ref="llvm::PPC::XORI8" data-ref-filename="llvm..PPC..XORI8">XORI8</a>:</td></tr>
<tr><th id="5249">5249</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::XORIS8" title='llvm::PPC::XORIS8' data-ref="llvm::PPC::XORIS8" data-ref-filename="llvm..PPC..XORIS8">XORIS8</a>: {</td></tr>
<tr><th id="5250">5250</th><td>    <i>// logical operation with 16-bit immediate does not change the upper bits.</i></td></tr>
<tr><th id="5251">5251</th><td><i>    // So, we track the operand register as we do for register copy.</i></td></tr>
<tr><th id="5252">5252</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="883SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="883SrcReg" data-ref-filename="883SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5253">5253</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#883SrcReg" title='SrcReg' data-ref="883SrcReg" data-ref-filename="883SrcReg">SrcReg</a>))</td></tr>
<tr><th id="5254">5254</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5255">5255</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="884SrcMI" title='SrcMI' data-type='const llvm::MachineInstr *' data-ref="884SrcMI" data-ref-filename="884SrcMI">SrcMI</dfn> = <a class="local col2 ref" href="#872MRI" title='MRI' data-ref="872MRI" data-ref-filename="872MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#883SrcReg" title='SrcReg' data-ref="883SrcReg" data-ref-filename="883SrcReg">SrcReg</a>);</td></tr>
<tr><th id="5256">5256</th><td>    <b>if</b> (<a class="local col4 ref" href="#884SrcMI" title='SrcMI' data-ref="884SrcMI" data-ref-filename="884SrcMI">SrcMI</a> != <span class="macro" title="__null" data-ref="_M/NULL">NULL</span>)</td></tr>
<tr><th id="5257">5257</th><td>      <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col4 ref" href="#884SrcMI" title='SrcMI' data-ref="884SrcMI" data-ref-filename="884SrcMI">SrcMI</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>);</td></tr>
<tr><th id="5258">5258</th><td></td></tr>
<tr><th id="5259">5259</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5260">5260</th><td>  }</td></tr>
<tr><th id="5261">5261</th><td></td></tr>
<tr><th id="5262">5262</th><td>  <i>// If all incoming values are sign-/zero-extended,</i></td></tr>
<tr><th id="5263">5263</th><td><i>  // the output of OR, ISEL or PHI is also sign-/zero-extended.</i></td></tr>
<tr><th id="5264">5264</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR" title='llvm::PPC::OR' data-ref="llvm::PPC::OR" data-ref-filename="llvm..PPC..OR">OR</a>:</td></tr>
<tr><th id="5265">5265</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::OR8" title='llvm::PPC::OR8' data-ref="llvm::PPC::OR8" data-ref-filename="llvm..PPC..OR8">OR8</a>:</td></tr>
<tr><th id="5266">5266</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::ISEL" title='llvm::PPC::ISEL' data-ref="llvm::PPC::ISEL" data-ref-filename="llvm..PPC..ISEL">ISEL</a>:</td></tr>
<tr><th id="5267">5267</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>: {</td></tr>
<tr><th id="5268">5268</th><td>    <b>if</b> (<a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a> &gt;= <a class="tu ref" href="#MAX_DEPTH" title='MAX_DEPTH' data-use='r' data-ref="MAX_DEPTH" data-ref-filename="MAX_DEPTH">MAX_DEPTH</a>)</td></tr>
<tr><th id="5269">5269</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5270">5270</th><td></td></tr>
<tr><th id="5271">5271</th><td>    <i>// The input registers for PHI are operand 1, 3, ...</i></td></tr>
<tr><th id="5272">5272</th><td><i>    // The input registers for others are operand 1 and 2.</i></td></tr>
<tr><th id="5273">5273</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="885E" title='E' data-type='unsigned int' data-ref="885E" data-ref-filename="885E">E</dfn> = <var>3</var>, <dfn class="local col6 decl" id="886D" title='D' data-type='unsigned int' data-ref="886D" data-ref-filename="886D">D</dfn> = <var>1</var>;</td></tr>
<tr><th id="5274">5274</th><td>    <b>if</b> (<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::PHI" title='llvm::PPC::PHI' data-ref="llvm::PPC::PHI" data-ref-filename="llvm..PPC..PHI">PHI</a>) {</td></tr>
<tr><th id="5275">5275</th><td>      <a class="local col5 ref" href="#885E" title='E' data-ref="885E" data-ref-filename="885E">E</a> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="5276">5276</th><td>      <a class="local col6 ref" href="#886D" title='D' data-ref="886D" data-ref-filename="886D">D</a> = <var>2</var>;</td></tr>
<tr><th id="5277">5277</th><td>    }</td></tr>
<tr><th id="5278">5278</th><td></td></tr>
<tr><th id="5279">5279</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="887I" title='I' data-type='unsigned int' data-ref="887I" data-ref-filename="887I">I</dfn> = <var>1</var>; <a class="local col7 ref" href="#887I" title='I' data-ref="887I" data-ref-filename="887I">I</a> != <a class="local col5 ref" href="#885E" title='E' data-ref="885E" data-ref-filename="885E">E</a>; <a class="local col7 ref" href="#887I" title='I' data-ref="887I" data-ref-filename="887I">I</a> += <a class="local col6 ref" href="#886D" title='D' data-ref="886D" data-ref-filename="886D">D</a>) {</td></tr>
<tr><th id="5280">5280</th><td>      <b>if</b> (<a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#887I" title='I' data-ref="887I" data-ref-filename="887I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="5281">5281</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="888SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="888SrcReg" data-ref-filename="888SrcReg">SrcReg</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#887I" title='I' data-ref="887I" data-ref-filename="887I">I</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5282">5282</th><td>        <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#888SrcReg" title='SrcReg' data-ref="888SrcReg" data-ref-filename="888SrcReg">SrcReg</a>))</td></tr>
<tr><th id="5283">5283</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5284">5284</th><td>        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="889SrcMI" title='SrcMI' data-type='const llvm::MachineInstr *' data-ref="889SrcMI" data-ref-filename="889SrcMI">SrcMI</dfn> = <a class="local col2 ref" href="#872MRI" title='MRI' data-ref="872MRI" data-ref-filename="872MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#888SrcReg" title='SrcReg' data-ref="888SrcReg" data-ref-filename="888SrcReg">SrcReg</a>);</td></tr>
<tr><th id="5285">5285</th><td>        <b>if</b> (<a class="local col9 ref" href="#889SrcMI" title='SrcMI' data-ref="889SrcMI" data-ref-filename="889SrcMI">SrcMI</a> == <span class="macro" title="__null" data-ref="_M/NULL">NULL</span> || !<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col9 ref" href="#889SrcMI" title='SrcMI' data-ref="889SrcMI" data-ref-filename="889SrcMI">SrcMI</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>+<var>1</var>))</td></tr>
<tr><th id="5286">5286</th><td>          <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5287">5287</th><td>      }</td></tr>
<tr><th id="5288">5288</th><td>      <b>else</b></td></tr>
<tr><th id="5289">5289</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5290">5290</th><td>    }</td></tr>
<tr><th id="5291">5291</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5292">5292</th><td>  }</td></tr>
<tr><th id="5293">5293</th><td></td></tr>
<tr><th id="5294">5294</th><td>  <i>// If at least one of the incoming values of an AND is zero extended</i></td></tr>
<tr><th id="5295">5295</th><td><i>  // then the output is also zero-extended. If both of the incoming values</i></td></tr>
<tr><th id="5296">5296</th><td><i>  // are sign-extended then the output is also sign extended.</i></td></tr>
<tr><th id="5297">5297</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND" title='llvm::PPC::AND' data-ref="llvm::PPC::AND" data-ref-filename="llvm..PPC..AND">AND</a>:</td></tr>
<tr><th id="5298">5298</th><td>  <b>case</b> <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::AND8" title='llvm::PPC::AND8' data-ref="llvm::PPC::AND8" data-ref-filename="llvm..PPC..AND8">AND8</a>: {</td></tr>
<tr><th id="5299">5299</th><td>    <b>if</b> (<a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a> &gt;= <a class="tu ref" href="#MAX_DEPTH" title='MAX_DEPTH' data-use='r' data-ref="MAX_DEPTH" data-ref-filename="MAX_DEPTH">MAX_DEPTH</a>)</td></tr>
<tr><th id="5300">5300</th><td>       <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5301">5301</th><td></td></tr>
<tr><th id="5302">5302</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>1</var>).isReg() &amp;&amp; MI.getOperand(<var>2</var>).isReg());</td></tr>
<tr><th id="5303">5303</th><td></td></tr>
<tr><th id="5304">5304</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="890SrcReg1" title='SrcReg1' data-type='llvm::Register' data-ref="890SrcReg1" data-ref-filename="890SrcReg1">SrcReg1</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5305">5305</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="891SrcReg2" title='SrcReg2' data-type='llvm::Register' data-ref="891SrcReg2" data-ref-filename="891SrcReg2">SrcReg2</dfn> = <a class="local col8 ref" href="#868MI" title='MI' data-ref="868MI" data-ref-filename="868MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5306">5306</th><td></td></tr>
<tr><th id="5307">5307</th><td>    <b>if</b> (!<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#890SrcReg1" title='SrcReg1' data-ref="890SrcReg1" data-ref-filename="890SrcReg1">SrcReg1</a>) ||</td></tr>
<tr><th id="5308">5308</th><td>        !<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8Register17isVirtualRegisterEj" title='llvm::Register::isVirtualRegister' data-ref="_ZN4llvm8Register17isVirtualRegisterEj" data-ref-filename="_ZN4llvm8Register17isVirtualRegisterEj">isVirtualRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#891SrcReg2" title='SrcReg2' data-ref="891SrcReg2" data-ref-filename="891SrcReg2">SrcReg2</a>))</td></tr>
<tr><th id="5309">5309</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5310">5310</th><td></td></tr>
<tr><th id="5311">5311</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="892MISrc1" title='MISrc1' data-type='const llvm::MachineInstr *' data-ref="892MISrc1" data-ref-filename="892MISrc1">MISrc1</dfn> = <a class="local col2 ref" href="#872MRI" title='MRI' data-ref="872MRI" data-ref-filename="872MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#890SrcReg1" title='SrcReg1' data-ref="890SrcReg1" data-ref-filename="890SrcReg1">SrcReg1</a>);</td></tr>
<tr><th id="5312">5312</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="893MISrc2" title='MISrc2' data-type='const llvm::MachineInstr *' data-ref="893MISrc2" data-ref-filename="893MISrc2">MISrc2</dfn> = <a class="local col2 ref" href="#872MRI" title='MRI' data-ref="872MRI" data-ref-filename="872MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#891SrcReg2" title='SrcReg2' data-ref="891SrcReg2" data-ref-filename="891SrcReg2">SrcReg2</a>);</td></tr>
<tr><th id="5313">5313</th><td>    <b>if</b> (!<a class="local col2 ref" href="#892MISrc1" title='MISrc1' data-ref="892MISrc1" data-ref-filename="892MISrc1">MISrc1</a> || !<a class="local col3 ref" href="#893MISrc2" title='MISrc2' data-ref="893MISrc2" data-ref-filename="893MISrc2">MISrc2</a>)</td></tr>
<tr><th id="5314">5314</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5315">5315</th><td></td></tr>
<tr><th id="5316">5316</th><td>    <b>if</b>(<a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>)</td></tr>
<tr><th id="5317">5317</th><td>        <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col2 ref" href="#892MISrc1" title='MISrc1' data-ref="892MISrc1" data-ref-filename="892MISrc1">MISrc1</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>+<var>1</var>) &amp;&amp;</td></tr>
<tr><th id="5318">5318</th><td>               <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col3 ref" href="#893MISrc2" title='MISrc2' data-ref="893MISrc2" data-ref-filename="893MISrc2">MISrc2</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>+<var>1</var>);</td></tr>
<tr><th id="5319">5319</th><td>    <b>else</b></td></tr>
<tr><th id="5320">5320</th><td>        <b>return</b> <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col2 ref" href="#892MISrc1" title='MISrc1' data-ref="892MISrc1" data-ref-filename="892MISrc1">MISrc1</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>+<var>1</var>) ||</td></tr>
<tr><th id="5321">5321</th><td>               <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" title='llvm::PPCInstrInfo::isSignOrZeroExtended' data-ref="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj" data-ref-filename="_ZNK4llvm12PPCInstrInfo20isSignOrZeroExtendedERKNS_12MachineInstrEbj">isSignOrZeroExtended</a>(*<a class="local col3 ref" href="#893MISrc2" title='MISrc2' data-ref="893MISrc2" data-ref-filename="893MISrc2">MISrc2</a>, <a class="local col9 ref" href="#869SignExt" title='SignExt' data-ref="869SignExt" data-ref-filename="869SignExt">SignExt</a>, <a class="local col0 ref" href="#870Depth" title='Depth' data-ref="870Depth" data-ref-filename="870Depth">Depth</a>+<var>1</var>);</td></tr>
<tr><th id="5322">5322</th><td>  }</td></tr>
<tr><th id="5323">5323</th><td></td></tr>
<tr><th id="5324">5324</th><td>  <b>default</b>:</td></tr>
<tr><th id="5325">5325</th><td>    <b>break</b>;</td></tr>
<tr><th id="5326">5326</th><td>  }</td></tr>
<tr><th id="5327">5327</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5328">5328</th><td>}</td></tr>
<tr><th id="5329">5329</th><td></td></tr>
<tr><th id="5330">5330</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="894Opcode" title='Opcode' data-type='unsigned int' data-ref="894Opcode" data-ref-filename="894Opcode">Opcode</dfn>) <em>const</em> {</td></tr>
<tr><th id="5331">5331</th><td>  <b>return</b> (<a class="local col4 ref" href="#894Opcode" title='Opcode' data-ref="894Opcode" data-ref-filename="894Opcode">Opcode</a> == (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ8" title='llvm::PPC::BDNZ8' data-ref="llvm::PPC::BDNZ8" data-ref-filename="llvm..PPC..BDNZ8">BDNZ8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::BDNZ" title='llvm::PPC::BDNZ' data-ref="llvm::PPC::BDNZ" data-ref-filename="llvm..PPC..BDNZ">BDNZ</a>));</td></tr>
<tr><th id="5332">5332</th><td>}</td></tr>
<tr><th id="5333">5333</th><td></td></tr>
<tr><th id="5334">5334</th><td><b>namespace</b> {</td></tr>
<tr><th id="5335">5335</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::PPCPipelinerLoopInfo" title='(anonymous namespace)::PPCPipelinerLoopInfo' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo">PPCPipelinerLoopInfo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::PipelinerLoopInfo" title='llvm::TargetInstrInfo::PipelinerLoopInfo' data-ref="llvm::TargetInstrInfo::PipelinerLoopInfo" data-ref-filename="llvm..TargetInstrInfo..PipelinerLoopInfo">PipelinerLoopInfo</a> {</td></tr>
<tr><th id="5336">5336</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" title='(anonymous namespace)::PPCPipelinerLoopInfo::Loop' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..Loop">Loop</dfn>, *<dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" title='(anonymous namespace)::PPCPipelinerLoopInfo::EndLoop' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..EndLoop">EndLoop</dfn>, *<dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</dfn>;</td></tr>
<tr><th id="5337">5337</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::MF" title='(anonymous namespace)::PPCPipelinerLoopInfo::MF' data-type='llvm::MachineFunction *' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::MF" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..MF">MF</dfn>;</td></tr>
<tr><th id="5338">5338</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::TII" title='(anonymous namespace)::PPCPipelinerLoopInfo::TII' data-type='const llvm::TargetInstrInfo *' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TII" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TII">TII</dfn>;</td></tr>
<tr><th id="5339">5339</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::TripCount' data-type='int64_t' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TripCount">TripCount</dfn>;</td></tr>
<tr><th id="5340">5340</th><td></td></tr>
<tr><th id="5341">5341</th><td><b>public</b>:</td></tr>
<tr><th id="5342">5342</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfoC1EPN4llvm12MachineInstrES3_S3_" title='(anonymous namespace)::PPCPipelinerLoopInfo::PPCPipelinerLoopInfo' data-type='void (anonymous namespace)::PPCPipelinerLoopInfo::PPCPipelinerLoopInfo(llvm::MachineInstr * Loop, llvm::MachineInstr * EndLoop, llvm::MachineInstr * LoopCount)' data-ref="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfoC1EPN4llvm12MachineInstrES3_S3_" data-ref-filename="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfoC1EPN4llvm12MachineInstrES3_S3_">PPCPipelinerLoopInfo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="895Loop" title='Loop' data-type='llvm::MachineInstr *' data-ref="895Loop" data-ref-filename="895Loop">Loop</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="896EndLoop" title='EndLoop' data-type='llvm::MachineInstr *' data-ref="896EndLoop" data-ref-filename="896EndLoop">EndLoop</dfn>,</td></tr>
<tr><th id="5343">5343</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="897LoopCount" title='LoopCount' data-type='llvm::MachineInstr *' data-ref="897LoopCount" data-ref-filename="897LoopCount">LoopCount</dfn>)</td></tr>
<tr><th id="5344">5344</th><td>      : <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" title='(anonymous namespace)::PPCPipelinerLoopInfo::Loop' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..Loop">Loop</a>(<a class="local col5 ref" href="#895Loop" title='Loop' data-ref="895Loop" data-ref-filename="895Loop">Loop</a>), <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" title='(anonymous namespace)::PPCPipelinerLoopInfo::EndLoop' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..EndLoop">EndLoop</a>(<a class="local col6 ref" href="#896EndLoop" title='EndLoop' data-ref="896EndLoop" data-ref-filename="896EndLoop">EndLoop</a>), <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>(<a class="local col7 ref" href="#897LoopCount" title='LoopCount' data-ref="897LoopCount" data-ref-filename="897LoopCount">LoopCount</a>),</td></tr>
<tr><th id="5345">5345</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::MF" title='(anonymous namespace)::PPCPipelinerLoopInfo::MF' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::MF" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..MF">MF</a>(<a class="local col5 ref" href="#895Loop" title='Loop' data-ref="895Loop" data-ref-filename="895Loop">Loop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()),</td></tr>
<tr><th id="5346">5346</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::TII" title='(anonymous namespace)::PPCPipelinerLoopInfo::TII' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TII" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TII">TII</a>(<a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::MF" title='(anonymous namespace)::PPCPipelinerLoopInfo::MF' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::MF" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>()) {</td></tr>
<tr><th id="5347">5347</th><td>    <i>// Inspect the Loop instruction up-front, as it may be deleted when we call</i></td></tr>
<tr><th id="5348">5348</th><td><i>    // createTripCountGreaterCondition.</i></td></tr>
<tr><th id="5349">5349</th><td>    <b>if</b> (<a class="local col7 ref" href="#897LoopCount" title='LoopCount' data-ref="897LoopCount" data-ref-filename="897LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> || <a class="local col7 ref" href="#897LoopCount" title='LoopCount' data-ref="897LoopCount" data-ref-filename="897LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>)</td></tr>
<tr><th id="5350">5350</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::TripCount' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TripCount">TripCount</a> = <a class="local col7 ref" href="#897LoopCount" title='LoopCount' data-ref="897LoopCount" data-ref-filename="897LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5351">5351</th><td>    <b>else</b></td></tr>
<tr><th id="5352">5352</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::TripCount' data-use='w' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TripCount">TripCount</a> = -<var>1</var>;</td></tr>
<tr><th id="5353">5353</th><td>  }</td></tr>
<tr><th id="5354">5354</th><td></td></tr>
<tr><th id="5355">5355</th><td>  <em>bool</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_120PPCPipelinerLoopInfo25shouldIgnoreForPipeliningEPKN4llvm12MachineInstrE" title='(anonymous namespace)::PPCPipelinerLoopInfo::shouldIgnoreForPipelining' data-type='bool (anonymous namespace)::PPCPipelinerLoopInfo::shouldIgnoreForPipelining(const llvm::MachineInstr * MI) const' data-ref="_ZNK12_GLOBAL__N_120PPCPipelinerLoopInfo25shouldIgnoreForPipeliningEPKN4llvm12MachineInstrE" data-ref-filename="_ZNK12_GLOBAL__N_120PPCPipelinerLoopInfo25shouldIgnoreForPipeliningEPKN4llvm12MachineInstrE">shouldIgnoreForPipelining</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="898MI" title='MI' data-type='const llvm::MachineInstr *' data-ref="898MI" data-ref-filename="898MI">MI</dfn>) <em>const</em> override {</td></tr>
<tr><th id="5356">5356</th><td>    <i>// Only ignore the terminator.</i></td></tr>
<tr><th id="5357">5357</th><td>    <b>return</b> <a class="local col8 ref" href="#898MI" title='MI' data-ref="898MI" data-ref-filename="898MI">MI</a> == <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" title='(anonymous namespace)::PPCPipelinerLoopInfo::EndLoop' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::EndLoop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..EndLoop">EndLoop</a>;</td></tr>
<tr><th id="5358">5358</th><td>  }</td></tr>
<tr><th id="5359">5359</th><td></td></tr>
<tr><th id="5360">5360</th><td>  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::Optional" title='llvm::Optional' data-ref="llvm::Optional" data-ref-filename="llvm..Optional">Optional</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="5361">5361</th><td>  <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo31createTripCountGreaterConditionEiRN4llvm17MachineBasicBlockERNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::PPCPipelinerLoopInfo::createTripCountGreaterCondition' data-type='Optional&lt;bool&gt; (anonymous namespace)::PPCPipelinerLoopInfo::createTripCountGreaterCondition(int TC, llvm::MachineBasicBlock &amp; MBB, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Cond)' data-ref="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo31createTripCountGreaterConditionEiRN4llvm17MachineBasicBlockERNS1_15SmallVectorImplINS1_14MachineOperandEEE" data-ref-filename="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo31createTripCountGreaterConditionEiRN4llvm17MachineBasicBlockERNS1_15SmallVectorImplINS1_14MachineOperandEEE">createTripCountGreaterCondition</dfn>(<em>int</em> <dfn class="local col9 decl" id="899TC" title='TC' data-type='int' data-ref="899TC" data-ref-filename="899TC">TC</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="900MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="900MBB" data-ref-filename="900MBB">MBB</dfn>,</td></tr>
<tr><th id="5362">5362</th><td>                                  <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="901Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="901Cond" data-ref-filename="901Cond">Cond</dfn>) override {</td></tr>
<tr><th id="5363">5363</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::TripCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TripCount">TripCount</a> == -<var>1</var>) {</td></tr>
<tr><th id="5364">5364</th><td>      <i>// Since BDZ/BDZ8 that we will insert will also decrease the ctr by 1,</i></td></tr>
<tr><th id="5365">5365</th><td><i>      // so we don't need to generate any thing here.</i></td></tr>
<tr><th id="5366">5366</th><td>      <a class="local col1 ref" href="#901Cond" title='Cond' data-ref="901Cond" data-ref-filename="901Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateImmEl" title='llvm::MachineOperand::CreateImm' data-ref="_ZN4llvm14MachineOperand9CreateImmEl" data-ref-filename="_ZN4llvm14MachineOperand9CreateImmEl">CreateImm</a>(<var>0</var>));</td></tr>
<tr><th id="5367">5367</th><td>      <a class="local col1 ref" href="#901Cond" title='Cond' data-ref="901Cond" data-ref-filename="901Cond">Cond</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" title='llvm::MachineOperand::CreateReg' data-ref="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb" data-ref-filename="_ZN4llvm14MachineOperand9CreateRegENS_8RegisterEbbbbbbjbbb">CreateReg</a>(</td></tr>
<tr><th id="5368">5368</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::MF" title='(anonymous namespace)::PPCPipelinerLoopInfo::MF' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::MF" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="PPCSubtarget.h.html#llvm::PPCSubtarget" title='llvm::PPCSubtarget' data-ref="llvm::PPCSubtarget" data-ref-filename="llvm..PPCSubtarget">PPCSubtarget</a>&gt;().<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR8" title='llvm::PPC::CTR8' data-ref="llvm::PPC::CTR8" data-ref-filename="llvm..PPC..CTR8">CTR8</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenRegisterInfo.inc.html#llvm::PPC::CTR" title='llvm::PPC::CTR' data-ref="llvm::PPC::CTR" data-ref-filename="llvm..PPC..CTR">CTR</a>,</td></tr>
<tr><th id="5369">5369</th><td>          <b>true</b>));</td></tr>
<tr><th id="5370">5370</th><td>      <b>return</b> <a class="ref fn" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1Ev" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1Ev" data-ref-filename="_ZN4llvm8OptionalC1Ev">{</a>};</td></tr>
<tr><th id="5371">5371</th><td>    }</td></tr>
<tr><th id="5372">5372</th><td></td></tr>
<tr><th id="5373">5373</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/Optional.h.html#_ZN4llvm8OptionalC1EOT_" title='llvm::Optional::Optional&lt;T&gt;' data-ref="_ZN4llvm8OptionalC1EOT_" data-ref-filename="_ZN4llvm8OptionalC1EOT_"></a><a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::TripCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::TripCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..TripCount">TripCount</a> &gt; <a class="local col9 ref" href="#899TC" title='TC' data-ref="899TC" data-ref-filename="899TC">TC</a>;</td></tr>
<tr><th id="5374">5374</th><td>  }</td></tr>
<tr><th id="5375">5375</th><td></td></tr>
<tr><th id="5376">5376</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo12setPreheaderEPN4llvm17MachineBasicBlockE" title='(anonymous namespace)::PPCPipelinerLoopInfo::setPreheader' data-type='void (anonymous namespace)::PPCPipelinerLoopInfo::setPreheader(llvm::MachineBasicBlock * NewPreheader)' data-ref="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo12setPreheaderEPN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo12setPreheaderEPN4llvm17MachineBasicBlockE">setPreheader</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="902NewPreheader" title='NewPreheader' data-type='llvm::MachineBasicBlock *' data-ref="902NewPreheader" data-ref-filename="902NewPreheader">NewPreheader</dfn>) override {</td></tr>
<tr><th id="5377">5377</th><td>    <i>// Do nothing. We want the LOOP setup instruction to stay in the *old*</i></td></tr>
<tr><th id="5378">5378</th><td><i>    // preheader, so we can use BDZ in the prologs to adapt the loop trip count.</i></td></tr>
<tr><th id="5379">5379</th><td>  }</td></tr>
<tr><th id="5380">5380</th><td></td></tr>
<tr><th id="5381">5381</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo15adjustTripCountEi" title='(anonymous namespace)::PPCPipelinerLoopInfo::adjustTripCount' data-type='void (anonymous namespace)::PPCPipelinerLoopInfo::adjustTripCount(int TripCountAdjust)' data-ref="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo15adjustTripCountEi" data-ref-filename="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo15adjustTripCountEi">adjustTripCount</dfn>(<em>int</em> <dfn class="local col3 decl" id="903TripCountAdjust" title='TripCountAdjust' data-type='int' data-ref="903TripCountAdjust" data-ref-filename="903TripCountAdjust">TripCountAdjust</dfn>) override {</td></tr>
<tr><th id="5382">5382</th><td>    <i>// If the loop trip count is a compile-time value, then just change the</i></td></tr>
<tr><th id="5383">5383</th><td><i>    // value.</i></td></tr>
<tr><th id="5384">5384</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI8" title='llvm::PPC::LI8' data-ref="llvm::PPC::LI8" data-ref-filename="llvm..PPC..LI8">LI8</a> ||</td></tr>
<tr><th id="5385">5385</th><td>        <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::LI" title='llvm::PPC::LI' data-ref="llvm::PPC::LI" data-ref-filename="llvm..PPC..LI">LI</a>) {</td></tr>
<tr><th id="5386">5386</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col4 decl" id="904TripCount" title='TripCount' data-type='int64_t' data-ref="904TripCount" data-ref-filename="904TripCount">TripCount</dfn> = <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() + <a class="local col3 ref" href="#903TripCountAdjust" title='TripCountAdjust' data-ref="903TripCountAdjust" data-ref-filename="903TripCountAdjust">TripCountAdjust</a>;</td></tr>
<tr><th id="5387">5387</th><td>      <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl" data-ref-filename="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col4 ref" href="#904TripCount" title='TripCount' data-ref="904TripCount" data-ref-filename="904TripCount">TripCount</a>);</td></tr>
<tr><th id="5388">5388</th><td>      <b>return</b>;</td></tr>
<tr><th id="5389">5389</th><td>    }</td></tr>
<tr><th id="5390">5390</th><td></td></tr>
<tr><th id="5391">5391</th><td>    <i>// Since BDZ/BDZ8 that we will insert will also decrease the ctr by 1,</i></td></tr>
<tr><th id="5392">5392</th><td><i>    // so we don't need to generate any thing here.</i></td></tr>
<tr><th id="5393">5393</th><td>  }</td></tr>
<tr><th id="5394">5394</th><td></td></tr>
<tr><th id="5395">5395</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo8disposedEv" title='(anonymous namespace)::PPCPipelinerLoopInfo::disposed' data-type='void (anonymous namespace)::PPCPipelinerLoopInfo::disposed()' data-ref="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo8disposedEv" data-ref-filename="_ZN12_GLOBAL__N_120PPCPipelinerLoopInfo8disposedEv">disposed</dfn>() override {</td></tr>
<tr><th id="5396">5396</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" title='(anonymous namespace)::PPCPipelinerLoopInfo::Loop' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::Loop" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..Loop">Loop</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5397">5397</th><td>    <i>// Ensure the loop setup instruction is deleted too.</i></td></tr>
<tr><th id="5398">5398</th><td>    <a class="tu member field" href="#(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" title='(anonymous namespace)::PPCPipelinerLoopInfo::LoopCount' data-use='r' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo::LoopCount" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo..LoopCount">LoopCount</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="5399">5399</th><td>  }</td></tr>
<tr><th id="5400">5400</th><td>};</td></tr>
<tr><th id="5401">5401</th><td>} <i>// namespace</i></td></tr>
<tr><th id="5402">5402</th><td></td></tr>
<tr><th id="5403">5403</th><td><span class="namespace">std::</span><span class='type' title='std::unique_ptr' data-ref="std::unique_ptr" data-ref-filename="std..unique_ptr">unique_ptr</span>&lt;<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::PipelinerLoopInfo" title='llvm::TargetInstrInfo::PipelinerLoopInfo' data-ref="llvm::TargetInstrInfo::PipelinerLoopInfo" data-ref-filename="llvm..TargetInstrInfo..PipelinerLoopInfo">PipelinerLoopInfo</a>&gt;</td></tr>
<tr><th id="5404">5404</th><td><a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE" title='llvm::PPCInstrInfo::analyzeLoopForPipelining' data-ref="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE" data-ref-filename="_ZNK4llvm12PPCInstrInfo24analyzeLoopForPipeliningEPNS_17MachineBasicBlockE">analyzeLoopForPipelining</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="905LoopBB" title='LoopBB' data-type='llvm::MachineBasicBlock *' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</dfn>) <em>const</em> {</td></tr>
<tr><th id="5405">5405</th><td>  <i>// We really "analyze" only hardware loops right now.</i></td></tr>
<tr><th id="5406">5406</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="906I" title='I' data-type='MachineBasicBlock::iterator' data-ref="906I" data-ref-filename="906I">I</dfn> = <a class="local col5 ref" href="#905LoopBB" title='LoopBB' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" title='llvm::MachineBasicBlock::getFirstTerminator' data-ref="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18getFirstTerminatorEv">getFirstTerminator</a>();</td></tr>
<tr><th id="5407">5407</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="907Preheader" title='Preheader' data-type='llvm::MachineBasicBlock *' data-ref="907Preheader" data-ref-filename="907Preheader">Preheader</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col5 ref" href="#905LoopBB" title='LoopBB' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="5408">5408</th><td>  <b>if</b> (<a class="local col7 ref" href="#907Preheader" title='Preheader' data-ref="907Preheader" data-ref-filename="907Preheader">Preheader</a> == <a class="local col5 ref" href="#905LoopBB" title='LoopBB' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</a>)</td></tr>
<tr><th id="5409">5409</th><td>    <a class="local col7 ref" href="#907Preheader" title='Preheader' data-ref="907Preheader" data-ref-filename="907Preheader">Preheader</a> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col5 ref" href="#905LoopBB" title='LoopBB' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>());</td></tr>
<tr><th id="5410">5410</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col8 decl" id="908MF" title='MF' data-type='llvm::MachineFunction *' data-ref="908MF" data-ref-filename="908MF">MF</dfn> = <a class="local col7 ref" href="#907Preheader" title='Preheader' data-ref="907Preheader" data-ref-filename="907Preheader">Preheader</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="5411">5411</th><td></td></tr>
<tr><th id="5412">5412</th><td>  <b>if</b> (<a class="local col6 ref" href="#906I" title='I' data-ref="906I" data-ref-filename="906I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#905LoopBB" title='LoopBB' data-ref="905LoopBB" data-ref-filename="905LoopBB">LoopBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo6isBDNZEj" title='llvm::PPCInstrInfo::isBDNZ' data-ref="_ZNK4llvm12PPCInstrInfo6isBDNZEj" data-ref-filename="_ZNK4llvm12PPCInstrInfo6isBDNZEj">isBDNZ</a>(<a class="local col6 ref" href="#906I" title='I' data-ref="906I" data-ref-filename="906I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())) {</td></tr>
<tr><th id="5413">5413</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm11SmallPtrSetC1Ev" title='llvm::SmallPtrSet::SmallPtrSet&lt;PtrType, SmallSize&gt;' data-ref="_ZN4llvm11SmallPtrSetC1Ev" data-ref-filename="_ZN4llvm11SmallPtrSetC1Ev"></a><dfn class="local col9 decl" id="909Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt;' data-ref="909Visited" data-ref-filename="909Visited">Visited</dfn>;</td></tr>
<tr><th id="5414">5414</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="910LoopInst" title='LoopInst' data-type='llvm::MachineInstr *' data-ref="910LoopInst" data-ref-filename="910LoopInst"><a class="local col0 ref" href="#910LoopInst" title='LoopInst' data-ref="910LoopInst" data-ref-filename="910LoopInst">LoopInst</a></dfn> = <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE">findLoopInstr</a>(<span class='refarg'>*<a class="local col7 ref" href="#907Preheader" title='Preheader' data-ref="907Preheader" data-ref-filename="907Preheader">Preheader</a></span>, <span class='refarg'><a class="local col9 ref" href="#909Visited" title='Visited' data-ref="909Visited" data-ref-filename="909Visited">Visited</a></span>)) {</td></tr>
<tr><th id="5415">5415</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="911LoopCountReg" title='LoopCountReg' data-type='llvm::Register' data-ref="911LoopCountReg" data-ref-filename="911LoopCountReg">LoopCountReg</dfn> = <a class="local col0 ref" href="#910LoopInst" title='LoopInst' data-ref="910LoopInst" data-ref-filename="910LoopInst">LoopInst</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="5416">5416</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> &amp;<dfn class="local col2 decl" id="912MRI" title='MRI' data-type='llvm::MachineRegisterInfo &amp;' data-ref="912MRI" data-ref-filename="912MRI">MRI</dfn> = <a class="local col8 ref" href="#908MF" title='MF' data-ref="908MF" data-ref-filename="908MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="5417">5417</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="913LoopCount" title='LoopCount' data-type='llvm::MachineInstr *' data-ref="913LoopCount" data-ref-filename="913LoopCount">LoopCount</dfn> = <a class="local col2 ref" href="#912MRI" title='MRI' data-ref="912MRI" data-ref-filename="912MRI">MRI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#911LoopCountReg" title='LoopCountReg' data-ref="911LoopCountReg" data-ref-filename="911LoopCountReg">LoopCountReg</a>);</td></tr>
<tr><th id="5418">5418</th><td>      <b>return</b> <span class='tu ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-use='c' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E" data-ref-filename="_ZNSt10unique_ptrC1EOSt10unique_ptrITL0__TL0_0_E"></span><span class="namespace">std::</span><span class='tu ref fn' title='std::make_unique' data-use='c' data-ref="_ZSt11make_uniqueDpOT0_" data-ref-filename="_ZSt11make_uniqueDpOT0_">make_unique</span>&lt;<a class="tu type" href="#(anonymousnamespace)::PPCPipelinerLoopInfo" title='(anonymous namespace)::PPCPipelinerLoopInfo' data-ref="(anonymousnamespace)::PPCPipelinerLoopInfo" data-ref-filename="(anonymousnamespace)..PPCPipelinerLoopInfo">PPCPipelinerLoopInfo</a>&gt;(<span class='refarg'><a class="local col0 ref" href="#910LoopInst" title='LoopInst' data-ref="910LoopInst" data-ref-filename="910LoopInst">LoopInst</a></span>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#906I" title='I' data-ref="906I" data-ref-filename="906I">I</a>, <span class='refarg'><a class="local col3 ref" href="#913LoopCount" title='LoopCount' data-ref="913LoopCount" data-ref-filename="913LoopCount">LoopCount</a></span>);</td></tr>
<tr><th id="5419">5419</th><td>    }</td></tr>
<tr><th id="5420">5420</th><td>  }</td></tr>
<tr><th id="5421">5421</th><td>  <b>return</b> <span class='ref fn fake' title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EDn" data-ref-filename="_ZNSt10unique_ptrC1EDn"></span><b>nullptr</b>;</td></tr>
<tr><th id="5422">5422</th><td>}</td></tr>
<tr><th id="5423">5423</th><td></td></tr>
<tr><th id="5424">5424</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" title='llvm::PPCInstrInfo::findLoopInstr' data-ref="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE" data-ref-filename="_ZNK4llvm12PPCInstrInfo13findLoopInstrERNS_17MachineBasicBlockERNS_11SmallPtrSetIPS1_Lj8EEE">findLoopInstr</dfn>(</td></tr>
<tr><th id="5425">5425</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="914PreHeader" title='PreHeader' data-type='llvm::MachineBasicBlock &amp;' data-ref="914PreHeader" data-ref-filename="914PreHeader">PreHeader</dfn>,</td></tr>
<tr><th id="5426">5426</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallPtrSet.h.html#llvm::SmallPtrSet" title='llvm::SmallPtrSet' data-ref="llvm::SmallPtrSet" data-ref-filename="llvm..SmallPtrSet">SmallPtrSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>8</var>&gt; &amp;<dfn class="local col5 decl" id="915Visited" title='Visited' data-type='SmallPtrSet&lt;llvm::MachineBasicBlock *, 8&gt; &amp;' data-ref="915Visited" data-ref-filename="915Visited">Visited</dfn>) <em>const</em> {</td></tr>
<tr><th id="5427">5427</th><td></td></tr>
<tr><th id="5428">5428</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="916LOOPi" title='LOOPi' data-type='unsigned int' data-ref="916LOOPi" data-ref-filename="916LOOPi">LOOPi</dfn> = (<a class="member field" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo::Subtarget" title='llvm::PPCInstrInfo::Subtarget' data-ref="llvm::PPCInstrInfo::Subtarget" data-ref-filename="llvm..PPCInstrInfo..Subtarget">Subtarget</a>.<a class="ref fn" href="PPCSubtarget.h.html#_ZNK4llvm12PPCSubtarget7isPPC64Ev" title='llvm::PPCSubtarget::isPPC64' data-ref="_ZNK4llvm12PPCSubtarget7isPPC64Ev" data-ref-filename="_ZNK4llvm12PPCSubtarget7isPPC64Ev">isPPC64</a>() ? <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTCTR8loop" title='llvm::PPC::MTCTR8loop' data-ref="llvm::PPC::MTCTR8loop" data-ref-filename="llvm..PPC..MTCTR8loop">MTCTR8loop</a> : <span class="namespace">PPC::</span><a class="enum" href="../../../../build/lib/Target/PowerPC/PPCGenInstrInfo.inc.html#llvm::PPC::MTCTRloop" title='llvm::PPC::MTCTRloop' data-ref="llvm::PPC::MTCTRloop" data-ref-filename="llvm..PPC..MTCTRloop">MTCTRloop</a>);</td></tr>
<tr><th id="5429">5429</th><td></td></tr>
<tr><th id="5430">5430</th><td>  <i>// The loop set-up instruction should be in preheader</i></td></tr>
<tr><th id="5431">5431</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col7 decl" id="917I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="917I" data-ref-filename="917I">I</dfn> : <a class="local col4 ref" href="#914PreHeader" title='PreHeader' data-ref="914PreHeader" data-ref-filename="914PreHeader">PreHeader</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>())</td></tr>
<tr><th id="5432">5432</th><td>    <b>if</b> (<a class="local col7 ref" href="#917I" title='I' data-ref="917I" data-ref-filename="917I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col6 ref" href="#916LOOPi" title='LOOPi' data-ref="916LOOPi" data-ref-filename="916LOOPi">LOOPi</a>)</td></tr>
<tr><th id="5433">5433</th><td>      <b>return</b> &amp;<a class="local col7 ref" href="#917I" title='I' data-ref="917I" data-ref-filename="917I">I</a>;</td></tr>
<tr><th id="5434">5434</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="5435">5435</th><td>}</td></tr>
<tr><th id="5436">5436</th><td></td></tr>
<tr><th id="5437">5437</th><td><i>// Return true if get the base operand, byte offset of an instruction and the</i></td></tr>
<tr><th id="5438">5438</th><td><i>// memory width. Width is the size of memory that is being loaded/stored.</i></td></tr>
<tr><th id="5439">5439</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="decl def fn" id="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</dfn>(</td></tr>
<tr><th id="5440">5440</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="918LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *&amp;<dfn class="local col9 decl" id="919BaseReg" title='BaseReg' data-type='const llvm::MachineOperand *&amp;' data-ref="919BaseReg" data-ref-filename="919BaseReg">BaseReg</dfn>, <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="920Offset" title='Offset' data-type='int64_t &amp;' data-ref="920Offset" data-ref-filename="920Offset">Offset</dfn>,</td></tr>
<tr><th id="5441">5441</th><td>    <em>unsigned</em> &amp;<dfn class="local col1 decl" id="921Width" title='Width' data-type='unsigned int &amp;' data-ref="921Width" data-ref-filename="921Width">Width</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="922TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="922TRI" data-ref-filename="922TRI">TRI</dfn>) <em>const</em> {</td></tr>
<tr><th id="5442">5442</th><td>  <b>if</b> (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>() || <a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" title='llvm::MachineInstr::getNumExplicitOperands' data-ref="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr22getNumExplicitOperandsEv">getNumExplicitOperands</a>() != <var>3</var>)</td></tr>
<tr><th id="5443">5443</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5444">5444</th><td></td></tr>
<tr><th id="5445">5445</th><td>  <i>// Handle only loads/stores with base register followed by immediate offset.</i></td></tr>
<tr><th id="5446">5446</th><td>  <b>if</b> (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="5447">5447</th><td>      (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()))</td></tr>
<tr><th id="5448">5448</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5449">5449</th><td>  <b>if</b> (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="5450">5450</th><td>      (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; !<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv" data-ref-filename="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>()))</td></tr>
<tr><th id="5451">5451</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5452">5452</th><td></td></tr>
<tr><th id="5453">5453</th><td>  <b>if</b> (!<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16hasOneMemOperandEv" title='llvm::MachineInstr::hasOneMemOperand' data-ref="_ZNK4llvm12MachineInstr16hasOneMemOperandEv" data-ref-filename="_ZNK4llvm12MachineInstr16hasOneMemOperandEv">hasOneMemOperand</a>())</td></tr>
<tr><th id="5454">5454</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5455">5455</th><td></td></tr>
<tr><th id="5456">5456</th><td>  <a class="local col1 ref" href="#921Width" title='Width' data-ref="921Width" data-ref-filename="921Width">Width</a> = (*<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17memoperands_beginEv" title='llvm::MachineInstr::memoperands_begin' data-ref="_ZNK4llvm12MachineInstr17memoperands_beginEv" data-ref-filename="_ZNK4llvm12MachineInstr17memoperands_beginEv">memoperands_begin</a>())-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#_ZNK4llvm17MachineMemOperand7getSizeEv" title='llvm::MachineMemOperand::getSize' data-ref="_ZNK4llvm17MachineMemOperand7getSizeEv" data-ref-filename="_ZNK4llvm17MachineMemOperand7getSizeEv">getSize</a>();</td></tr>
<tr><th id="5457">5457</th><td>  <a class="local col0 ref" href="#920Offset" title='Offset' data-ref="920Offset" data-ref-filename="920Offset">Offset</a> = <a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="5458">5458</th><td>  <a class="local col9 ref" href="#919BaseReg" title='BaseReg' data-ref="919BaseReg" data-ref-filename="919BaseReg">BaseReg</a> = &amp;<a class="local col8 ref" href="#918LdSt" title='LdSt' data-ref="918LdSt" data-ref-filename="918LdSt">LdSt</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>);</td></tr>
<tr><th id="5459">5459</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5460">5460</th><td>}</td></tr>
<tr><th id="5461">5461</th><td></td></tr>
<tr><th id="5462">5462</th><td><em>bool</em> <a class="type" href="PPCInstrInfo.h.html#llvm::PPCInstrInfo" title='llvm::PPCInstrInfo' data-ref="llvm::PPCInstrInfo" data-ref-filename="llvm..PPCInstrInfo">PPCInstrInfo</a>::<dfn class="virtual decl def fn" id="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" title='llvm::PPCInstrInfo::areMemAccessesTriviallyDisjoint' data-ref="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_" data-ref-filename="_ZNK4llvm12PPCInstrInfo31areMemAccessesTriviallyDisjointERKNS_12MachineInstrES3_">areMemAccessesTriviallyDisjoint</dfn>(</td></tr>
<tr><th id="5463">5463</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="923MIa" title='MIa' data-type='const llvm::MachineInstr &amp;' data-ref="923MIa" data-ref-filename="923MIa">MIa</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="924MIb" title='MIb' data-type='const llvm::MachineInstr &amp;' data-ref="924MIb" data-ref-filename="924MIb">MIb</dfn>) <em>const</em> {</td></tr>
<tr><th id="5464">5464</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIa.mayLoadOrStore() &amp;&amp; <q>"MIa must be a load or store."</q>);</td></tr>
<tr><th id="5465">5465</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MIb.mayLoadOrStore() &amp;&amp; <q>"MIb must be a load or store."</q>);</td></tr>
<tr><th id="5466">5466</th><td></td></tr>
<tr><th id="5467">5467</th><td>  <b>if</b> (<a class="local col3 ref" href="#923MIa" title='MIa' data-ref="923MIa" data-ref-filename="923MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() || <a class="local col4 ref" href="#924MIb" title='MIb' data-ref="924MIb" data-ref-filename="924MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" title='llvm::MachineInstr::hasUnmodeledSideEffects' data-ref="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv" data-ref-filename="_ZNK4llvm12MachineInstr23hasUnmodeledSideEffectsEv">hasUnmodeledSideEffects</a>() ||</td></tr>
<tr><th id="5468">5468</th><td>      <a class="local col3 ref" href="#923MIa" title='MIa' data-ref="923MIa" data-ref-filename="923MIa">MIa</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>() || <a class="local col4 ref" href="#924MIb" title='MIb' data-ref="924MIb" data-ref-filename="924MIb">MIb</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" title='llvm::MachineInstr::hasOrderedMemoryRef' data-ref="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv" data-ref-filename="_ZNK4llvm12MachineInstr19hasOrderedMemoryRefEv">hasOrderedMemoryRef</a>())</td></tr>
<tr><th id="5469">5469</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5470">5470</th><td></td></tr>
<tr><th id="5471">5471</th><td>  <i>// Retrieve the base register, offset from the base register and width. Width</i></td></tr>
<tr><th id="5472">5472</th><td><i>  // is the size of memory that is being loaded/stored (e.g. 1, 2, 4).  If</i></td></tr>
<tr><th id="5473">5473</th><td><i>  // base registers are identical, and the offset of a lower memory access +</i></td></tr>
<tr><th id="5474">5474</th><td><i>  // the width doesn't overlap the offset of a higher memory access,</i></td></tr>
<tr><th id="5475">5475</th><td><i>  // then the memory accesses are different.</i></td></tr>
<tr><th id="5476">5476</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="925TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="925TRI" data-ref-filename="925TRI">TRI</dfn> = &amp;<a class="member fn" href="PPCInstrInfo.h.html#_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" title='llvm::PPCInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12PPCInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="5477">5477</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> *<dfn class="local col6 decl" id="926BaseOpA" title='BaseOpA' data-type='const llvm::MachineOperand *' data-ref="926BaseOpA" data-ref-filename="926BaseOpA">BaseOpA</dfn> = <b>nullptr</b>, *<dfn class="local col7 decl" id="927BaseOpB" title='BaseOpB' data-type='const llvm::MachineOperand *' data-ref="927BaseOpB" data-ref-filename="927BaseOpB">BaseOpB</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="5478">5478</th><td>  <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col8 decl" id="928OffsetA" title='OffsetA' data-type='int64_t' data-ref="928OffsetA" data-ref-filename="928OffsetA">OffsetA</dfn> = <var>0</var>, <dfn class="local col9 decl" id="929OffsetB" title='OffsetB' data-type='int64_t' data-ref="929OffsetB" data-ref-filename="929OffsetB">OffsetB</dfn> = <var>0</var>;</td></tr>
<tr><th id="5479">5479</th><td>  <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="930WidthA" title='WidthA' data-type='unsigned int' data-ref="930WidthA" data-ref-filename="930WidthA">WidthA</dfn> = <var>0</var>, <dfn class="local col1 decl" id="931WidthB" title='WidthB' data-type='unsigned int' data-ref="931WidthB" data-ref-filename="931WidthB">WidthB</dfn> = <var>0</var>;</td></tr>
<tr><th id="5480">5480</th><td>  <b>if</b> (<a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col3 ref" href="#923MIa" title='MIa' data-ref="923MIa" data-ref-filename="923MIa">MIa</a>, <span class='refarg'><a class="local col6 ref" href="#926BaseOpA" title='BaseOpA' data-ref="926BaseOpA" data-ref-filename="926BaseOpA">BaseOpA</a></span>, <span class='refarg'><a class="local col8 ref" href="#928OffsetA" title='OffsetA' data-ref="928OffsetA" data-ref-filename="928OffsetA">OffsetA</a></span>, <span class='refarg'><a class="local col0 ref" href="#930WidthA" title='WidthA' data-ref="930WidthA" data-ref-filename="930WidthA">WidthA</a></span>, <a class="local col5 ref" href="#925TRI" title='TRI' data-ref="925TRI" data-ref-filename="925TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="5481">5481</th><td>      <a class="member fn" href="#_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" title='llvm::PPCInstrInfo::getMemOperandWithOffsetWidth' data-ref="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12PPCInstrInfo28getMemOperandWithOffsetWidthERKNS_12MachineInstrERPKNS_14MachineOperandERlRjPKNS_18TargetRegisterInfoE">getMemOperandWithOffsetWidth</a>(<a class="local col4 ref" href="#924MIb" title='MIb' data-ref="924MIb" data-ref-filename="924MIb">MIb</a>, <span class='refarg'><a class="local col7 ref" href="#927BaseOpB" title='BaseOpB' data-ref="927BaseOpB" data-ref-filename="927BaseOpB">BaseOpB</a></span>, <span class='refarg'><a class="local col9 ref" href="#929OffsetB" title='OffsetB' data-ref="929OffsetB" data-ref-filename="929OffsetB">OffsetB</a></span>, <span class='refarg'><a class="local col1 ref" href="#931WidthB" title='WidthB' data-ref="931WidthB" data-ref-filename="931WidthB">WidthB</a></span>, <a class="local col5 ref" href="#925TRI" title='TRI' data-ref="925TRI" data-ref-filename="925TRI">TRI</a>)) {</td></tr>
<tr><th id="5482">5482</th><td>    <b>if</b> (<a class="local col6 ref" href="#926BaseOpA" title='BaseOpA' data-ref="926BaseOpA" data-ref-filename="926BaseOpA">BaseOpA</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(*<a class="local col7 ref" href="#927BaseOpB" title='BaseOpB' data-ref="927BaseOpB" data-ref-filename="927BaseOpB">BaseOpB</a>)) {</td></tr>
<tr><th id="5483">5483</th><td>      <em>int</em> <dfn class="local col2 decl" id="932LowOffset" title='LowOffset' data-type='int' data-ref="932LowOffset" data-ref-filename="932LowOffset">LowOffset</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::min' data-ref="_ZSt3minRKT_S1_" data-ref-filename="_ZSt3minRKT_S1_">min</span>(<a class="local col8 ref" href="#928OffsetA" title='OffsetA' data-ref="928OffsetA" data-ref-filename="928OffsetA">OffsetA</a>, <a class="local col9 ref" href="#929OffsetB" title='OffsetB' data-ref="929OffsetB" data-ref-filename="929OffsetB">OffsetB</a>);</td></tr>
<tr><th id="5484">5484</th><td>      <em>int</em> <dfn class="local col3 decl" id="933HighOffset" title='HighOffset' data-type='int' data-ref="933HighOffset" data-ref-filename="933HighOffset">HighOffset</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::max' data-ref="_ZSt3maxRKT_S1_" data-ref-filename="_ZSt3maxRKT_S1_">max</span>(<a class="local col8 ref" href="#928OffsetA" title='OffsetA' data-ref="928OffsetA" data-ref-filename="928OffsetA">OffsetA</a>, <a class="local col9 ref" href="#929OffsetB" title='OffsetB' data-ref="929OffsetB" data-ref-filename="929OffsetB">OffsetB</a>);</td></tr>
<tr><th id="5485">5485</th><td>      <em>int</em> <dfn class="local col4 decl" id="934LowWidth" title='LowWidth' data-type='int' data-ref="934LowWidth" data-ref-filename="934LowWidth">LowWidth</dfn> = (<a class="local col2 ref" href="#932LowOffset" title='LowOffset' data-ref="932LowOffset" data-ref-filename="932LowOffset">LowOffset</a> == <a class="local col8 ref" href="#928OffsetA" title='OffsetA' data-ref="928OffsetA" data-ref-filename="928OffsetA">OffsetA</a>) ? <a class="local col0 ref" href="#930WidthA" title='WidthA' data-ref="930WidthA" data-ref-filename="930WidthA">WidthA</a> : <a class="local col1 ref" href="#931WidthB" title='WidthB' data-ref="931WidthB" data-ref-filename="931WidthB">WidthB</a>;</td></tr>
<tr><th id="5486">5486</th><td>      <b>if</b> (<a class="local col2 ref" href="#932LowOffset" title='LowOffset' data-ref="932LowOffset" data-ref-filename="932LowOffset">LowOffset</a> + <a class="local col4 ref" href="#934LowWidth" title='LowWidth' data-ref="934LowWidth" data-ref-filename="934LowWidth">LowWidth</a> &lt;= <a class="local col3 ref" href="#933HighOffset" title='HighOffset' data-ref="933HighOffset" data-ref-filename="933HighOffset">HighOffset</a>)</td></tr>
<tr><th id="5487">5487</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="5488">5488</th><td>    }</td></tr>
<tr><th id="5489">5489</th><td>  }</td></tr>
<tr><th id="5490">5490</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="5491">5491</th><td>}</td></tr>
<tr><th id="5492">5492</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>