<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\impl\gwsynthesis\RISCV.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\tangnano9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Users\Panagiotis\Downloads\iordanaScreen\RISCV\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Oct  3 00:27:24 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10206</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5081</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>174</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>74.074</td>
<td>13.500
<td>0.000</td>
<td>37.037</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>148.148</td>
<td>6.750
<td>0.000</td>
<td>74.074</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>222.222</td>
<td>4.500
<td>0.000</td>
<td>111.111</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>slower_clock/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>27.000(MHz)</td>
<td style="color: #FF0000;" class = "error">25.113(MHz)</td>
<td>20</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>13.500(MHz)</td>
<td>43.490(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of slower_clock/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-241.335</td>
<td>174</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slower_clock/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.782</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CEA</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.645</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.603</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_15_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.599</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_16_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.573</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_17_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.573</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_19_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.567</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.529</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_12_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.529</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_28_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.522</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.521</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_9_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.515</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.330</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/saved_data_addr_4_s10/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>38.967</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_1_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_2_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_4_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_8_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_13_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_26_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_29_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-2.240</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_31_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.234</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-2.232</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_3_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-2.232</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_5_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-2.232</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_11_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.232</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_30_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.225</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.218</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/ADB[7]</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.212</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.165</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/saved_data_addr_8_s19/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>38.802</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.161</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_10_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.155</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.161</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
<td>mem/data_out_18_s0/CE</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>39.155</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>mem/cnt_0_s3/Q</td>
<td>mem/cnt_0_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>mem/cnt_1_s0/Q</td>
<td>mem/cnt_1_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>cpu_1/IFID_instrColdStart_s3/Q</td>
<td>cpu_1/IFID_instrColdStart_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>cpu_1/PC_28_s0/Q</td>
<td>cpu_1/PC_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>txCounter_2_s2/Q</td>
<td>txCounter_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>txCounter_3_s2/Q</td>
<td>txCounter_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>txCounter_5_s2/Q</td>
<td>txCounter_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>txCounter_12_s2/Q</td>
<td>txCounter_12_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>txCounter_15_s2/Q</td>
<td>txCounter_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.709</td>
<td>D1/PixelCtr_6_s0/Q</td>
<td>D1/PixelCtr_6_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>11</td>
<td>0.709</td>
<td>cpu_1/PC_25_s0/Q</td>
<td>cpu_1/PC_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>12</td>
<td>0.709</td>
<td>txCounter_11_s2/Q</td>
<td>txCounter_11_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>13</td>
<td>0.709</td>
<td>txCounter_20_s2/Q</td>
<td>txCounter_20_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>14</td>
<td>0.710</td>
<td>D1/LineCtr_0_s3/Q</td>
<td>D1/LineCtr_0_s3/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>15</td>
<td>0.710</td>
<td>D1/LineCtr_8_s3/Q</td>
<td>D1/LineCtr_8_s3/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>16</td>
<td>0.710</td>
<td>D1/PixelCtr_5_s0/Q</td>
<td>D1/PixelCtr_5_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>17</td>
<td>0.710</td>
<td>cpu_1/PC_14_s0/Q</td>
<td>cpu_1/PC_14_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>18</td>
<td>0.710</td>
<td>cpu_1/PC_15_s0/Q</td>
<td>cpu_1/PC_15_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>19</td>
<td>0.710</td>
<td>cpu_1/PC_20_s0/Q</td>
<td>cpu_1/PC_20_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>20</td>
<td>0.710</td>
<td>cpu_1/PC_23_s0/Q</td>
<td>cpu_1/PC_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>21</td>
<td>0.711</td>
<td>D1/PixelCtr_1_s0/Q</td>
<td>D1/PixelCtr_1_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>22</td>
<td>0.711</td>
<td>D1/PixelCtr_9_s0/Q</td>
<td>D1/PixelCtr_9_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>23</td>
<td>0.711</td>
<td>cpu_1/PC_29_s0/Q</td>
<td>cpu_1/PC_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>24</td>
<td>0.711</td>
<td>state_1_s7/Q</td>
<td>state_1_s7/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>25</td>
<td>0.714</td>
<td>D1/PixelCtr_3_s0/Q</td>
<td>D1/PixelCtr_3_s0/D</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>30.680</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_14_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>6.314</td>
</tr>
<tr>
<td>2</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>3</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>4</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_12_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>5</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_16_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>6</td>
<td>31.165</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.829</td>
</tr>
<tr>
<td>7</td>
<td>31.174</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_26_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.820</td>
</tr>
<tr>
<td>8</td>
<td>31.808</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_27_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>5.186</td>
</tr>
<tr>
<td>9</td>
<td>32.117</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_14_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.876</td>
</tr>
<tr>
<td>10</td>
<td>32.126</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_5_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.867</td>
</tr>
<tr>
<td>11</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>12</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>13</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>14</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>15</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>16</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>17</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>18</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>19</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_6_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>20</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>21</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>22</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>23</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_9_s1/PRESET</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>24</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_9_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
<tr>
<td>25</td>
<td>32.602</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_12_s0/CLEAR</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>4.392</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>2</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_3_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>3</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/R_tmp_2_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>4</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_5_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>5</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_4_s5/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>6</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/G_tmp_3_s4/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>7</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>8</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>9</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/B_tmp_2_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>10</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_0_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>11</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_1_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>12</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_3_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>13</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_4_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>14</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_8_s3/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>15</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_2_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>16</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_5_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>17</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_6_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>18</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_7_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>19</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/LineCtr_9_s1/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>20</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_10_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>21</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_0_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>22</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_1_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>23</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_2_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>24</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_3_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
<tr>
<td>25</td>
<td>0.688</td>
<td>reset_s2/Q</td>
<td>D1/PixelCtr_4_s0/CLEAR</td>
<td>clk:[R]</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.095</td>
<td>1.826</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_4_s1</td>
</tr>
<tr>
<td>2</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>led_2_s1</td>
</tr>
<tr>
<td>3</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_22_s2</td>
</tr>
<tr>
<td>4</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>txCounter_14_s2</td>
</tr>
<tr>
<td>5</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>state_0_s3</td>
</tr>
<tr>
<td>6</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/delayed_instr_31_s0</td>
</tr>
<tr>
<td>7</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/MEMWB_ALUOut_31_s0</td>
</tr>
<tr>
<td>8</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
<tr>
<td>9</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
<tr>
<td>10</td>
<td>16.269</td>
<td>17.519</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.977</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td>mem/data_mem_1_s4/I1</td>
</tr>
<tr>
<td>39.116</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C37[2][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s4/F</td>
</tr>
<tr>
<td>39.606</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td>mem/data_mem_1_s3/I1</td>
</tr>
<tr>
<td>40.408</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C39[1][A]</td>
<td style=" background: #97FFFF;">mem/data_mem_1_s3/F</td>
</tr>
<tr>
<td>41.977</td>
<td>1.569</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td style=" font-weight:bold;">mem/data_mem_1_data_mem_1_0_0_s/CEA</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
<tr>
<td>39.195</td>
<td>-0.174</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[14]</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.361, 36.224%; route: 24.826, 62.620%; tC2Q: 0.458, 1.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.929</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.929</td>
<td>1.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>mem/data_out_15_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[1][A]</td>
<td>mem/data_out_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.339%; route: 24.750, 62.504%; tC2Q: 0.458, 1.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.925</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_16_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>mem/data_out_16_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>mem/data_out_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.342%; route: 24.746, 62.500%; tC2Q: 0.458, 1.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.899</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>mem/data_out_17_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>mem/data_out_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.366%; route: 24.720, 62.476%; tC2Q: 0.458, 1.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.573</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.899</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.899</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>mem/data_out_19_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[2][B]</td>
<td>mem/data_out_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.366%; route: 24.720, 62.476%; tC2Q: 0.458, 1.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>mem/data_out_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>mem/data_out_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.407%; route: 24.675, 62.433%; tC2Q: 0.458, 1.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.529</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.854</td>
<td>1.099</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[2][A]</td>
<td>mem/data_out_28_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C36[2][A]</td>
<td>mem/data_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.407%; route: 24.675, 62.433%; tC2Q: 0.458, 1.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.521</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.847</td>
<td>1.092</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>mem/data_out_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C40[2][A]</td>
<td>mem/data_out_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.414%; route: 24.668, 62.426%; tC2Q: 0.458, 1.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/saved_data_addr_4_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.121</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu_1/ALUInA_6_s2/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s2/F</td>
</tr>
<tr>
<td>14.699</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpu_1/ALUInA_6_s0/I1</td>
</tr>
<tr>
<td>15.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>18.648</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>19.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>19.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>19.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>19.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>19.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>19.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>19.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>19.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>19.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>19.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>19.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.704</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/SUM</td>
</tr>
<tr>
<td>21.125</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>cpu_1/n2037_s22/I0</td>
</tr>
<tr>
<td>21.750</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s22/F</td>
</tr>
<tr>
<td>22.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>cpu_1/n2037_s15/I1</td>
</tr>
<tr>
<td>23.201</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>24.005</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>25.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>25.043</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>cpu_1/n2037_s4/I3</td>
</tr>
<tr>
<td>26.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s4/F</td>
</tr>
<tr>
<td>26.488</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>cpu_1/n2037_s3/I0</td>
</tr>
<tr>
<td>27.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>29.216</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cpu_1/n2125_s7/I1</td>
</tr>
<tr>
<td>30.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2125_s7/F</td>
</tr>
<tr>
<td>32.907</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>mem/n355_s12/I1</td>
</tr>
<tr>
<td>33.729</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s12/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>mem/cnt_4_s11/I2</td>
</tr>
<tr>
<td>35.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s11/F</td>
</tr>
<tr>
<td>36.390</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>mem/saved_data_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>37.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_0_s1/F</td>
</tr>
<tr>
<td>38.706</td>
<td>1.495</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[0][B]</td>
<td>mem/saved_data_addr_c_b_4_s0/I2</td>
</tr>
<tr>
<td>39.528</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C44[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_b_4_s0/F</td>
</tr>
<tr>
<td>41.299</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td style=" font-weight:bold;">mem/saved_data_addr_4_s10/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>mem/saved_data_addr_4_s10/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C44[2][B]</td>
<td>mem/saved_data_addr_4_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.153, 36.320%; route: 24.356, 62.503%; tC2Q: 0.458, 1.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>mem/data_out_1_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[2][A]</td>
<td>mem/data_out_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>mem/data_out_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[0][B]</td>
<td>mem/data_out_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>mem/data_out_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[2][A]</td>
<td>mem/data_out_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>mem/data_out_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[0][B]</td>
<td>mem/data_out_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>mem/data_out_13_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C37[1][A]</td>
<td>mem/data_out_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_26_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>mem/data_out_26_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[0][B]</td>
<td>mem/data_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">mem/data_out_29_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>mem/data_out_29_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>mem/data_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.566</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>mem/data_out_31_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C37[1][B]</td>
<td>mem/data_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.675%; route: 24.387, 62.157%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.557</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td style=" font-weight:bold;">mem/data_out_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>mem/data_out_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C37[1][B]</td>
<td>mem/data_out_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.683%; route: 24.378, 62.149%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.557</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td style=" font-weight:bold;">mem/data_out_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>mem/data_out_5_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][A]</td>
<td>mem/data_out_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.683%; route: 24.378, 62.149%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.557</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td style=" font-weight:bold;">mem/data_out_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>mem/data_out_11_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C39[0][B]</td>
<td>mem/data_out_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.683%; route: 24.378, 62.149%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.557</td>
<td>0.802</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>mem/data_out_30_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C36[2][A]</td>
<td>mem/data_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.683%; route: 24.378, 62.149%; tC2Q: 0.458, 1.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.121</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu_1/ALUInA_6_s2/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s2/F</td>
</tr>
<tr>
<td>14.699</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpu_1/ALUInA_6_s0/I1</td>
</tr>
<tr>
<td>15.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>18.648</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>19.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>19.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>19.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>19.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>19.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>19.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>19.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>19.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>19.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>19.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>19.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.704</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/SUM</td>
</tr>
<tr>
<td>21.125</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>cpu_1/n2037_s22/I0</td>
</tr>
<tr>
<td>21.750</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s22/F</td>
</tr>
<tr>
<td>22.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>cpu_1/n2037_s15/I1</td>
</tr>
<tr>
<td>23.201</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>24.005</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>25.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>25.043</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>cpu_1/n2037_s4/I3</td>
</tr>
<tr>
<td>26.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s4/F</td>
</tr>
<tr>
<td>26.488</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>cpu_1/n2037_s3/I0</td>
</tr>
<tr>
<td>27.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>29.216</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cpu_1/n2125_s7/I1</td>
</tr>
<tr>
<td>30.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2125_s7/F</td>
</tr>
<tr>
<td>32.907</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>mem/n355_s12/I1</td>
</tr>
<tr>
<td>33.729</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s12/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>mem/cnt_4_s11/I2</td>
</tr>
<tr>
<td>35.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s11/F</td>
</tr>
<tr>
<td>36.390</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>mem/saved_data_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>37.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_0_s1/F</td>
</tr>
<tr>
<td>38.568</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C41[0][B]</td>
<td>mem/saved_data_addr_c_b_b_b_4_s0/I2</td>
</tr>
<tr>
<td>39.600</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C41[0][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_b_b_b_4_s0/F</td>
</tr>
<tr>
<td>41.544</td>
<td>1.944</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td style=" font-weight:bold;">mem/data_mem_3_data_mem_3_0_0_s/ADB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[11]</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.363, 36.629%; route: 24.391, 62.202%; tC2Q: 0.458, 1.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.969</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/saved_data_addr_8_s19</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.121</td>
<td>2.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][A]</td>
<td>cpu_1/ALUInA_6_s2/I3</td>
</tr>
<tr>
<td>11.943</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R9C21[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s2/F</td>
</tr>
<tr>
<td>14.699</td>
<td>2.756</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>cpu_1/ALUInA_6_s0/I1</td>
</tr>
<tr>
<td>15.521</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_6_s0/F</td>
</tr>
<tr>
<td>18.648</td>
<td>3.127</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_6_s/I0</td>
</tr>
<tr>
<td>19.606</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_6_s/COUT</td>
</tr>
<tr>
<td>19.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_7_s/CIN</td>
</tr>
<tr>
<td>19.663</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_7_s/COUT</td>
</tr>
<tr>
<td>19.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_8_s/CIN</td>
</tr>
<tr>
<td>19.720</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_8_s/COUT</td>
</tr>
<tr>
<td>19.720</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_9_s/CIN</td>
</tr>
<tr>
<td>19.777</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_9_s/COUT</td>
</tr>
<tr>
<td>19.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_10_s/CIN</td>
</tr>
<tr>
<td>19.834</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_10_s/COUT</td>
</tr>
<tr>
<td>19.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C21[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_11_s/CIN</td>
</tr>
<tr>
<td>19.891</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_11_s/COUT</td>
</tr>
<tr>
<td>19.891</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_12_s/CIN</td>
</tr>
<tr>
<td>19.948</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_12_s/COUT</td>
</tr>
<tr>
<td>19.948</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[0][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_13_s/CIN</td>
</tr>
<tr>
<td>20.005</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_13_s/COUT</td>
</tr>
<tr>
<td>20.005</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_14_s/CIN</td>
</tr>
<tr>
<td>20.062</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_14_s/COUT</td>
</tr>
<tr>
<td>20.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[1][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_15_s/CIN</td>
</tr>
<tr>
<td>20.119</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_15_s/COUT</td>
</tr>
<tr>
<td>20.119</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][A]</td>
<td>cpu_1/cpu_alu/unsigned_sub_16_s/CIN</td>
</tr>
<tr>
<td>20.176</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C22[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_16_s/COUT</td>
</tr>
<tr>
<td>20.176</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td>cpu_1/cpu_alu/unsigned_sub_17_s/CIN</td>
</tr>
<tr>
<td>20.704</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R6C22[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/unsigned_sub_17_s/SUM</td>
</tr>
<tr>
<td>21.125</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td>cpu_1/n2037_s22/I0</td>
</tr>
<tr>
<td>21.750</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C22[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s22/F</td>
</tr>
<tr>
<td>22.169</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td>cpu_1/n2037_s15/I1</td>
</tr>
<tr>
<td>23.201</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C23[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s15/F</td>
</tr>
<tr>
<td>24.005</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td>cpu_1/n2037_s9/I3</td>
</tr>
<tr>
<td>25.037</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C24[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s9/F</td>
</tr>
<tr>
<td>25.043</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>cpu_1/n2037_s4/I3</td>
</tr>
<tr>
<td>26.069</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s4/F</td>
</tr>
<tr>
<td>26.488</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C25[0][A]</td>
<td>cpu_1/n2037_s3/I0</td>
</tr>
<tr>
<td>27.587</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R5C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2037_s3/F</td>
</tr>
<tr>
<td>29.216</td>
<td>1.629</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[3][B]</td>
<td>cpu_1/n2125_s7/I1</td>
</tr>
<tr>
<td>30.315</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2125_s7/F</td>
</tr>
<tr>
<td>32.907</td>
<td>2.593</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[3][A]</td>
<td>mem/n355_s12/I1</td>
</tr>
<tr>
<td>33.729</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R21C34[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s12/F</td>
</tr>
<tr>
<td>34.715</td>
<td>0.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C38[2][B]</td>
<td>mem/cnt_4_s11/I2</td>
</tr>
<tr>
<td>35.537</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>37</td>
<td>R21C38[2][B]</td>
<td style=" background: #97FFFF;">mem/cnt_4_s11/F</td>
</tr>
<tr>
<td>36.390</td>
<td>0.853</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C40[2][B]</td>
<td>mem/saved_data_addr_c_0_s1/I2</td>
</tr>
<tr>
<td>37.212</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>44</td>
<td>R22C40[2][B]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_0_s1/F</td>
</tr>
<tr>
<td>39.675</td>
<td>2.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[1][A]</td>
<td>mem/saved_data_addr_c_b_b_b_8_s0/I2</td>
</tr>
<tr>
<td>40.497</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R27C35[1][A]</td>
<td style=" background: #97FFFF;">mem/saved_data_addr_c_b_b_b_8_s0/F</td>
</tr>
<tr>
<td>41.134</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" font-weight:bold;">mem/saved_data_addr_8_s19/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>mem/saved_data_addr_8_s19/CLK</td>
</tr>
<tr>
<td>38.969</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>mem/saved_data_addr_8_s19</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.153, 36.474%; route: 24.191, 62.344%; tC2Q: 0.458, 1.181%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.487</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td style=" font-weight:bold;">mem/data_out_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>mem/data_out_10_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[2][B]</td>
<td>mem/data_out_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.749%; route: 24.307, 62.080%; tC2Q: 0.458, 1.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.161</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/data_out_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C22[2][A]</td>
<td>cpu_1/MEMWB_RegWriteAddr_2_s0/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>30</td>
<td>R12C22[2][A]</td>
<td style=" font-weight:bold;">cpu_1/MEMWB_RegWriteAddr_2_s0/Q</td>
</tr>
<tr>
<td>5.240</td>
<td>2.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>cpu_1/cpu_regs/n4575_s1/I2</td>
</tr>
<tr>
<td>5.866</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_regs/n4575_s1/F</td>
</tr>
<tr>
<td>8.481</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C26[0][A]</td>
<td>cpu_1/ALUInA_31_s9/I0</td>
</tr>
<tr>
<td>9.107</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R12C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_31_s9/F</td>
</tr>
<tr>
<td>11.133</td>
<td>2.027</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C21[3][B]</td>
<td>cpu_1/ALUInA_30_s2/I1</td>
</tr>
<tr>
<td>11.759</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R9C21[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_30_s2/F</td>
</tr>
<tr>
<td>13.241</td>
<td>1.482</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C20[1][B]</td>
<td>cpu_1/ALUInA_12_s1/I3</td>
</tr>
<tr>
<td>13.867</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R13C20[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s1/F</td>
</tr>
<tr>
<td>15.330</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>cpu_1/ALUInA_12_s0/I0</td>
</tr>
<tr>
<td>16.152</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R13C31[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/ALUInA_12_s0/F</td>
</tr>
<tr>
<td>18.140</td>
<td>1.989</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][A]</td>
<td>cpu_1/cpu_alu/n420_s/I0</td>
</tr>
<tr>
<td>19.185</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n420_s/COUT</td>
</tr>
<tr>
<td>19.185</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[0][B]</td>
<td>cpu_1/cpu_alu/n419_s/CIN</td>
</tr>
<tr>
<td>19.242</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n419_s/COUT</td>
</tr>
<tr>
<td>19.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][A]</td>
<td>cpu_1/cpu_alu/n418_s/CIN</td>
</tr>
<tr>
<td>19.299</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n418_s/COUT</td>
</tr>
<tr>
<td>19.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[1][B]</td>
<td>cpu_1/cpu_alu/n417_s/CIN</td>
</tr>
<tr>
<td>19.356</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n417_s/COUT</td>
</tr>
<tr>
<td>19.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][A]</td>
<td>cpu_1/cpu_alu/n416_s/CIN</td>
</tr>
<tr>
<td>19.413</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n416_s/COUT</td>
</tr>
<tr>
<td>19.413</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C26[2][B]</td>
<td>cpu_1/cpu_alu/n415_s/CIN</td>
</tr>
<tr>
<td>19.470</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n415_s/COUT</td>
</tr>
<tr>
<td>19.470</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][A]</td>
<td>cpu_1/cpu_alu/n414_s/CIN</td>
</tr>
<tr>
<td>19.527</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n414_s/COUT</td>
</tr>
<tr>
<td>19.527</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[0][B]</td>
<td>cpu_1/cpu_alu/n413_s/CIN</td>
</tr>
<tr>
<td>19.584</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n413_s/COUT</td>
</tr>
<tr>
<td>19.584</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][A]</td>
<td>cpu_1/cpu_alu/n412_s/CIN</td>
</tr>
<tr>
<td>19.641</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n412_s/COUT</td>
</tr>
<tr>
<td>19.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[1][B]</td>
<td>cpu_1/cpu_alu/n411_s/CIN</td>
</tr>
<tr>
<td>19.698</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n411_s/COUT</td>
</tr>
<tr>
<td>19.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][A]</td>
<td>cpu_1/cpu_alu/n410_s/CIN</td>
</tr>
<tr>
<td>19.755</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n410_s/COUT</td>
</tr>
<tr>
<td>19.755</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C27[2][B]</td>
<td>cpu_1/cpu_alu/n409_s/CIN</td>
</tr>
<tr>
<td>19.812</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C27[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n409_s/COUT</td>
</tr>
<tr>
<td>19.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][A]</td>
<td>cpu_1/cpu_alu/n408_s/CIN</td>
</tr>
<tr>
<td>19.869</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n408_s/COUT</td>
</tr>
<tr>
<td>19.869</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[0][B]</td>
<td>cpu_1/cpu_alu/n407_s/CIN</td>
</tr>
<tr>
<td>19.926</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n407_s/COUT</td>
</tr>
<tr>
<td>19.926</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R5C28[1][A]</td>
<td>cpu_1/cpu_alu/n406_s/CIN</td>
</tr>
<tr>
<td>20.489</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/cpu_alu/n406_s/SUM</td>
</tr>
<tr>
<td>21.778</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td>cpu_1/n2028_s20/I1</td>
</tr>
<tr>
<td>22.839</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s20/F</td>
</tr>
<tr>
<td>23.258</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td>cpu_1/n2028_s23/I3</td>
</tr>
<tr>
<td>24.290</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s23/F</td>
</tr>
<tr>
<td>25.259</td>
<td>0.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td>cpu_1/n2028_s18/I2</td>
</tr>
<tr>
<td>26.081</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C25[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s18/F</td>
</tr>
<tr>
<td>27.220</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td>cpu_1/n2028_s11/I3</td>
</tr>
<tr>
<td>27.845</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C25[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s11/F</td>
</tr>
<tr>
<td>28.264</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td>cpu_1/n2028_s6/I3</td>
</tr>
<tr>
<td>28.890</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s6/F</td>
</tr>
<tr>
<td>30.025</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[3][A]</td>
<td>cpu_1/n2028_s3/I2</td>
</tr>
<tr>
<td>30.651</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C25[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2028_s3/F</td>
</tr>
<tr>
<td>32.109</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[3][A]</td>
<td>mem/data_out_31_s9/I0</td>
</tr>
<tr>
<td>32.931</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R15C28[3][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s9/F</td>
</tr>
<tr>
<td>35.204</td>
<td>2.273</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>mem/n355_s11/I0</td>
</tr>
<tr>
<td>36.026</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">mem/n355_s11/F</td>
</tr>
<tr>
<td>36.847</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C37[3][A]</td>
<td>mem/n355_s5/I3</td>
</tr>
<tr>
<td>37.473</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R23C37[3][A]</td>
<td style=" background: #97FFFF;">mem/n355_s5/F</td>
</tr>
<tr>
<td>38.294</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C39[0][B]</td>
<td>mem/n355_s3/I1</td>
</tr>
<tr>
<td>38.920</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R22C39[0][B]</td>
<td style=" background: #97FFFF;">mem/n355_s3/F</td>
</tr>
<tr>
<td>39.729</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C38[1][A]</td>
<td>mem/data_out_31_s5/I3</td>
</tr>
<tr>
<td>40.755</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C38[1][A]</td>
<td style=" background: #97FFFF;">mem/data_out_31_s5/F</td>
</tr>
<tr>
<td>41.487</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td style=" font-weight:bold;">mem/data_out_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>mem/data_out_18_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C40[2][A]</td>
<td>mem/data_out_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>20</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 14.389, 36.749%; route: 24.307, 62.080%; tC2Q: 0.458, 1.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>mem/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_0_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>mem/n217_s3/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" background: #97FFFF;">mem/n217_s3/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td style=" font-weight:bold;">mem/cnt_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>mem/cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[0][A]</td>
<td>mem/cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>mem/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>mem/n216_s1/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" background: #97FFFF;">mem/n216_s1/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>mem/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C40[1][A]</td>
<td>mem/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>cpu_1/n734_s6/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n734_s6/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td style=" font-weight:bold;">cpu_1/IFID_instrColdStart_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C35[1][A]</td>
<td>cpu_1/IFID_instrColdStart_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>cpu_1/PC_28_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_28_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>cpu_1/PC_new_28_s0/I2</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_28_s0/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>cpu_1/PC_28_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C22[0][A]</td>
<td>cpu_1/PC_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>n503_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td style=" background: #97FFFF;">n503_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>txCounter_2_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[0][A]</td>
<td>txCounter_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R23C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_3_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>n501_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" background: #97FFFF;">n501_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>txCounter_3_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C45[1][A]</td>
<td>txCounter_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>txCounter_5_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_5_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>n497_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" background: #97FFFF;">n497_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>txCounter_5_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C46[0][A]</td>
<td>txCounter_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>n483_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" background: #97FFFF;">n483_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td style=" font-weight:bold;">txCounter_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>txCounter_12_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[0][A]</td>
<td>txCounter_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>n477_s9/I3</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" background: #97FFFF;">n477_s9/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C46[0][A]</td>
<td>txCounter_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.381</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/Q</td>
</tr>
<tr>
<td>3.009</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>D1/n32840_s2/I3</td>
</tr>
<tr>
<td>3.381</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" background: #97FFFF;">D1/n32840_s2/F</td>
</tr>
<tr>
<td>3.381</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>D1/PixelCtr_6_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C45[0][A]</td>
<td>D1/PixelCtr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_25_s0/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>cpu_1/PC_new_25_s0/I2</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_25_s0/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>cpu_1/PC_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_11_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>txCounter_11_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_11_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>n485_s9/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" background: #97FFFF;">n485_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>txCounter_11_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C45[1][A]</td>
<td>txCounter_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.285</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_20_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/Q</td>
</tr>
<tr>
<td>1.913</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>n467_s9/I3</td>
</tr>
<tr>
<td>2.285</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" background: #97FFFF;">n467_s9/F</td>
</tr>
<tr>
<td>2.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td style=" font-weight:bold;">txCounter_20_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>txCounter_20_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[1][A]</td>
<td>txCounter_20_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/n32835_s4/I2</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" background: #97FFFF;">D1/n32835_s4/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/n32827_s5/I0</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" background: #97FFFF;">D1/n32827_s5/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.382</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/Q</td>
</tr>
<tr>
<td>3.010</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>D1/n32841_s2/I1</td>
</tr>
<tr>
<td>3.382</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" background: #97FFFF;">D1/n32841_s2/F</td>
</tr>
<tr>
<td>3.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>D1/PixelCtr_5_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C44[1][A]</td>
<td>D1/PixelCtr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_new_14_s0/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_14_s0/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>cpu_1/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_new_15_s0/I2</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_15_s0/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[1][A]</td>
<td>cpu_1/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>cpu_1/PC_new_20_s0/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_20_s0/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>cpu_1/PC_20_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C22[0][A]</td>
<td>cpu_1/PC_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>cpu_1/PC_23_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_23_s0/Q</td>
</tr>
<tr>
<td>1.915</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>cpu_1/PC_new_23_s0/I1</td>
</tr>
<tr>
<td>2.287</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_23_s0/F</td>
</tr>
<tr>
<td>2.287</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>cpu_1/PC_23_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C21[0][A]</td>
<td>cpu_1/PC_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>51</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/Q</td>
</tr>
<tr>
<td>3.011</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/n32845_s3/I3</td>
</tr>
<tr>
<td>3.383</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" background: #97FFFF;">D1/n32845_s3/F</td>
</tr>
<tr>
<td>3.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.383</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/Q</td>
</tr>
<tr>
<td>3.011</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>D1/n32837_s2/I3</td>
</tr>
<tr>
<td>3.383</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" background: #97FFFF;">D1/n32837_s2/F</td>
</tr>
<tr>
<td>3.383</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>D1/PixelCtr_9_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[0][A]</td>
<td>D1/PixelCtr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>cpu_1/PC_new_29_s0/I1</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_29_s0/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C23[1][A]</td>
<td>cpu_1/PC_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s7</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s7</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>state_1_s7/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">state_1_s7/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>n460_s12/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" background: #97FFFF;">n460_s12/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td style=" font-weight:bold;">state_1_s7/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>state_1_s7/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C45[0][A]</td>
<td>state_1_s7</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.386</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.672</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>3.005</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/Q</td>
</tr>
<tr>
<td>3.014</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/n32843_s2/I3</td>
</tr>
<tr>
<td>3.386</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">D1/n32843_s2/F</td>
</tr>
<tr>
<td>3.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.487</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>2.672</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>2.672</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>30.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.646</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td>cpu_1/n2721_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2721_s1/F</td>
</tr>
<tr>
<td>8.646</td>
<td>2.258</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>cpu_1/PC_OLD_14_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[2][B]</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 9.915%; route: 5.229, 82.825%; tC2Q: 0.458, 7.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td>cpu_1/n2777_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td>cpu_1/n2749_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2749_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[2][A]</td>
<td>cpu_1/PC_OLD_7_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[2][A]</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td>cpu_1/n2729_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2729_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/PC_OLD_12_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[1][A]</td>
<td>cpu_1/PC_OLD_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td>cpu_1/n2713_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2713_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_16_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>cpu_1/PC_OLD_16_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C29[2][A]</td>
<td>cpu_1/PC_OLD_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td>cpu_1/n2665_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2665_s1/F</td>
</tr>
<tr>
<td>8.161</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>cpu_1/PC_OLD_28_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.739%; route: 4.745, 81.398%; tC2Q: 0.458, 7.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.174</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td>cpu_1/n2675_s1/I1</td>
</tr>
<tr>
<td>6.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2675_s1/F</td>
</tr>
<tr>
<td>8.152</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>cpu_1/PC_OLD_26_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C23[2][A]</td>
<td>cpu_1/PC_OLD_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 10.756%; route: 4.736, 81.369%; tC2Q: 0.458, 7.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>31.808</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.757</td>
<td>2.967</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td>cpu_1/n2671_s1/I1</td>
</tr>
<tr>
<td>6.383</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2671_s1/F</td>
</tr>
<tr>
<td>7.518</td>
<td>1.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>cpu_1/PC_OLD_27_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C24[0][A]</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.071%; route: 4.102, 79.092%; tC2Q: 0.458, 8.838%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.117</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td>cpu_1/n2723_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C31[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2723_s2/F</td>
</tr>
<tr>
<td>7.208</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>cpu_1/PC_OLD_14_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C30[1][A]</td>
<td>cpu_1/PC_OLD_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.837%; route: 3.792, 77.764%; tC2Q: 0.458, 9.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.126</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.752</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td>cpu_1/n2757_s1/I0</td>
</tr>
<tr>
<td>6.378</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C32[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2757_s1/F</td>
</tr>
<tr>
<td>7.199</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C32[1][B]</td>
<td>cpu_1/PC_OLD_5_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C32[1][B]</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 12.861%; route: 3.783, 77.722%; tC2Q: 0.458, 9.417%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td>cpu_1/n2779_s1/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C34[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C34[2][A]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td>cpu_1/n2769_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2769_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cpu_1/PC_OLD_2_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[1][A]</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td>cpu_1/n2771_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2771_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu_1/PC_OLD_2_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C34[2][A]</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>cpu_1/n2765_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2765_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>cpu_1/PC_OLD_3_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[2][B]</td>
<td>cpu_1/PC_OLD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>cpu_1/n2767_s1/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2767_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>cpu_1/PC_OLD_3_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[1][A]</td>
<td>cpu_1/PC_OLD_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>cpu_1/n2761_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2761_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>cpu_1/PC_OLD_4_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>cpu_1/PC_OLD_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td>cpu_1/n2763_s1/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C31[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2763_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>cpu_1/PC_OLD_4_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[1][A]</td>
<td>cpu_1/PC_OLD_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td>cpu_1/n2753_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2753_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>cpu_1/PC_OLD_6_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[1][A]</td>
<td>cpu_1/PC_OLD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>cpu_1/n2755_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2755_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>cpu_1/PC_OLD_6_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>cpu_1/PC_OLD_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td>cpu_1/n2751_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C33[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2751_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu_1/PC_OLD_7_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C33[0][A]</td>
<td>cpu_1/PC_OLD_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td>cpu_1/n2745_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[2][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td>cpu_1/n2747_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C34[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C34[1][A]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td>cpu_1/n2741_s1/I0</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2741_s1/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>cpu_1/PC_OLD_9_s1/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>cpu_1/PC_OLD_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td>cpu_1/n2743_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C33[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2743_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>cpu_1/PC_OLD_9_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[0][A]</td>
<td>cpu_1/PC_OLD_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>32.602</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.724</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>39.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.332</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>2.790</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.762</td>
<td>2.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td>cpu_1/n2731_s2/I1</td>
</tr>
<tr>
<td>6.388</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C31[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2731_s2/F</td>
</tr>
<tr>
<td>6.724</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>39.369</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>cpu_1/PC_OLD_12_s0/CLK</td>
</tr>
<tr>
<td>39.326</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C31[0][A]</td>
<td>cpu_1/PC_OLD_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 14.254%; route: 3.308, 75.310%; tC2Q: 0.458, 10.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td style=" font-weight:bold;">D1/R_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>D1/R_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][A]</td>
<td>D1/R_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>D1/R_tmp_3_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_3_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[1][B]</td>
<td>D1/R_tmp_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td style=" font-weight:bold;">D1/R_tmp_2_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>D1/R_tmp_2_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/R_tmp_2_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C44[0][B]</td>
<td>D1/R_tmp_2_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td style=" font-weight:bold;">D1/G_tmp_5_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>D1/G_tmp_5_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_5_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][A]</td>
<td>D1/G_tmp_5_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>D1/G_tmp_4_s5/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_4_s5</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C45[0][B]</td>
<td>D1/G_tmp_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td style=" font-weight:bold;">D1/G_tmp_3_s4/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C45[1][B]</td>
<td>D1/G_tmp_3_s4/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/G_tmp_3_s4</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C45[1][B]</td>
<td>D1/G_tmp_3_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>D1/B_tmp_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][A]</td>
<td>D1/B_tmp_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td style=" font-weight:bold;">D1/B_tmp_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>D1/B_tmp_3_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_3_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C46[0][B]</td>
<td>D1/B_tmp_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td style=" font-weight:bold;">D1/B_tmp_2_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>D1/B_tmp_2_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/B_tmp_2_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C46[0][A]</td>
<td>D1/B_tmp_2_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/LineCtr_0_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_0_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][A]</td>
<td>D1/LineCtr_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[1][B]</td>
<td>D1/LineCtr_1_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_1_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[1][B]</td>
<td>D1/LineCtr_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>D1/LineCtr_3_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_3_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[2][A]</td>
<td>D1/LineCtr_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>D1/LineCtr_4_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_4_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C46[2][B]</td>
<td>D1/LineCtr_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_8_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/LineCtr_8_s3/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_8_s3</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][A]</td>
<td>D1/LineCtr_8_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>D1/LineCtr_2_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_2_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[1][A]</td>
<td>D1/LineCtr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>D1/LineCtr_5_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_5_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][B]</td>
<td>D1/LineCtr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>D1/LineCtr_6_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_6_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[1][A]</td>
<td>D1/LineCtr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td style=" font-weight:bold;">D1/LineCtr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>D1/LineCtr_7_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_7_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][B]</td>
<td>D1/LineCtr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td style=" font-weight:bold;">D1/LineCtr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>D1/LineCtr_9_s1/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/LineCtr_9_s1</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>D1/LineCtr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>D1/PixelCtr_10_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_10_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C44[1][B]</td>
<td>D1/PixelCtr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>D1/PixelCtr_0_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_0_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C46[2][B]</td>
<td>D1/PixelCtr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/PixelCtr_1_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_1_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C44[1][A]</td>
<td>D1/PixelCtr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>D1/PixelCtr_2_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_2_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[0][A]</td>
<td>D1/PixelCtr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCtr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/PixelCtr_3_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_3_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>D1/PixelCtr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>77.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>76.789</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>75.466</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1660</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>75.651</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C45[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>75.984</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1570</td>
<td>R21C45[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>77.477</td>
<td>1.493</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCtr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>74.074</td>
<td>74.074</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>74.074</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slower_clock/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>76.561</td>
<td>2.487</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>slower_clock/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>76.746</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>D1/PixelCtr_4_s0/CLK</td>
</tr>
<tr>
<td>76.776</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/PixelCtr_4_s0</td>
</tr>
<tr>
<td>76.789</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][B]</td>
<td>D1/PixelCtr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.095</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.493, 81.748%; tC2Q: 0.333, 18.252%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_4_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>led_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>led_2_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_22_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_22_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_22_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>txCounter_14_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>txCounter_14_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>txCounter_14_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s3</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s3/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/delayed_instr_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/delayed_instr_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/delayed_instr_31_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/MEMWB_ALUOut_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/MEMWB_ALUOut_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/MEMWB_ALUOut_31_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/IFID_PC_11_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/IFID_PC_11_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/EXMEM_BranchALUOut_15_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>16.269</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>17.519</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>cpu_1/cpu_regs/data[17]_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.095</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>38.614</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>cpu_1/cpu_regs/data[17]_30_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1660</td>
<td>clk_d</td>
<td>-2.782</td>
<td>0.262</td>
</tr>
<tr>
<td>1570</td>
<td>reset</td>
<td>28.234</td>
<td>2.971</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>16.768</td>
<td>8.344</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>16.163</td>
<td>8.628</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>28.790</td>
<td>2.462</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>21.922</td>
<td>4.744</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>18.952</td>
<td>5.737</td>
</tr>
<tr>
<td>226</td>
<td>dataOutTxt[2]</td>
<td>5.465</td>
<td>3.138</td>
</tr>
<tr>
<td>214</td>
<td>dataOutTxt[0]</td>
<td>6.015</td>
<td>3.004</td>
</tr>
<tr>
<td>203</td>
<td>dataOutTxt[1]</td>
<td>5.924</td>
<td>3.125</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C23</td>
<td>94.44%</td>
</tr>
<tr>
<td>R15C27</td>
<td>91.67%</td>
</tr>
<tr>
<td>R15C28</td>
<td>91.67%</td>
</tr>
<tr>
<td>R13C10</td>
<td>90.28%</td>
</tr>
<tr>
<td>R13C45</td>
<td>90.28%</td>
</tr>
<tr>
<td>R24C11</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C23</td>
<td>88.89%</td>
</tr>
<tr>
<td>R14C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R18C31</td>
<td>87.50%</td>
</tr>
<tr>
<td>R17C13</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
