// Seed: 1694713619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_5(
      !id_1 == 1
  );
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    output tri id_6,
    inout wire id_7,
    output tri id_8,
    input uwire id_9,
    input wor id_10,
    input tri id_11,
    input tri id_12,
    input supply0 id_13,
    output uwire id_14,
    output wand id_15,
    output supply0 id_16,
    input supply0 id_17
);
  logic id_19;
  ;
  xor primCall (id_16, id_2, id_11, id_3, id_7, id_10, id_19, id_13, id_0, id_1, id_12);
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_19
  );
  wire id_20;
endmodule
