{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592935981331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592935981374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 15:12:59 2020 " "Processing started: Tue Jun 23 15:12:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592935981374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592935981374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off montagem_final -c montagem_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off montagem_final -c montagem_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592935981374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1592935990066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592935990072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "montagem_final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file montagem_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 montagem_final " "Found entity 1: montagem_final" {  } { { "montagem_final.bdf" "" { Schematic "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/montagem_final/montagem_final.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592936124552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592936124552 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "montagem_final " "Elaborating entity \"montagem_final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1592936125051 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "maquina_de_estados123 work logica_combinatoria.vhd(25) " "VHDL Primary Unit Declaration error at logica_combinatoria.vhd(25): primary unit \"maquina_de_estados123\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/montagem_final/logica_combinatoria.vhd" 25 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1592936134004 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "maquina_de_estados123 logica_combinatoria.vhd(25) " "HDL error at logica_combinatoria.vhd(25): see declaration for object \"maquina_de_estados123\"" {  } { { "logica_combinatoria.vhd" "" { Text "C:/Users/sasuk/Desktop/coisas academicas/Terceiro ano/Lab Dig/exp_7/montagem_final/logica_combinatoria.vhd" 25 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592936134022 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592936136266 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 23 15:15:36 2020 " "Processing ended: Tue Jun 23 15:15:36 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592936136266 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:37 " "Elapsed time: 00:02:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592936136266 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592936136266 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592936136266 ""}
