

================================================================
== Vitis HLS Report for 'kernel_attention_4_1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5'
================================================================
* Date:           Fri Nov 10 02:20:03 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     8243|     8243|  0.412 ms|  0.412 ms|  8243|  8243|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5  |     8241|     8241|        11|          1|          1|  8232|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      1|        -|        -|     -|
|Expression           |        -|      -|        0|      344|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      0|        0|       23|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      126|     -|
|Register             |        -|      -|      365|       96|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      1|      365|      589|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-------------------------+-------------------+---------+----+---+----+-----+
    |         Instance        |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_6ns_8_1_1_U4728  |mul_4ns_6ns_8_1_1  |        0|   0|  0|  23|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+
    |Total                    |                   |        0|   0|  0|  23|    0|
    +-------------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +-------------------------------------------+-------------------------------------+---------------------+
    |                  Instance                 |                Module               |      Expression     |
    +-------------------------------------------+-------------------------------------+---------------------+
    |ama_addmuladd_5ns_8ns_6ns_7s_15_4_1_U4729  |ama_addmuladd_5ns_8ns_6ns_7s_15_4_1  |  i0 + (i1 + i2) * i3|
    +-------------------------------------------+-------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln180_2_fu_243_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln180_fu_219_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln182_2_fu_365_p2             |         +|   0|  0|  18|          11|           1|
    |add_ln182_fu_443_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln184_2_fu_351_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln184_fu_504_p2               |         +|   0|  0|  10|           3|           1|
    |add_ln185_fu_345_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln186_5_fu_521_p2             |         +|   0|  0|  22|          15|          15|
    |add_ln186_6_fu_538_p2             |         +|   0|  0|  71|          64|          64|
    |empty_fu_423_p2                   |         -|   0|  0|  14|           7|           7|
    |p_mid1767_fu_465_p2               |         -|   0|  0|  14|           7|           7|
    |and_ln182_3_fu_291_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln182_4_fu_315_p2             |       and|   0|  0|   2|           1|           1|
    |and_ln182_fu_279_p2               |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter5  |       and|   0|  0|   2|           1|           1|
    |icmp_ln180_fu_213_p2              |      icmp|   0|  0|  12|          14|          14|
    |icmp_ln182_fu_237_p2              |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln184_fu_285_p2              |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln185_fu_273_p2              |      icmp|   0|  0|   9|           5|           5|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |or_ln182_2_fu_309_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln182_fu_297_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln184_2_fu_327_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln184_fu_321_p2                |        or|   0|  0|   2|           1|           1|
    |select_ln182_10_fu_471_p3         |    select|   0|  0|   7|           1|           7|
    |select_ln182_11_fu_482_p3         |    select|   0|  0|   3|           1|           3|
    |select_ln182_12_fu_371_p3         |    select|   0|  0|  11|           1|           1|
    |select_ln182_7_fu_249_p3          |    select|   0|  0|   4|           1|           4|
    |select_ln182_8_fu_436_p3          |    select|   0|  0|   7|           1|           1|
    |select_ln182_9_fu_497_p3          |    select|   0|  0|   3|           1|           1|
    |select_ln182_fu_429_p3            |    select|   0|  0|   3|           1|           1|
    |select_ln184_3_fu_510_p3          |    select|   0|  0|   3|           1|           3|
    |select_ln184_4_fu_357_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln184_fu_333_p3            |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln182_2_fu_303_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln182_fu_267_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 344|         203|         178|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6   |   9|          2|    1|          2|
    |c_fu_130                  |   9|          2|    4|          8|
    |gmem_blk_n_AW             |   9|          2|    1|          2|
    |gmem_blk_n_B              |   9|          2|    1|          2|
    |gmem_blk_n_R              |   9|          2|    1|          2|
    |gmem_blk_n_W              |   9|          2|    1|          2|
    |h_2_fu_122                |   9|          2|    3|          6|
    |indvar_flatten756_fu_118  |   9|          2|    8|         16|
    |indvar_flatten773_fu_126  |   9|          2|   11|         22|
    |indvar_flatten807_fu_134  |   9|          2|   14|         28|
    |w_fu_114                  |   9|          2|    3|          6|
    |x_fu_110                  |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 126|         28|   55|        110|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln182_3_reg_654                |   1|   0|    1|          0|
    |and_ln182_3_reg_654_pp0_iter2_reg  |   1|   0|    1|          0|
    |and_ln182_4_reg_665                |   1|   0|    1|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |c_fu_130                           |   4|   0|    4|          0|
    |gmem_addr_43_reg_675               |  64|   0|   64|          0|
    |gmem_addr_read_reg_681             |  32|   0|   32|          0|
    |h_2_fu_122                         |   3|   0|    3|          0|
    |icmp_ln180_reg_644                 |   1|   0|    1|          0|
    |icmp_ln182_reg_648                 |   1|   0|    1|          0|
    |icmp_ln182_reg_648_pp0_iter2_reg   |   1|   0|    1|          0|
    |indvar_flatten756_fu_118           |   8|   0|    8|          0|
    |indvar_flatten773_fu_126           |  11|   0|   11|          0|
    |indvar_flatten807_fu_134           |  14|   0|   14|          0|
    |or_ln182_reg_660                   |   1|   0|    1|          0|
    |w_fu_114                           |   3|   0|    3|          0|
    |x_fu_110                           |   5|   0|    5|          0|
    |and_ln182_4_reg_665                |  64|  32|    1|          0|
    |icmp_ln180_reg_644                 |  64|  32|    1|          0|
    |or_ln182_reg_660                   |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 365|  96|  176|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                                   Source Object                                  |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  kernel_attention_4.1_Pipeline_VITIS_LOOP_180_2_VITIS_LOOP_184_4_VITIS_LOOP_185_5|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                                                              gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                                                              gmem|       pointer|
|sext_ln180           |   in|   62|     ap_none|                                                                        sext_ln180|        scalar|
|afterRearrangeQKX    |   in|   64|     ap_none|                                                                 afterRearrangeQKX|        scalar|
+---------------------+-----+-----+------------+----------------------------------------------------------------------------------+--------------+

