;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SUB 10, 1
	SUB 10, 1
	SUB @-127, 100
	SUB @121, 103
	SUB #72, @205
	SUB #72, @205
	SPL -1, @-20
	SPL 0, <402
	SUB -207, <-120
	SPL 0, <402
	MOV @-127, 100
	SUB <-41, <-83
	MOV -107, -30
	SUB <-41, <-83
	SUB @121, 103
	MOV -107, -30
	DAT #-109, #-30
	SUB @121, 103
	DJN -1, @-20
	SLT 121, 100
	SUB @121, 103
	SLT 121, 100
	SUB -207, <-120
	MOV <0, @2
	SUB #12, @10
	SUB #72, @205
	DJN -1, @-20
	SUB #12, @10
	DJN -1, @-20
	DAT #20, <12
	JMP 12, <10
	DJN -1, @-20
	SUB -7, <-120
	MOV @-127, 100
	JMN 803, <402
	MOV @-127, 100
	JMN 803, <402
	SPL 0, <402
	DJN 90, #70
	MOV -4, <-20
	CMP -207, <-120
	ADD #270, <1
	CMP -207, <-120
