[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of AS4C4M16SA-6TIN production of ALLIANCE MEMORY INC. from the text:Revision History \nRevision  Details  Date  \nRev 1.0  Preliminary datasheet . June  2013  \nRev 2.0 Modify  some  typing  errors . March 2014  \nRev 3.0  Add AS4C4M16SA -6TCN  part.  March 2015  \nAlliance Memory Inc. 511 Taylor Way, San Carlos, CA  94070 TEL:  (650) 610-6 800 FAX: (650) 620-9 211 \nAlliance Memory Inc. reserves the right to change products or specification without notice. Rev 4.0 Add AS4C4M16SA-7B2CN 60-ball package and Part Number. March 201 7\nAS4C4M16SA-C&I\nConfidential\n- 1 of 56 -\nRev.5.0    October  2018\nRev 5.0 Add AS4C4M16SA-5TCN 54-Pin TSOPII  and Part Number .       October 2018\nConfidential 64M – (4M x 16 bit) Synchronous DRAM (SDRAM) \nAdvanced (Rev. 5.0, Oct. /2018) \nFeatures\n\uf0b7Fast access time from clock: 4.5/5.4/5.4 ns\n\uf0b7Fast clock rate: 200/166/143 MHz\n\uf0b7Fully synchronous operation\n\uf0b7Internal pipelined architecture\n\uf0b71M word x 16-bit x 4-bank\n\uf0b7Programmable Mode registers\n- CAS Latency:   2 or 3\n- Burst Length:  1, 2, 4, 8, or full page\n- Burst Type:  Sequential or Interleaved\n- Burst stop function\n- Optional drive strength control\n\uf0b7Operating temperature range\n- Commercial (0 ~ 70°C)\n- Industrial (-40 ~ 85°C)\n\uf0b7Auto Refresh and Self Refresh\n\uf0b74096 refresh cycles/64ms\n\uf0b7CKE power down mode\n\uf0b7Single +3.3V \uf0b1 0.3V power supply\n\uf0b7Interface:  LVTTL\n\uf0b754-pin 400 mil plastic TSOP II package\n\uf0b754-ball 8.0 x 8.0 x 1.2mm (max) FBGA\npackage\n\uf0b760-ball 6.4 x 10.1 x 1.0mm FBGA package\n- All parts ROHS CompliantOverview \nThe 64Mb SDRAM is a high-speed CMOS \nsynchronous DRAM containing 64 Mbits. It is internally \nconfigured as 4 Banks of 1M word x 16 DRAM with a \nsynchronous interface (all signals are registered on \nthe positive edge of the clock signal, CLK). Read and \nwrite accesses to the SDRAM are burst oriented; \naccesses start at a selected location and continue for \na programmed number of locations in a programmed \nsequence. Accesses begin with the registration of a \nBank Activate command which is then followed by a \nRead or Write command. \nThe SDRAM provides for programmable Read or \nWrite burst lengths of 1, 2, 4, 8, or full page, with a \nburst termination option. An auto precharge function \nmay be enabled to provide a self-timed row precharge \nthat is initiated at the end of the burst sequence. The \nrefresh functions, either Auto or Self Refresh are easy \nto use. By having a programmable mode register, the \nsystem can choose the most suitable modes to \nmaximize its performance. These devices are well \nsuited for applications requiring high memory \nbandwidth and particularly well suited to high \nperformance PC applications. \nTable 1. Key Specifications  \nAS4C4M16S  \ntCK3  Clock Cycle time(min.)  \ntAC3  Access time from CLK (max.)  \ntRAS  Row Active time(min.)  \ntRC Row Cycle time(min.)  \nTable 2.Ordering Information  \nPart Number  Frequency  Package  Temperature  Temp Range  \nAS4C4M16S A-6BIN  166MHz  54-Ball FBGA Industrial  -40 ~ 85° C\nAS4C4M16S A-7BCN  143MHz  54-Ball FBGA Commercial  0 ~ 70° C  \nAS4C4M16S A-6TIN 166MHz  54-Pin TSOPII Industrial  -40 ~ 85° C\nAS4C4M16S A-7TCN 143MHz  54-Pin TSOPII Commercial  0 ~ 70° C  \nAS4C4M16S A-6TCN 166MHz  54-Pin TSOPII Commercial  0 ~ 70° C  \nB: indicates FBGA package    B2: indicates a second FBGA package option \nT: indicates TSOP II package  N: indicates Pb and Halogen Free AS4C4M16SA- 5TCN 200MHz 0 ~ 70° C \nAS4C4M16SA-C&I\nConfidential\n- 2 of 56 -\nRev.5.0  October 2018-5 -6 -7Unit\n4.5\n40\n555\n5.4\n42\n606\n5.4\n42\n637\nns\nns\nnsns\nAS4C4M16SA-7 B2CN 143MHz 60-Ball FBGA Commercial 0 ~ 70° C  54-Pin TSOPII Commercial \nFigure 1.1 Pin Assignment (Top View)\n1 54 VDD VSS\n2 53 DQ0 DQ15\n3 52 VDDQ VSSQ\n4 51 DQ1 DQ14\n5 50 DQ2 DQ13\n6 49 VSSQ VDDQ\n7 48 DQ3 DQ12\n8 47 DQ4 DQ11\n9 46 VDDQ VSSQ\n10 45 DQ5 DQ10\n11 44 DQ6 DQ9\n12 43 VSSQ VDDQ\n13 42 DQ7 DQ8\n14 41 VDD VSS\n15 40 LDQM NC/RFU\n16 39 WE# UDQM\n17 38 CAS# CLK\n18 37 RAS# CKE\n19 36 CS# NC\n20 35 BA0 A11\n21 34 BA1 A9\n22 33 A10/AP A8\n23 32 A0 A7\n24 31 A1 A6\n25 30 A2 A5\n26 29 A3 A4\n27 28 VDD VSS Figure 1.2 54 Ball Assignment (Top View) \n…  1 2 7 8\nA\nBCD\nE\nF\nG\nH\nJ3\n VSS DQ15\nDQ14 DQ13\nDQ12 DQ11\n DQ10 DQ9\nDQ8 NC\nUDQM CLK\n NC A11\nA8 A7\nVSS A5VSSQ\nVDDQ\nVSSQ\nVDDQ\nVSS\nCKE\nA9\nA6\nA4 \n VDDQ DQ0\nVSSQ DQ2\nVDDQ DQ4\n VSSQ DQ6\nVDD LDQM\nCAS# RAS#\n BA0 BA1\nA0 A1\nA3 A2VDD\nDQ1\nDQ3\nDQ5\nDQ7\nWE#\nCS#\nA10\nVDD9\nFigure 1.3 60 Ball Assignment (Top View)\n… 1 2 6 7\nA\nB\nC\nD\nE\nF\nG\nH\nJVSS DQ15\nDQ14 VSSQ\nDQ13 VDDQ\nDQ12 DQ11\nDQ10 VSSQ\nDQ9 VDDQ\nDQ8 NC\nNC NC\nNC UDQMDQ0 VDD\nVDDQ DQ1\nVSSQ DQ2\nDQ4 DQ3\nVDDQ DQ5\nVSSQ DQ6\nNC DQ7\nNC NC\nLDQM WE#\nK NC CLK RAS# CAS#\nL CKE NC NC CS#\nM A11 A9 BA1 BA0\nN A8 A7 A0 A10\nP A6 A5 A2 A1\nR VSS A4 A3 VDD\nAS4C4M16SA-C&I\nConfidential\n- 3 of 56 -\nRev.5.0  October 2018\nFigure 2 . Block Diagram \nCLK\nCKE\nCS#\nRAS#\nCAS#\nWE#CLOCK\nBUFFER\nCOMMAND\nDECODER\nCOLUMN\nCOUNTERCONTROL\nSIGNAL\nGENERATOR\nREFRESH\nCOUNTERDQ  Buffer1M x 16\nCELL ARRAY\n(BANK #A)Row \nDecoder\n1M x 16\nCELL ARRAY\n(BANK #B)Row \nDecoder\n1M x 16\nCELL ARRAY\n(BANK #C)Row \nDecoder\n1M x 16\nCELL ARRAY\n(BANK #D)Row \nDecoderColumn Decoder\nColumn Decoder\nColumn Decoder\nColumn DecoderMODE\nREGISTER\nA9\nA11\nBA0\nBA1\n~A0DQ15DQ0\n~\nADDRESS\nBUFFERA10/APLDQM, UDQM\nAS4C4M16SA-C&I\nConfidential\n- 4 of 56 -\nRev.5.0  October 2018\nPin Descriptions\nTable 3. Pin Details \nSymbol  Type  Description  \nCLK Input  Clock:  CLK is driven by the system clock. All SDRAM input signals are sampled on \nthe positive edge of CLK. CLK also increments the internal burst counter and \ncontrols the output registers.\nCKE Input  Clock Enable:  CKE activates ( HIGH) and deactivates ( LOW) the CLK signal. If \nCKE goes low synchronously with clock ( set-up and hold time same as other \ninputs), the internal clock is suspended from the next clock cycle and the state of \noutput and burst address is frozen as long as the CKE remains low. When all \nbanks are in the idle state, deactivating the clock controls the ent ry to the Power \nDown and Self Refresh modes. CKE is synchronous except after the device enters \nPower Down and Self Refresh modes, where CKE becomes asynchronous until \nexiting the same mode. The input buffers, including CLK, are disabled during \nPower Down a nd Self Refresh modes, providing low standby power.  \nBA0,BA1  Input  Bank Activate : BA0, BA1  input select the bank for operation . \nBA1 BA0 Select Bank  \n0 0 BANK #A  \n0 1 BANK #B  \n1 0 BANK #C  \n1 1 BANK #D  \nA0-A11 Input  Address Inputs: A0-A11 are sam pled during the BankActivate command (row \naddress A0 -A11) and Read/Write command (column address A0 -A7 with A10 \ndefining Auto Precharge) to select one location out of the 1M available in the \nrespective bank. During a Precharge command, A10 is sampled to de termine if all \nbanks are to be precharged (A10 = HIGH). The address inputs also provide the op -\ncode during a Mode Register Set command.  \nCS# Input  Chip Select:  CS# enables (sampled LOW) and disables (sampled HIGH) the \ncommand decoder. All commands are mask ed when CS# is sampled HIGH. CS# \nprovides for external bank selection on systems with multiple banks. It is \nconsidered part of the command code.  \nRAS#  Input  Row Address Strobe:  The RAS# signal defines the operation commands in \nconjunction with the CAS# and  WE# signals and is latched at the positive edges of \nCLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH," \neither the BankActivate command or the Precharge command is selected by the \nWE# signal. When the WE# is asserted "HIGH," the BankAct ivate command is \nselected and the bank designated by B A is turned on to the active state. When the \nWE# is asserted "LOW," the Precharge command is selected and the bank \ndesignated by B A is switched to the idle state after the precharge operation.  \nCAS# Input Column Address Strobe:  The CAS# signal defines the operation commands in \nconjunction with the RAS# and WE# signals and is latched at the positive edges of \nCLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access \nis started by asserting  CAS# "LOW." Then, the Read or Write command is \nselected by asserting WE# "LOW" or "HIGH."\nWE#  Input  Write Enable: The WE# signal defines the operation commands in conjunction \nwith the RAS# and CAS# signals and is latched at the positive edges of CLK. The  \nWE# input is used to select the BankActivate or Precharge command and Read or \nWrite command.  \nAS4C4M16SA-C&I\nConfidential\n- 5 of 56 -\nRev.5.0  October 2018\nLDQM, \nUDQM  Input  Data Input/Output Mask: Controls output buffers in read mode and masks \nInput data in write mode.  \nDQ0-DQ15  Input / \nOutput  Data I/O: The DQ0 -15 input and output data are synchronized with the positive \nedges of CLK. The I/Os are maskable during Reads and Writes.  \nNC/RFU  - No Connect:  These pins should be left unconnected.  \nVDDQ Supply  DQ Power: Provide isolated power to DQs for improved noise immu nity. \n( 3.3V\uf0b1 0.3V )  \nVSSQ Supply  DQ Ground:  Provide isolated ground to DQs for improved noise immunity.  \n( 0 V )  \nVDD Supply  Power Supply:  +3.3V \uf0b1 0.3V \nVSS Supply  Ground\nAS4C4M16SA-C&I\nConfidential\n- 6 of 56 -\nRev.5.0  October 2018\nOperation Mode\nFully synchronous operations are performed to latch the commands at the positive edges of CLK . Table 4 \nshows the truth table for the operation commands. \nTable 4. Truth Table (Note (1), (2 ))\nCommand  State  CKE n-1 CKE n DQM BA0,1A10A0-9,11 CS# RAS#  CAS#  WE#  \nBankActivate  Idle(3) H X X V Row address  L L H H \nBankPrecharge  Any H X X V L X L L H L \nPrechargeAll  Any H X X X H X L L H L \nWrite  Active(3) H X V V L Column \naddress \n(A0 ~ A7)  L H L L \nWrite and AutoPrecharge  Active(3) H X V V H L H L L \nRead  Active(3) H X V V L Column \naddress \n(A0 ~ A7)  L H L H \nRead and Autoprecharg e Active(3) H X V V H L H L H \nMode Register Set  Idle H X X OP code  L L L L \nExtended Mode Register Set  Idle H X X OP code  L L L L \nNo-Operation  Any H X X X X X L H H H \nBurst Stop  Active(4) H X X X X X L H H L \nDevice Deselect  Any H X X X X X H X X X \nAutoRefresh  Idle H H X X X X L L L H \nSelfRefresh Entry  Idle H L X X X X L L L H \nSelfRefresh Exit  Idle L H X X X X H X X X \n(SelfRefresh) L H H H \nClock Suspend Mode Entry  Active  H L X X X X H X X X \nL V V V \nPower Down Mode Entry  Any(5) H L X X X X H X X X \nL H H H \nClock Suspend Mode Exit  Active  L H X X X X X X X X \nPower Down Mode Exit  Any L H X X X X H X X X \n(PowerDown) L H H H \nData Write/Output Enable  Active  H X L X X X X X X X \nData Mask/Output Disable  Active  H X H X X X X X X X \nNote: 1. V=Valid , X=Don\'t Care L=Low level H=High level \n2. CKE n signal is input level when commands are provided.\nCKE n-1 signal is input level one clock cycle before the commands are provided.\n3. These are states of bank designated by BA signal.\n4. Device state is 1, 2, 4, 8, and full page burst operation.\n5. Power Down Mode can not enter in the burst operation.\nWhen this command is asserted in the burst cycle, device state is clock suspend mode.\nAS4C4M16SA-C&I\nConfidential\n- 7 of 56 -\nRev.5.0  October 2018\nCommands\n1 BankActivate \n(RAS# = "L", CAS# = "H", WE# = "H", BAs = Bank, A0-A11 = Row Address) \n The BankActivate command activates the idle bank designated by the BA0, 1 signal. By latching the row \naddress on A0 to A11 at the time of this command, the selected row access is initiated. The read or write \noperation in the same bank can occur after a time delay of t RCD(min.) from the time of bank activation. A \nsubsequent BankActivate command to a different row in the same bank can only be issued after the \nprevious active row has been precharged (refer to the following figure). The minimum time interval \nbetween successive BankActivate commands to the same bank is defined by t RC(min.). The SDRAM has \nfour internal banks on the same chip and shares part of the internal circuitry to reduce chip area; therefore \nit restricts the back- to-back activation of the two banks. t RRD(min.) specifies the minimum time required \nbetween activating different banks. After this command is used, the Write command and the Block Write \ncommand perform the no mask write operation. \nCLK\nCOMMANDT0 T1\nADDRESST2 T3 Tn+3 Tn+4 Tn+5 Tn+6\nRAS# - CAS# delay(t RCD) RAS# - RAS# delay time(t RRD)\nRAS# - Cycle time(t RC)\nAutoPrecharge\nBeginBank A\nRow Addr.Bank A\nCol Addr.Bank B\nRow Addr.Bank A\nRow Addr.\nBank A\nActivateNOP NOPR/W A with\nAutoPrechargeBank B\nActivateNOP NOPBank A\nActivate\nDon’t Care\nFigure 3 . BankActivate Command Cycle (Burst Length = n)\n2 BankPrecharge command \n(RAS# = "L", CAS# = "H", WE# = "L", BAs = Bank, A10 = "L", A0-A9 and A11 = Don\'t care) \n The BankPrecharge command precharges the bank designated by BA signal. The precharged bank is \nswitched from the active state to the idle state. This command can be asserted anytime after t RAS(min.) is \nsatisfied from the BankActivate command in the desired bank. The maximum time any bank can be active \nis specified by t RAS(max.). Therefore, the precharge function must be performed in any active bank within \ntRAS(max.). At the end of precharge, the precharged bank is still in the idle state and is ready to be \nactivated again. \n3 PrechargeAll command \n(RAS# = "L", CAS# = "H", WE# = "L", BAs = Don’t care, A10 = "H", A0-A9 and A11 = Don\'t care) \n The PrechargeAll command precharges all banks simultaneously and can be issued even if all banks are \nnot in the active state. All banks are then switched to the idle sta te. \n4 Read command \n(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "L", A0-A7 = Column Address) \n The Read command is used to read a burst of data on consecutive clock cycles from an active row in an \nactive bank. The bank must be active for at least t RCD(min.) before the Read command is issued. During \nread bursts, the valid data-out element from the starting column address will be available following the \nCAS latency after the issue of the Read command. Each subsequent data-out element will be valid by the \nnext positive clock edge (refer to the following figure). The DQs go into high-impedance at the end of the \nburst unless other command is initiated. The burst length, burst sequence, and CAS latency are \ndetermined by the mode register, which is already programmed. A full-page burst will continue until \nterminated (at the end of the page it will wrap to column 0 and continue. \nAS4C4M16SA-C&I\nConfidential\n- 8 of 56 -\nRev.5.0  October 2018\nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nREAD A NOP NOP NOP NOP NOP NOP NOPT7 T8\nNOP\nCAS# Latency=2\ntCK2, DQ\nCAS# Latency=3tCK3, DQDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3\nDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3Figure 4 . Burst Read Operation (Burst Length = 4, CAS# Latency = 2, 3) \n The read data appears on the DQs subject to the values on the DQM inputs two clocks earlier (i.e. DQM \nlatency is two clocks for output buffers). A read burst without the auto precharge function may be \ninterrupted by a subsequent Read or Write command to the same bank or the other active bank before \nthe end of the burst length. It may be interrupted by a BankPrecharge/ PrechargeAll command to the \nsame bank too. The interrupt coming from the Read command can occur on any clock cycle following a \nprevious Read command (refer to the following figure). \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nREAD A READ B NOP NOP NOP NOP NOP NOPT7 T8\nNOP\nCAS# Latency=2\ntCK2, DQ\nCAS# Latency=3tCK3, DQDOUT A 0 DOUT B 0 DOUT B 1 DOUT B 2\nDOUT A 0 DOUT B 0 DOUT B 1 DOUT B 2DOUT B 3\nDOUT B 3\nFigure 5 . Read Interrupted by a Read (Burst Length = 4, CAS# Latency = 2, 3) \n The DQM inputs are used to avoid I/O contention on the DQ pins when the interrupt comes from a Write \ncommand. The DQMs must be asserted (HIGH) at least two clocks prior to the Write command to \nsuppress data-out on the DQ pins. To guarantee the DQ pins against I/O contention, a single cycle with \nhigh-impedance on the DQ pins must occur between the last read data and the Write command (refer to \nthe following three figures). If the data output of the burst read occurs at the second clock of the burst \nwrite, the DQMs must be asserted (HIGH) at least one clock prior to the Write command to avoid internal \nbus contention. \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nNOP NOPBank A\nActivateNOP NOP READ A WRITE A NOPT7 T8\nNOP\nCAS# Latency=2\ntCK2, DQDQMT9\nNOP\nDIN A 0 DIN A 1 DIN A 2 DIN A 3\nFigure 6 . Read to Write Interval  (Burst Length \uf0b3 4, CAS# Latency = 2) \nAS4C4M16SA-C&I\nConfidential\n- 9 of 56 -\nRev.5.0  October 2018\nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nNOP READ A NOP NOP NOP NOP WRITE B NOPT7 T8\nNOPDQM\nDOUT A 0 DIN B 0 DIN B 1 DIN B 2CAS# Latency=3\ntCK3, DQ\nMust be Hi-Z before\nthe Write CommandDon’t CareFigure 7 . Read to Write Interval  (Burst Length ≧ 4, CAS# Latency = 3)  \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nNOP NOP READ A NOP NOP WRITE B NOP NOPT7 T8\nNOPDQM\nDIN B 0 DIN B 1 DIN B 2 DIN B 3CAS# Latency=2\ntCK2, DQ\nMust be Hi-Z before\nthe Write Command\nDon’t Care\nFigure 8 . Read to Write Interval (Burst Length \uf0b3 4, CAS# Latency = 2) \n A read burst without the auto precharge function may be interrupted by a BankPrecharge/ PrechargeAll \ncommand to the same bank. The following figure shows the optimum time that BankPrecharge/ \nPrechargeAll command is issued in different CAS latency. \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nREAD A NOP NOP NOP Precharge NOP NOP ActivateT7 T8\nNOP\nCAS# Latency=2\ntCK2, DQ\nCAS# Latency=3tCK3, DQDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3\nDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3ADDRESSBank,\nCol ABank (s)Bank\nRow\ntRP\nFigure 9 . Read to Precharge (CAS# Latency = 2, 3) \n5 Read and AutoPrecharge command \n(RAS# = "H", CAS# = "L", WE# = "H", BAs = Bank, A10 = "H", A0-A7 = Column Address) \nThe Read and AutoPrecharge command automatically performs the precharge operation after the read \noperation. Once this command is given, any subsequent command cannot occur within a time delay of \n{tRP(min.) + burst length}. At full- page burst, only the read operation is performed in this command and the auto \nprecharge function is ignored. \nAS4C4M16SA-C&I\nConfidential\n- 10 of 56 -\nRev.5.0  October 2018\n6 Write command \n(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "L", A0-A7 = Column Address) \nThe Write command is used to write a burst of data on consecutive clock cycles from an active row in an active \nbank. The bank must be active for at least t RCD(min.) before the Write command is issued. During write bursts, \nthe first valid data-in element will be registered coincident with the Write command. Subsequent data elements \nwill be registered on each successive positive clock edge (refer to the following figure). The DQs remain with \nhigh-impedance at the end of the burst unless another command is initiated. The burst length and burst \nsequence are determined by the mode register, which is already programmed. A full-page burst will continue \nuntil terminated (at the end of the page it will wrap to column 0 and continue). \nCLK\nDQT0 T1 T2 T3 T4 T5 T6\nDIN A 0 DIN A 1 DIN A 2 DIN A 3 don’t careT7 T8\nCOMMAND NOP WRITE A NOP NOP NOP NOP NOP NOP NOP\nThe first data element and the write \nare registered on the same clock edge\nFigure 10. Bu rst Write Operation (Burst Length = 4) \nA write burst without the auto precharge function may be interrupted by a subsequent Write, \nBankPrecharge/PrechargeAll, or Read command before the end of the burst length. An interrupt coming from \nWrite command can occur on any clock cycle following the previous Write command (refer to the following \nfigure). \nCLK\nDQT0 T1 T2 T3 T4 T5 T6\nDIN A 0 DIN B 0 DIN B 1 DIN B 2 DIN B 3T7 T8\nCOMMAND NOP WRITE A WRITE B NOP NOP NOP NOP NOP NOP\nFigure 11 . Write Interrupted by a Write (Burst Length = 4)\nThe Read command that interrupts a write burst without auto precharge fu nction should be issued one cycle \nafter the clock edge in which the last data-in element is registered. In order to avoid data contention, input data \nmust be removed from the DQs at least one clock cycle before the first read data appears on the outputs (refer \nto the following figure). Once the Read command is registered, the data inputs will be ignored and writes will \nnot be executed.  \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nNOP WRITE A READ B NOP NOP NOP NOP NOPT7 T8\nNOP\nCAS# Latency=2\ntCK2, DQ\nCAS# Latency=3tCK3, DQDOUT B 0 DOUT B 1 DOUT B 2 DOUT B 3\nDOUT B 0 DOUT B 1 DOUT B 2 DOUT B 3DIN A 0 don’t care\nDIN A 0 don’t care don’t care\nInput data must be removed from the DQ at\nleast one clock cycle before the Read dataappears on the outputs to avoid data contention\nAS4C4M16SA-C&I\nConfidential\n- 11 of 56 -\nRev.5.0  October 2018\nThe BankPrecharge/PrechargeAll command that interrupts a write burst without the auto precharge function \nshould be issued m cycles after the clock edge in which the last data-in element is registered, where m equals \ntWR/tCK rounded up to the next whole number. In addition, the DQM signals must be used to mask input data, \nstarting with the clock edge following the last data-in element and ending with the clock edge on which the \nBankPrecharge/PrechargeAll command is entered (refer to the following figure). \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nWRITE NOP NOP Precharge NOP NOP Activate NOPT7\nDQM\nDon’t Care\nADDRESSBank\nCol nBank (s) ROW\ntRP\nDIN\nnDIN\nN+1\ntWR\nDQ\nNote: The LDQM/UDQM can remain low in this example if the length of the write burst is 1 or 2.\nFigure 13 . Write to Precharge\n7 Write and AutoPrecharge command \n(RAS# = "H", CAS# = "L", WE# = "L", BAs = Bank, A10 = "H", A0-A7 = Column Address) \n The Write and AutoPrecharge command performs the precharge operation automatically after the write \noperation. Once this command is given, any subsequent command can not occur within a time delay of \n{(burst length -1) + t WR + t RP(min.)}. At full-page burst, only the write operation is performed in this \ncommand and the auto precharge function is ignored. \nCLK\nDQT0 T1 T2 T3 T4 T5 T6\nDIN A 0 DIN A 1T7 T8\nCOMMANDBank A\nActivateNOP NOPWRITE A\nAuto Precharge NOP NOP NOP NOP NOPT9\nBank A\nActivate\ntDAL=tWR+tRPtDAL\nBegin AutoPrecharge\nBank can be reactivated at completion of t DAL\nFigure 14 . Burst Write with Auto-Precharge (Burst Length = 2) \n8 Mode Register Set command  (RAS# = "L", CAS# = "L", WE# = "L", A0-A11 = Register Data) \n The mode register stores the data for controlling the various operating modes of SDRAM. The Mode \nRegister Set command programs the values of CAS latency, Addressing Mode and Burst Length in the \nMode register to make SDRAM useful for a variety of different applications. The default values of the \nMode Register after power-up are undefined; therefore this command must be issued at the power- up \nsequence. The state \nof pins A0~A9 and A11 in the same cycle is the data written to the mode register. \nTwo clock cycles are required to complete the write in the mode register (refer to the following figure). The \ncontents of the mode register can be changed using the same command and the clock cycle \nrequirements during operation as long as all banks are in the idle state. Figure 12 . Write Interrupted by a Read (Burst Length = 4, CA S # Latency = 2, 3) \nAS4C4M16SA-C&I\nConfidential\n- 12 of 56 -\nRev.5.0  October 2018\nTable 5. Mode Register Bitmap \nBA1 BA0 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 \nRFU*  0 RFU*  WBL Test Mode  CAS Latency  BT Burst Lengt h \nA9 Write Burst Length  A8 A7 Test Mode  A3 Burst Type  \n0 Burst  0 0 Normal 0 Sequential  \n1 Single Bit  1 0 Vendor Use Only  1 Interleave  \n0 1 Vendor Use Only  \nA6 A5 A4 CAS Latency  A2 A1 A0 Burst Length  \n0 0 0 Reserved 0 0 0 1 \n0 0 1 Reserved  0 0 1 2 \n0 1 0 2 clocks  0 1 0 4 \n0 1 1 3 clocks  0 1 1 8 \n1 0 0 Reserved  1 1 1 Full Page  (Sequential ) \nAll other Reserved  All other Reserved  \n*Note: RFU (Reserved for future use) should stay “0” during MRS cycle.\nCLK\nCS#T0 T1 T2 T3 T4 T5 T6 T7\nCKE\nDon’t CareRAS#tMRD\nCAS#T8 T9 T10\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\ntRP\nPrechargeAll Mode Register\nSet CommandAnyCommandHi-ZAddress Key\nFigure 15 . Mode Register Set Cycle \nAS4C4M16SA-C&I\nConfidential\n- 13 of 56 -\nRev.5.0  October 2018\n\uf0b7Burst Length Field (A2~A0)\nThis field specifies the data length of column access using the A2~A0 pins and selects the Burst Length \nto be 2, 4, 8, or full page.  \nTable 6. Burst Length Field  \nA2 A1 A0 Burst Length  \n0 0 0 1\n0 0 1 2 \n0 1 0 4 \n0 1 1 8 \n1 0 0 Reserved  \n1 0 1 Reserved  \n1 1 0 Reserved  \n1 1 1 Full Page  \n\uf0b7Burst Type Field (A3)\nThe Burst Type can be one of two modes, Interleave Mode or Sequential Mode.\nTable 7. Burst Type Field\nA3 Burst Type  \n0 Sequential  \n1 Interle ave \n\uf0b7Burst Definition, Addressing Sequence of Sequential and Interleave Mode\nTable 8. Burst Definition \nBurst Length  Start AddressSequential  Interleave  A2 A1 A0 \n2 X X 0 0, 1 0, 1 \nX X 1 1, 0 1, 0 \n4 X 0 0 0, 1, 2, 3 0, 1, 2, 3  \nX 0 1 1, 2, 3, 0  1, 0, 3, 2  \nX 1 0 2, 3, 0, 1  2, 3, 0, 1  \nX 1 1 3, 0, 1, 2  3, 2, 1, 0  \n8 0 0 0 0, 1, 2, 3, 4, 5, 6, 7  0, 1, 2, 3, 4, 5, 6, 7  \n0 0 1 1, 2, 3, 4, 5, 6, 7, 0  1, 0, 3, 2, 5, 4, 7, 6  \n0 1 0 2, 3, 4, 5, 6, 7, 0, 1  2, 3, 0, 1, 6 , 7, 4, 5  \n0 1 1 3, 4, 5, 6, 7, 0, 1, 2  3, 2, 1, 0, 7, 6, 5, 4  \n1 0 0 4, 5, 6, 7, 0, 1, 2, 3  4, 5, 6, 7, 0, 1, 2, 3  \n1 0 1 5, 6, 7, 0, 1, 2, 3, 4  5, 4, 7, 6, 1, 0, 3, 2  \n1 1 0 6, 7, 0, 1, 2, 3, 4, 5  6, 7, 4, 5, 2, 3, 0, 1  \n1 1 1 7, 0, 1, 2, 3, 4, 5, 6  7, 6, 5, 4, 3, 2, 1, 0  \nFull page  location = 0 -255 n, n+1, n+2, n+3, …255, 0, \n1, 2, …  n-1, n, … Not  Support  \nAS4C4M16SA-C&I\nConfidential\n- 14 of 56 -\nRev.5.0  October 2018\n\uf0b7CAS Latency Field (A6~A4)\nThis field specifies the number of clock cycles from the assertion of the Rea d command to the first read\nwhole value satisfying the following formula must be programmed into this field.\ntCAC(min) \uf0a3 CAS Latency X t CK\nTable 9. CAS  latency Field\nA6 A5 A4 CAS Latency  \n0 0 0 Reserved  \n0 0 1 Reserved  \n0 1 0 2 clocks  \n0 1 1 3 clocks  \n1 X X Reserved  \n\uf0b7Test Mode field (A8~A7)\nThese two bits are used to enter the test mode and must be programmed to "00" in normal operation.\nTable 10. Test Mode Field \nA8 A7 Test Mode  \n0 0 Normal mode  \n0 1 Vendor Use Only  \n1 X Vendor Use Only  \n\uf0b7Write Burst Length (A9)\nThis bit is used to select the write burst mode. When the A9 bit is "0", the Burst-Read-Burst-Write mode\nis selected. When the A9 bit is "1", the Burst-Read-Single-Write mode is selected.\nTable 11. Write Burst Length \nA9 Write Burst Mode  \n0 Burst -Read -Burst -Write  \n1 Burst -Read -Single -Write  \nNote: A10 and BA0, 1 should stay “L” during mode set cycle. \n\uf0b7Extended Mode Register Bitmap\nTable 12.Extended Mode Register Bitmap\nBA1 BA0 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0 Address Field  \n0 1 0 0 0 0 0 0 0 0 0 0 DS 0 Extended Mode Register  \nA1 Drive Strength  \n0 Full \n1 Weak  \nAS4C4M16SA-C&I\nConfidential\n- 15 of 56 -\nRev.5.0  October 2018\n9 No-Operation command \n(RAS# = "H", CAS# = "H", WE# = "H") \nThe No-Operation command is used to perform a NOP to the SDRAM which is selected (CS# is Low). \nThis prevents unwanted commands from being registered during idle or wait states. \n10 Burst Stop command \n(RAS# = "H", CAS# = "H", WE# = "L") \n The Burst Stop command is used to terminate either fixed-length or full-page bursts. This command is \nonly effective in a read/write burst without the auto precharge function. The terminated read burst ends \nafter a delay equal to the CAS latency (refer to the following figure). The termination of a write burst is \nshown in the following figure. \nCLK\nCOMMANDT0 T1 T2 T3 T4 T5 T6\nREAD A NOP NOP NOPBurst \nStopNOP NOP NOPT7 T8\nNOP\nCAS # Latency=2\ntCK2, DQ\nCAS # Latency=3\ntCK3, DQDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3\nDOUT A 0 DOUT A 1 DOUT A 2 DOUT A 3The burst ends after a delay equal to the CAS # Latency\nFigure 16 . Termination of a Burst Read Operation (Burst Length ＞ 4, CAS# Latency = 2, 3)\nCLK\nDQT0 T1 T2 T3 T4 T5 T6\nDIN A 0 DIN A 1 DIN A 2 don’t careT7 T8\nCOMMAND NOP WRITE A NOP NOPBurst \nStopNOP NOP NOP NOP\nFigure 17 . Termination of a Burst Write Operation (Burst Length = X) \n11   Device Deselect command (CS# = "H") \n The Device Deselect command disables the command decoder so that the RAS#, CAS#, WE# and \nAddress inputs are ignored, regardless of whether the CLK is enabled. This command is similar to the No \nOperation command. \n12 AutoRefresh command \n(RAS# = "L", CAS# = "L", WE# = "H", CKE = "H", A0-A 11 = Don\'t care) \n The AutoRefresh command is used during normal operation of the SDRAM and is analogous to CAS#-\nbefore-RAS# (CBR) Refresh in conventional DRAMs. This command is non-persistent, so it must be \nissued each time a refresh is required. The addressing is generated by the internal refresh controller. This \nmakes the address bits a "don\'t care" during an AutoRefresh command. The internal refresh counter \nincrements automatically on every auto refresh cycle to all of the rows. The refresh operation must be \nperformed 4096 times within 64ms. The time required to complete the auto refresh operation is specified \nby t RC(min.). To provide the AutoRefresh command, all banks need to be in the idle state and the device \nmust not be in power down mode (CKE is high in the previous cycle). This command must be followed by \nNOPs until the auto refresh operation is completed. The precharge time requirement, t RP(min), must be \nmet before successive auto refresh operations are performed. \nAS4C4M16SA-C&I\nConfidential\n- 16 of 56 -\nRev.5.0  October 2018\n13 SelfRefresh Entry command \n(RAS# = "L", CAS# = "L", WE# = "H", CKE = "L", A0-A 11 = Don\'t care) \n The SelfRefresh is another refresh mode available in the SDRAM. It is the preferred refresh mode for \ndata retention and low power operation. Once the SelfRefresh command is registered, all the inputs to the \nSDRAM become "don\'t care" with the exception of CKE, which must remain LOW. The refresh \naddressing and timing is internally generated to reduce power consumption. The SDRAM may remain in \nSelfRefresh mode for an indefinite period. The SelfRefresh mode is exited by restarting the external clock \nand then asserting HIGH on CKE (SelfRefresh Exit command ). \n14 SelfRefresh Exit command \n This command is used to exit from the SelfRefresh mode. Once this command is registered, NOP or \nDevice Deselect commands must be issued for t XSR(min.) because time is required for the completion of \nany bank currently being internally refreshed. If auto refresh cycles in bursts are performed during normal \noperation, a burst of 4096 auto refresh cycles should be completed just prior to entering and just after \nexiting the SelfRefresh mode. \n15 Clock Suspend Mode Entry / PowerDown Mode Entry command (CKE = "L") \n When the SDRAM is operating the burst cycle, the internal CLK is suspended (masked) from the \nsubsequent cycle by issuing this command (asserting CKE "LOW"). The device operation is held intact \nwhile CLK is suspended. On the other hand, when all banks are in the idle state, this command performs \nentry into the PowerDown mode. All input and output buffers (except the CKE buffer) are turned off in the \nPowerDown mode. The device may not remain in the Clock Suspend or PowerDown state longer than the \nrefresh period (64ms) since the command does not perform any refresh operations. \n16 Clock Suspend Mode Exit / PowerDown Mode Exit command (CKE= "H") \n When the internal CLK has been suspended, the operation of the internal CLK is reinitiated from the \nsubsequent cycle by providing this command (asserting CKE "HIGH" , the command should be NOP or \ndeselect). When the device is in the PowerDown mode, the device exits this mode and all disabled buffers \nare turned on to the active state. t PDE (min.) is required when the device exits from the PowerDown mode. \nAny subsequent commands can be issued after one clock cycle from the end of this command. \n17 Data Write / Output Enable, Data Mask / Output Disable command (DQM = "L", "H") \n During a write cycle, the DQM signal functions as a Data Mask and can control every word of the input \ndata. During a read cycle, the DQM functions as the controller of output buffers. DQM is also used for \ndevice selection, byte selection and bus control in a memory system. \nAS4C4M16SA-C&I\nConfidential\n- 17 of 56 -\nRev.5.0  October 2018\nTable 13 . Absolute Maximum Rating\nSymbol  Item - 5/6/7 Unit Note  \nVIN, VOUT Input, Output Voltage  -1.0 ~ 4.6 V 1 \nVDD, VDDQ Power Supply Voltage  -1.0 ~ 4.6 V 1 \nTA Ambient  Temperature  Commercial  0 ~ 70 °C 1 \nIndustrial  -40 ~ 85 °C 1 \nTSTG Storage Temperature  -55 ~ 1 50 °C 1 \nPD Power Dissipation  1 W 1 \nIOS Short Circuit Output Current  50 mA 1 \nTable 14 . Recommended D.C. Operating Conditions  (TA = -40~85° C) \nSymbol  Parameter  Min. Typ. Max.  Unit Note  \nVDD Power Supply Voltage  3.0 3.3 3.6 V 2 \nVDDQ Power Supply Voltage(for I/O Buffer)  3.0 3.3 3.6 V 2 \nVIH LVTTL Input High Voltage  2.0 － VDDQ+0.3 V 2 \nVIL LVTTL Input Low Voltage  -0.3 － 0.8 V 2 \nIILInput Leakage Current  \n( 0V \uf0a3 VIN \uf0a3 VDD, All other pins not under test = 0V )  -10－10 \uf06dA\nIOLOutput  Leakage Current  \nOutput disable, 0V \uf0a3 VOUT \uf0a3 VDDQ) -10－10 \uf06dA\nVOHLVTTL Output "H" Level Voltage  \n( IOUT = -2mA )  2.4 －－ V \nVOLLVTTL Output "L" Level Voltage  \n( IOUT = 2mA )  － －0.4 V \nTable 15 . Capacitance  (VDD = 3.3V, f = 1MHz, T A = 25° C)\nSymbol  Parameter  Min. Max.  Unit \nCI Input Capacitance  1 4 pF \nCI/O Input/Output Capacitance  2 5 pF \nNote: These parameters are periodically sampled and are not 100% tested. \nAS4C4M16SA-C&I\nConfidential\n- 18 of 56 -\nRev.5.0  October 2018\nTable 16 . D.C. Characteristics  (VDD = 3. 3V \uf0b1 0.3V, T A = -40~85°C)\nAS4C4M16SA-C&I\nConfidential\n- 19 of 56 -\nRev.5.0  October 2018 \nDescription/Test condition  Symbol  -5 -6 -7 Unit Note Max. \nOperating Curr ent \ntRC \uf0b3 tRC(min), Outputs Open \nOne ba\nnk active  IDD155 50 45 \nmA 3 \nPrecharge Standby Current in non-power down mode \ntCK = 15ns , CS#  \uf0b3 VIH(min), CKE  \uf0b3 VIH\nInput signals are changed every 2clksIDD2N 25 20 20\nPrecharge Standby Current in non-power down mode \ntCK = \uf0a5, CLK \uf0a3 VIL(max), CKE  \uf0b3 VIHIDD2NS12 12 12 \nPrecharge Standby Current in power down mode \ntCK = 15ns , CKE \uf0a3 VIL(max) IDD2P2 2 2 \nPrecharge Standby Current in power down mode \ntCK = \uf0a5, CKE \uf0a3 VIL(max)IDD2PS2 2 2 \nActive Standby Current in non-power down mode \ntCK = 15ns , CKE  \uf0b3 VIH(min), CS#  \uf0b3 VIH(min) \nInput signals are changed every 2clksIDD3N30 30 30 \nActive Standby Current in non-power down mode \nCKE  \uf0b3 VIH(min), CLK \uf0a3 VIL(max), t CK = \uf0a5 IDD3NS25 25 25 \nOperating Current (Burst mod e) \ntCK =tCK(min), Outputs Open, Multi-bank interleave IDD480 75 70 3, 4 \nRefresh Current \ntRC \uf0b3 tRC(min) IDD565 60 55 3 \nSelf Refresh Current \nCKE \uf0a3 0.2V ; for other inputs V IH≧VDD - 0.2V, VIL \uf0a3 0.2V IDD62 2 2 \nTable 17. Electrical Characteristics and Recommended A.C. Operating Conditions  \n(VDD = 3.3V±0.3V, T A = -40~85°C) \n*CL is CAS Latency\nNote: \n1.Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the\ndevice.\n2.All voltages are referenced to V SS. VIH (Max) = 4.6V for pulse width ≦3ns. VIL(Min) = -1.0V for pulse width ≦\n3ns.\n3.These parameters depend on the cycle rate and these values are measured by the cycle rate under the\nminimum value of t CK and t RC. Input signals are changed one time during every 2  tCK.\n4.These parameters depend on the output loading. Specified v alues are obtained with the output open.\n5.Power -up sequence is described in Note 11.\n6.A.C. Test Conditions\nAS4C4M16SA-C&I\nConfidential\n- 20 of 56 -\nRev.5.0  October 2018Symbol A.C. Parameter -5 -6 -7 Unit Note Min. Max. Min. Max. Min. Max. \ntRC Row cycle time (same bank) 55 - 60 - 63 - \nns tRCD RAS# to CAS# delay (same ban k) 15 - 18 - 21 - \ntRP Precharge to refresh/row activate \ncommand (same bank) 15 - 18 - 21 - \ntRRD Row activate to row activate delay \n(different banks) 10 - 12 - 14 - \ntRAS Row activate to precharge time \n(same bank) 40 100K  42 100K  42 100K  \ntWR Write recovery time 2 - 2 - 2 - \ntCK \ntCCD CAS# to CAS# Delay time 1 - 1 - 1 - \ntCK Clock cycle time CL* = 2 - - 9 - 10 - \nns 9 \nCL* = 3 5 - 6 - 7 - \ntCH Clock high time 2 - 2.5 - 2.5 - 10 \ntCL Clock low time 2 - 2.5 - 2.5 - 10 \ntAC Access time from CLK \n(positive edge) CL* = 2 - - - 6 - 6 10 \nCL* = 3 - 4.5 - 5 .4 - 5.4 \ntOH Data output hold time 2 - 2.5 - 2.5 - 9 \ntLZ Data output low impedance 0 - 0 - 0 - \ntHZ Data output high impedance - 4.5 - 5 .4 - 5.4 8 \ntIS Data/Address/Control Input set- up time 1.5 - 1.5 - 1.5 - 10 \ntIH Data/Address/Control Input hold time 0.8 - 0.8 - 0.8 - 10 \ntPDE Power Down Exit set-up time tIS+tCK - t IS+tCK - tIS+tCK - \ntMRD Mode Register Set Command Cycle Time 2 - 2 - 2 - t CK \ntREFI Average Refresh Interval Time - 1 5.6 - 15.6 - 15.6 \uf06ds \ntXSR Exit Self-Refresh to any Command tRC+tIS - tRC+tIS - tRC+tIS - ns \nTable 18 . LVTTL Interface\nReference Level of Output Signals  1.4V / 1.4V  \nOutput Load  Reference to the Under Output Load (B)  \nInput Signal Levels  2.4V / 0.4V  \nTransition Time (Rise and Fall) of Input Signals  1ns \nReference Level of Input Signals  1.4V \nOutput1.2KΩ\n30pF3.3V\n870Ω\nOutput\nZ0=50Ω50Ω\n30pF1.4V\nFigure 18 .1 LVTTL D.C. Test Load (A) Figure 18 .2 LVTTL A.C. Test Load (B) \n7.Transition times are measured between V IH and V IL. Transition (rise and fall) of input signals are in a fixed\nslope (1 ns).\n8.tHZ defines the time in which the outputs achieve the open circuit condition and are not at reference levels.\n9.If clock rising time is longer than 1 ns, ( t R / 2 -0.5) ns should be added to the parameter.\n10.Assumed input rise and fall time t T ( tR & t F ) = 1 ns\nIf tR or t F is longer than 1 ns, transient time compensation should be considered, i.e., [(tr + tf)/2 - 1] ns should\nbe added to the parameter.\n11.Power up Sequence\nPower up must be performed in the following sequence.\n1)Power must be applied to V DD and V DDQ(simultaneously) when CKE = “L”, DQM= “H” and all input signals\nare held "NOP" state .\n2)Start clock and maintain stable condition for minimum 200 \uf06ds, then bring CKE= “H” and, it is\nrecommended that DQM is held "HIGH" (V DD levels) to ensure DQ output is in high impedance.\n3)All banks must be precharged.\n4)Extended Mode Register set command and Mode Register Set command must be asserted to initialize\nthe Mode register.\n5)A minimum of 2 Auto-Refresh dummy cycles must be required to stabilize the internal circuitry of the\ndevice.\n* The Auto Refresh command can be issue before or after Mode Register Set command\nAS4C4M16SA-C&I\nConfidential\n- 21 of 56 -\nRev.5.0  October 2018\nTiming Waveforms  \nFigure 19. AC Parameters for Write Timing (Burst Length=4) \nT0 T1 T2\nDon’t CaretCH\nActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\ntCL\nBegin Auto\nPrecharge Bank B\nRAx RBx RAy\nRAx CAx RBx CBx RAy CAy\nAx0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx2 Bx3 Ay0 Ay1 Ay2 Ay3tRCD\ntRCtDAL\ntWR\nWrite with\nAuto PrechargeCommandBank AActivateCommandBank B Write withAuto PrechargeCommandBank B ActivateCommandBank A WriteCommandBank A PrechargeCommandBank AtIStIS\ntIH\ntIH\ntIS\nBegin AutoPrecharge Bank A\ntIS\ntIHHi-ZCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 22 of 56 -\nRev.5.0  October 2018\nFigure 20. AC Parameters for Read Timing (Burst Length=2, CAS# Latency=2)\nHi-ZCLK\nCS#T0 T1 T2\nCKE\nDon’t CareRAS#tCH\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16\ntCL\nBegin Auto\nPrecharge Bank B\nRAx RBx\nRAx CAx RBx CBx RAyRAy\nAx0 Ax1tRRD\ntRC\nRead\nCommandBank AActivateCommandBank B Read withAuto PrechargeCommandBank B ActivateCommandBank AtIS\ntIH\ntIH\ntIStIStIH\ntRAS\ntRCD\n tAC\ntLZtHZ\nBx0 Bx1\ntHZ\ntRP\nPrechargeCommandBank AtOH\nAS4C4M16SA-C&I\nConfidential\n- 23 of 56 -\nRev.5.0  October 2018\nFigure 21. Auto Refresh (Burst Length=4, CAS# Latency=2)\nT0 T1 T2\nDon’t CarePrecharge All\nCommandT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRAx\nCAx RAx\nAx0 Ax1tRP tRC\nAuto Refresh\nCommandAuto RefreshCommandActivateCommandBank A ReadCommandBank A\ntRC tRCD\nCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 24 of 56 -\nRev.5.0  October 2018\nFigure 22. Power on Sequence and Auto Refresh\nHi-ZT0 T1 T2\nDon’t CareInputs must be \nStable for 200μsT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\ntMRD\nExtended\nMode RegisterSet Command\nHigh LevelIs reguiredMinimum for 2 Refresh Cycles are required\ntRP\nPrecharge AllCommand1st Auto Refresh(*)\nCommand2nd Auto Refresh(*)\nCommandAnyCommand\nNote(*): The Auto Refresh command can be issue before or after Mode Register Set commandCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQAddress Key\nMode Register\nSet CommandtMRDBA0=H\nBA1=LBA0=L\nBA1=L\nAS4C4M16SA-C&I\nConfidential\n- 25 of 56 -\nRev.5.0  October 2018\nFigure 23. Self Refresh Entry & Exit Cycle\nCLK\nCS#T0 T1 T2\nCKE\nDon’t CareRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nSelf Refresh EntryT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19\nSelf Refresh Exit Auto RefreshtIS\nHi-Z\ntIStIH*Note 1*Note 2\n*Note 3,4 tPDE*Note 5\n*Note 6\n*Note 7tXSR *Note 8\nHi-Z*Note 9\nNote: To Enter SelfRefresh Mode \n1.CS#, RAS# & CAS# with CKE should be low at the same clock cycle.\n2.After 1 clock cycle, all the inputs including the system clock can be don\'t care except for CKE.\n3.The device remains in SelfRefresh mode as long as CKE stays "low".\n4.Once the device enters SelfRefresh mode, minimum t RAS is required before exit from SelfRefresh.\nTo Exit SelfRefresh Mode\n5.System clock restart and be stable before returning CKE high.\n6.Enable CKE and CKE should be set high for valid setup time and hold time.\n7.CS# starts from high.\n8.Minimum t XSR is required after CKE going high to complete SelfRefresh exit.\n9.4096 cycles of burst AutoRefresh is required before SelfRefresh entry and after SelfRefresh exit if the\nsystem uses burst refresh.\nAS4C4M16SA-C&I\nConfidential\n- 26 of 56 -\nRev.5.0  October 2018\nFigure 24.1. Clock Suspension During Burst Read (Using CKE) \n(Burst Length=4, CAS# Latency=2) \nHi-ZT0 T1 T2\nDon’t CareT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRAx\nRAx CAx\nActivate\nCommandBank AReadCommandBank AAx0 Ax1 Ax2 Ax3tHZ\nClock Suspend1 Cycle Clock Suspend2 Cycles Clock Suspend3 CyclesCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 27 of 56 -\nRev.5.0  October 2018\nFigure 24.2. Clock Suspension During Burst Read (Using CKE) \n (Burst Length=4, CAS# Latency=3) \nHi-ZT0 T1 T2\nDon’t CareT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRAx\nRAx CAx\nActivate\nCommandBank AReadCommandBank AAx0 Ax1 Ax2 Ax3tHZ\nClock Suspend1 Cycle Clock Suspend2 Cycles Clock Suspend3 CyclesCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 28 of 56 -\nRev.5.0  October 2018\nFigure 25. Clock Suspension During Burst Write (Using CKE) \n(Burst Length=4) \nHi-ZT0 T1 T2\nDon’t CareT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRAx\nRAx CAx\nActivate\nCommandBank A\nWriteCommandBank AClock Suspend1 Cycle Clock Suspend2 Cycles Clock Suspend3 CyclesCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQDAx0 DAx1 DAx2 DAx3\nAS4C4M16SA-C&I\nConfidential\n- 29 of 56 -\nRev.5.0  October 2018\nFigure 26. Power Down Mode and Clock Suspension (Burst Leng th=4, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\ntIS\nPower Down\nMode ExittPDE\nPower DownMode EntryReadCommandBank A Clock SuspensionStartPower DownMode ExittIH\nRAx\nRAx CAx\nAx0 Ax1 Ax3 Ax2\nACTIVESTANDBY\nClock SuspensionEndPrechargeCommandBank A\nPower DownMode EntryPRECHARGESTANDBY\nAnyCommandValid\ntHZCLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 30 of 56 -\nRev.5.0  October 2018\nFigure 27.1. Random Column Read (Page within same Bank) \n(Burst Length=4, CAS# Latency=2) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAw\nRAw CAx\nAw0 Aw1 Ay2\nPrechargeCommandBank ACLK\nRAz\nCAw CAy RAz CAz\nAw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay3 Az0\nReadCommandBank A ReadCommandBank A ActivateCommandBank A ReadCommandBank ACS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 31 of 56 -\nRev.5.0  October 2018\nFigure 27.2. Random Column Read (Page within same Bank) \n(Burst Length=4, CAS# Latency=3) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAw\nRAw CAx\nAw0 Aw1 Ay2\nPrechargeCommandBank ACLK\nRAz\nCAw CAy RAz CAz\nAw2 Aw3 Ax0 Ax1 Ay0 Ay1 Ay3\nReadCommandBank A ReadCommandBank A ActivateCommandBank A ReadCommandBank ACS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nAS4C4M16SA-C&I\nConfidential\n- 32 of 56 -\nRev.5.0  October 2018\nFigure 28. Random Column Write (Page within same Bank) \n(Burst Length=4) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank BT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nWrite\nCommandBank BRBw\nRBw CBx\nDBw0 DBw1 DBy2\nPrechargeCommandBank BCLK\nRBz\nCBw CBy RBz CBz\nDBw2 DBw3 DBx0 DBx1 DBy0 DBy1 DBy3\nWriteCommandBank B WriteCommandBank B ActivateCommandBank B WriteCommandBank BCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ DBz0 DBz1\nAS4C4M16SA-C&I\nConfidential\n- 33 of 56 -\nRev.5.0  October 2018\nFigure 29.1. Random Row Read (Interleaving Banks) \n(Burst Length=8, CAS# Latency=2) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank BT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank BRBx\nRBx RAx\nBx0 Bx1 Ax0\nPrechargeCommandBank BCLK\nRBy\nCBx CAx RBy CBy\nBx2 Bx3 Bx4 Bx5 Bx6 Bx7 Ax1\nActivateCommandBank A ReadCommandBank A ActivateCommandBank B ReadCommandBank BCS#CKE\nWE#\nA10\nAx6 Ax7High\nRAx\nAx2 Ax3 Ax4 Ax5\ntRCD\ntACtRP\nA0-A9,\nA11\nDQM\nDQBA0,1RAS#\nCAS#\nAS4C4M16SA-C&I\nConfidential\n- 34 of 56 -\nRev.5.0  October 2018\nFigure 29.2. Random Row Read (Interleaving Banks) \n(Burst Length=8, CAS# Latency=3) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank BT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank BRBx\nRBx RAx\nBx0 Bx1 Ax0\nPrechargeCommandBank BCLK\nRBy\nCBx CAx RBy CBy\nBx2 Bx3 Bx4 Bx5 Bx6 Bx7 Ax1\nActivateCommandBank A ReadCommandBank A ActivateCommandBank B ReadCommandBank BCS#CKE\nWE#\nA10\nAx6 Ax7High\nRAx\nAx2 Ax3 Ax4 Ax5\ntRCD\ntACtRP\nA0-A9,\nA11\nDQM\nDQBA0,1RAS#\nCAS#\nPrecharge\nCommandBank ABy0\nAS4C4M16SA-C&I\nConfidential\n- 35 of 56 -\nRev.5.0  October 2018\nFigure 30. Random Row Write (Interleaving Banks) \n(Burst Length=8) \nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nWrite\nCommandBank ARAx\nRAx RBx\nDAx3 DAx4 DBx3\nPrechargeCommandBank ACLK\nRAy\nCAx CBx RAy CAy\nDAx5 DAx6 DAx7 DBx0 DBx1 DBx2 DBx4\nActivateCommandBank B WriteCommandBank B ActivateCommandBank A WriteCommandBank ACS#CKE\nWE#\nA10\nDAy1 DAy2High\nRBx\nDBx5 DBx6 DBx7 DAy0\ntRCD\n tRP\nA0-A9,\nA11\nDQM\nDQBA0,1RAS#\nCAS#\nPrecharge\nCommandBank BDAy3\ntWR* tWR*\nDAx0 DAx1 DAx2\n*tWR>tWR (min.)\nAS4C4M16SA-C&I\nConfidential\n- 36 of 56 -\nRev.5.0  October 2018\nFigure 31.1. Read and Write Cycle (Burst Length=4, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx\nDAy1CLK\nCAx CAz\nAx0 Ax1 Ax2 Ax3 DAy0\nWriteCommandBank A The Write Datais Masked with aZero ClockLatency ReadCommandBank A The Read Datais Masked with aTwo ClockLatencyCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ Az1 Az3CAy\nDAy3 Az0\nAS4C4M16SA-C&I\nConfidential\n- 37 of 56 -\nRev.5.0  October 2018\nFigure 31.2. Read and Write Cycle (Burst Length=4, CAS# Latency=3)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx\nDAy1CLK\nCAx CAz\nAx0 Ax1 Ax2 Ax3 DAy0\nWriteCommandBank A The Write Datais Masked with aZero ClockLatency\nReadCommandBank AThe Read Datais Masked with aTwo ClockLatencyCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ Az1 Az3CAy\nDAy3 Az0\nAS4C4M16SA-C&I\nConfidential\n- 38 of 56 -\nRev.5.0  October 2018\nFigure 32.1. Interleaving Column Read Cycle (Burst Length=4, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx RBx\nAx0 Ax1 By0\nReadCommandBank ACLK\nRBx\nCAy CBw\nAx2 Ax3 Bw0 Bw1 Bx0 Bx1 By1\nActivateCommandBank B ReadCommandBank B ReadCommandBank B PrechargeCommand Bank BCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ Bz2 Bz3\nCBx CBy CAy CBz\ntRCD\ntAC\nRead\nCommandBank BReadCommandBank BBz0 Ay0 Ay1 Bz1\nPrechargeCommand Bank A\nAS4C4M16SA-C&I\nConfidential\n- 39 of 56 -\nRev.5.0  October 2018\nFigure 32.2. Interleaved Column Read Cycle (Burst Length=4, CAS# Latency=3)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx RBx\nAx0 Ax1 Bz0\nPrechargeCommandBank BCLK\nRBx\nCAx CBx\nAx2 Ax3 Bx0 Bx1 By0 By1 Bz1\nActivateCommandBank BReadCommandBank B PrechargeCommandBank ACS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nCBy CBz CAy\ntRCD\ntAC\nRead\nCommandBank BReadCommandBank AAy2 Ay0 Ay1 Ay3\nReadCommandBank B\nAS4C4M16SA-C&I\nConfidential\n- 40 of 56 -\nRev.5.0  October 2018\nFigure 33. Interleaved Column Write Cycle (Burst Length=4)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nWrite\nCommandBank ARAx\nRAx RBw\nDAx0 DAx1 DBy0\nWriteCommandBank BCLK\nRBw\nCAx CBw\nDAx2 DAx3 DBw0 DBw1 DBx0 DBx1 DBy1\nActivateCommandBank BWriteCommandBank B\nPrechargeCommandBank ACS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQ\nCBx CBy CAy\ntRCD\nWrite\nCommandBank BWriteCommandBank ADBz0 DAy0 DAy1 DBz1\nWriteCommandBank B\nCBz\ntRRD>tRRD (min)\ntWR\n tWR\nDBz2 DBz3\nPrechargeCommandBank B\nAS4C4M16SA-C&I\nConfidential\n- 41 of 56 -\nRev.5.0  October 2018\nFigure 34.1. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx CBx\nAx0 Ax1 Bx0\nRead withAuto prechargeCommandBank ACLK\nRAz\nCAx CAy RBy CBy\nAx2 Ax3 Bx1\nActivateCommandBank B Read withAuto PrechargeCommandBank B ActivateCommandBank B ActivateCommandBank ACS#CKE\nWE#\nA10\nAy2 Ay3High\nRBx\nBx2 Bx3 Ay0 Ay1tRPA0-A9,\nA11\nDQM\nDQBA0,1RAS#\nCAS#\nRBy\nRBx RAz\nBy2 By0 By1\nRead with\nAuto PrechargeCommandBank BBegin AutoPrechargeBank B Begin AutoPrechargeBank A\nAS4C4M16SA-C&I\nConfidential\n- 42 of 56 -\nRev.5.0  October 2018\nFigure 34.2. Auto Precharge after Read Burst (Burst Length=4, CAS# Latency=3)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx RBx\nBx2RBx\nCAx CBx\nAx0 Ax1 Ax2 Ax3 Bx0 Bx1 Bx3\nActivateCommandBank BRead withAuto PrechargeCommandBank A Read withAuto PrechargeCommandBank BCAy\nActivateCommandBank BAy2 Ay0 Ay1 Ay3\nRead withAuto PrechargeCommandBank BRBy\ntRP\nBegin AutoPrechargeBank B Begin AutoPrechargeBank A\nRBy\nCBy\nBy2 By0 By1CLK\nCS#CKE\nRAS#\nCAS#\nWE#\nBA0,1\nA10\nA0-A9,\nA11\nDQM\nDQHigh\nAS4C4M16SA-C&I\nConfidential\n- 43 of 56 -\nRev.5.0  October 2018\nFigure 35. Auto Precharge after Write Burst (Burst Length=4)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nWrite\nCommandBank ARAx\nRAx RBx\nDBx2RBx\nCAx CBx\nDAx0 DAx1 DAx2 DAx3 DBx0 DBx1 DBx3\nActivateCommandBank BWrite withAuto PrechargeCommandBank A Write withAuto PrechargeCommandBank BCAy\nActivateCommandBank BDAy2 DAy0 DAy1 DAy3\nWrite withAuto PrechargeCommandBank BRBy\ntDALBegin AutoPrechargeBank B Begin AutoPrechargeBank A\nRBy\nCBy\nDBy2 DBy0 DBy1CLK\nCS#CKE\nWE#\nBA0,1\nA10\nDQM\nDQHigh\nDBy3\nRAS#\nCAS#\nA0-A9,\nA11\nAS4C4M16SA-C&I\nConfidential\n- 44 of 56 -\nRev.5.0  October 2018\nFigure 36.1. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx\nAx+1RBx\nCAx RBx\nAx Ax+1 Ax+2 Ax-2 Ax-1 Ax Bx\nActivateCommandBank B ReadCommandBank BPrechargeCommandBank BCBx\nBurst StopCommandBx+3 Bx+1 Bx+2 Bx+4\nThe burst counter wrapsfrom the highest orderpage address back to zeroduring this time interval\ntRPRBy\nRBy\nBx+5 Bx+6CLK\nCS#CKE\nWE#\nA10\nDQHigh\nFull Page burst operation does not\nterminate when the burst length is satisfied; the burst counter increments and continuesBursting beginning with the starting addressActivateCommandBank B\nRAS#\nCAS#\nBA0,1\nA0-A9,\nA11\nDQM\nAS4C4M16SA-C&I\nConfidential\n- 45 of 56 -\nRev.5.0  October 2018\nFigure 36.2. Full Page Read Cycle (Burst Length=Full Page, CAS# Latency=3)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx\nAx+1RBx\nCAx RBx\nAx Ax+1 Ax+2 Ax-2 Ax-1 Ax Bx\nActivateCommandBank B ReadCommandBank BPrechargeCommandBank BCBx\nBurst StopCommandBx+3 Bx+1 Bx+2 Bx+4\nThe burst counter wrapsfrom the highest orderpage address back to zeroduring this time interval\ntRPRBy\nRBy\nBx+5CLK\nCS#CKE\nWE#\nA10\nDQHigh\nFull Page burst operation does not\nterminate when the burst length is satisfied; the burst counter increments and continuesBursting beginning with the starting addressActivateCommandBank B\nRAS#\nCAS#\nBA0,1\nA0-A9,\nA11\nDQM\nAS4C4M16SA-C&I\nConfidential\n- 46 of 56 -\nRev.5.0  October 2018\nFigure 37. Full Page Write Cycle (Burst Length=Full Page)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nWrite\nCommandBank ARAx\nRAx\nDAx+1RBx\nCAx RBx\nDAx DAx+1 DAx+2 DAx+3 DAx-1 DAx DBx\nActivateCommandBank B WriteCommandBank BPrechargeCommandBank BCBx\nBurst StopCommandDBx+3 DBx+1 DBx+2 DBx+4\nThe burst counter wrapsfrom the highest orderpage address back to zeroduring this time interval\nRBy\nRBy\nDBx+5CLK\nCS#CKE\nWE#\nA10\nDQHigh\nFull Page burst operation does not\nterminate when the burst length is satisfied; the burst counter increments and continuesbursting beginning with the starting addressActivateCommandBank B\nRAS#\nCAS#\nBA0,1\nA0-A9,\nA11\nDQM\nData is ignored\nAS4C4M16SA-C&I\nConfidential\n- 47 of 56 -\nRev.5.0  October 2018\nFigure 38. Byte Read and Write Operation (Burst Length=4, CAS# Latency=2)\nT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nCommandBank ARAx\nRAx CAx\nUpper Byteis masked WriteCommandBank ALower Byteis maskedCAy\nReadCommandBank A Lower Byteis maskedCAzCLK\nCS#CKE\nWE#\nA10\nDQ8-DQ15High\nLower Byte\nis maskedRAS#\nCAS#\nBA0,1\nA0-A9,\nA11\nLDQM\nUDQM\nAx0 Ax1 Ax2 DAy1 Day2 Az1 Az2 DQ0-DQ7\nAx1 Ax2 Ax3 DAy0 DAy3 DAy1 Az0 Az1 Az2 Az3\nUpper Byte\nis masked\nAS4C4M16SA-C&I\nConfidential\n- 48 of 56 -\nRev.5.0  October 2018\nFigure 39. Random Row Read (Interleaving Banks) \n(Burst Length=4, CAS# Latency=2) \nT0 T1 T2\nDon’t CareActivate\nCommandBank BT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRead\nBank Bwith AutoPrechargeRBu\nRBu RAu\nBv0RAu\nCBu CAu\nBu0 Bu1 Bu2 Bu3 Au0 Au1 Bv1\nActivateCommandBank AActivateCommandBank BReadBank A with Auto PrechargeRBv\nActivateCommandBank AAv0 Bv2 Bv3 Av1\nReadBank Awith Auto PrechargeCBv\ntRPBegin AutoPrechargeBank A Begin AutoPrechargeBank B\nRAv\nCAv\nCLK\nCS#CKE\nWE#\nA10\nDQM\nDQHigh\n Begin Auto\nPrechargeBank B\nBegin AutoPrechargeBank A\nRBw\nRBv RAv RBw\ntRP\n tRP\nReadBank Bwith Auto PrechargeAu2 Au3 Av2 Av3\nActivateCommandBank B\nRAS#\nCAS#\nBA0,1\nA0-A9,\nA11\nAS4C4M16SA-C&I\nConfidential\n- 49 of 56 -\nRev.5.0  October 2018\nFigure 40. Full Page Random Column Read (Burst Length=Full Page, CAS# Latency=2)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nActivate\nCommandBank BRAx\nCAx\nBy1RBx\nRBx CAy\nAx0 Ax1 Bx0 Ay0 Ay1 By0 Az0\nReadCommandBank ARead CommandBank B PrechargeCommand Bank B(Precharge Temination)CAz\nReadCommandBank ABz0 Az1 Az2 Bz1\nRead CommandBank ACBz\ntRP\nRBw\nRBw\nBz2CLK\nCS#CKE\nRAS#\nCAS#\nWE#\nA10\nDQM\nDQ\nRAx CBx CBy\ntRRD\n tRCD\nRead\nCommandBank BReadCommandBank B ActivateCommandBank BBA0,1\nA0-A9,\nA11\nAS4C4M16SA-C&I\nConfidential\n- 50 of 56 -\nRev.5.0  October 2018\nFigure 41 Full Page Random Column Write (Burst Length=Full Page)\nHi-ZT0 T1 T2\nDon’t CareActivate\nCommandBank AT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nActivate\nCommandBank BRAx\nCAx\nDBy1RBx\nRBx CAy\nDAx0 DAx1 DBx0 DAy0 DAy1 DBy0 DAz0\nWriteCommandBank AWrite CommandBank B PrechargeCommand Bank B(Precharge Temination)CAz\nWriteCommandBank ADBz0 DAz1 DAz2 DBz1\nWrite CommandBank ACBz\ntRP\nRBw\nRBw\nDBz2CLK\nCS#CKE\nRAS#\nCAS#\nWE#\nA10\nDQM\nDQ\nRAx CBx CBy\ntRRD\n tRCD\nWrite\nCommandBank BWriteCommandBank B ActivateCommandBank BBA0,1\nA0-A9,\nA11\ntWR\nWrite Data\nare masked\nAS4C4M16SA-C&I\nConfidential\n- 51 of 56 -\nRev.5.0  October 2018\nFigure 42 Precharge Termination of a Burst \n (Burst Length=4, 8 or Full Page, CAS# Latency=3) \nT0 T1 T2\nDon’t CareActivate\nCommandBank BT3 T4 T5 T6 T7 T8 T9 T10 T11 T12 T13 T14 T15 T16 T17 T18 T19 T20 T21 T22\nRAx\nRAx\nAy0CAx\nDAx0 DAx1 Ay1\nWrite\nCommandBank AActivateCommandBank A ActivateCommandBank A RAy\nPrechargeCommandBank AAy2\nPrechargeCommandBank ACAy\ntWRRAzCLK\nCS#CKE\nWE#\nA10\nDQM\nDQHigh\nRAz\nRAy\ntRP\nRead\nCommandBank APrecharge Terminationof a Read Burst\ntRP\nPrecharge Terminationof a Write BurstWrite Data are maskedA0-A9,\nA11RAS#\nCAS#\nBA0,1\nAS4C4M16SA-C&I\nConfidential\n- 52 of 56 -\nRev.5.0  October 2018\nFigure 43. 54 Pin TSOP II Package Outline Drawing Information \nSymbol  Dimension in inch  Dimension in mm  \nMin Nom  Max Min Nom  Max \nA --- --- 0.047  --- --- 1.2 \nA1 0.002  --- 0.008  0.05 --- 0.2 \nA2 0.035  0.039  0.043  0.9 1.0 1.1 \nB 0.01 0.014  0.018  0.25 0.35 0.45 \nC 0.004  0.006  0.008  0.12 0.165  0.21 \nD 0.87 0.875  0.88 22.09  22.22  22.35  \nE 0.395  0.400  0.405  10.03  10.16  10.29  \ne --- 0.031  --- --- 0.8 --- \nHE 0.455  0.463  0.471  11.56  11.76  11.96  \nL 0.016  0.02 0.024  0.4 0.5 0.6 \nL1 0.032  --- --- 0.84 --- \nS --- 0.028  --- --- 0.71 --- \ny --- --- 0.004  --- --- 0.1 \nθ 0° --- 8° 0° --- 8° \nNotes: \n1. Dimension D&E do not include interlead flash.\n2. Dimension B does not include dambar protrusion/intrusion.\n3. Dimension S includes end flash.\n4. Controlling dimension: mm\nAS4C4M16SA-C&I\nConfidential\n- 53 of 56 -\nRev.5.0  October 2018\nFigure 44. 54 Ball TFBGA Package Outline Drawing Information \nTOP View Bottom View\nSide ViewA1 INDEX\nSymbol  Dimension in inch Dimension in mm  \nMin Nom  Max Min Nom  Max \nA -- -- 0.047  -- -- 1.20 \nA1 0.010  0.012  0.014  0.25 0.30 0.35 \nA2 -- 0.033  -- -- 0.85 -- \nD 0.311  0.315  0.319  7.90 8.00 8.10 \nE 0.311 0.315  0.319  7.90 8.00 8.10 \nD1 -- 0.252  -- -- 6.40 -- \nE1 -- 0.252  -- -- 6.40 -- \ne -- 0.031  -- -- 0.80 -- \nb 0.016  0.018  0.020  0.40 0.45 0.50 \nF -- 0.126  -- -- 3.20 -- \nAS4C4M16SA-C&I\nConfidential\n- 54 of 56 -\nRev.5.0  October 2018\nFigure 45. VFBGA 60ball Package Outline Drawing Information \nSymbol  Dimension in inch Dimension in mm  \nMin Nom  Max Min Nom  Max \nA -- -- 0.039 -- -- 1.00 \nA1 0.008 0.010 0.120 0.20 0.25 0.30 \nA2 0.024 0.026 0.028 0.61 0.66 0.71 \nc 0.007 0.008 0.010 0.17 0.21 0.25 \nD 0.248 0.252 0.256 6.30 6.40 6.50 \nE 0.394 0.398 0.402 10.00 10.10 10.20 \nD1 -- 0.154 -- -- 3.90 -- \nE1 -- 0.358 -- -- 9.10 -- \ne -- 0.026 -- -- 0.65 -- \nb 0.012 0.014 0.016 0.30 0.35 0.40 \nF -- 0.102 -- -- 2.60 -- \nAS4C4M16SA-C&I\nConfidential\n- 55 of 56 -\nRev.5.0  October 2018\nPART NUMBERING SYSTEM \nAS4C  4M16SA  5/6/7 T/B/B2 C/I N \nDRAM 4M16=4Mx16 \nS=SDRAM\nA=A die version6=166MHz \n7=143MHz T = TSOP II \nB = 54ball FBGAC=Commercial \n(0° C～70° C)  \nI=Industrial  \n(-40° C～85° C)Indicates Pb \nand Halogen\n Free  \nAlliance Memory, Inc. \n511 Taylor Way, \nSan Carlos, CA 94070 \nTel: 650- 610-6800 \nFax: 650- 620-9211 \nwww.alliancememory.com  \nCopyright © Alliance Memory \nAll Rights Reserved \n© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt \nare trademarks or registered trademarks of Alliance. All other brand and product names may be the \ntrademarks of their respective companies. Alliance reserves the right to make changes to this document and its \nproducts at any time without notice. Alliance assumes no responsibility for any errors that may appear in this \ndocument. The data contained herein represents Alliance\'s best data and/or estimates at the time of issuance. \nAlliance reserves the right to change or correct this data at any time, without notice. If the product \ndescribed herein is under development, significant changes to these specifications are possible. The \ninformation in this product data sheet is intended to be general descriptive information for potential customers \nand users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. \nAlliance does not assume any responsibility or liability arising out of the application or use of any product \ndescribed herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance \nproducts including liability or warranties related to fitness for a particular purpose, merchantability, or \ninfringement of any intellectual property rights, except as express agreed to in Alliance\'s Terms and \nConditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively \naccording to Alliance\'s Terms and Conditions of Sale. The purchase of products from Alliance does not \nconvey a license under any patent rights, copyrights; mask works rights, trademarks, or any other \nintellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as \ncritical components in life-supporting systems where a malfunction or failure may reasonably be expected to result \nin significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that \nthe manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from \nsuch use. B2 = 60ball FBGA\nAS4C4M16SA-C&I\nConfidential\n- 56 of 56 -\nRev.5.0  October 20185=200MHz XX \nPacking Type \nNone:Tray  \nTR:Reel\n'}]
!==============================================================================!
### Component Summary: AS4C4M16SA-6TIN

**Key Specifications:**
- **Voltage Ratings:**
  - Supply Voltage (VDD): +3.3V ± 0.3V
  - Input/Output Voltage (VIN, VOUT): -1.0V to 4.6V
- **Current Ratings:**
  - Operating Current (IDD): 50 mA (one bank active)
  - Precharge Standby Current (IDD2N): 25 mA (non-power down mode)
  - Refresh Current (IDD565): 60 mA
- **Power Consumption:**
  - Power Dissipation: 1 W
- **Operating Temperature Range:**
  - Industrial: -40°C to 85°C
  - Commercial: 0°C to 70°C
- **Package Type:**
  - 54-Pin TSOP II
- **Special Features:**
  - Fully synchronous operation
  - Programmable mode registers (CAS Latency: 2 or 3, Burst Length: 1, 2, 4, 8, or full page)
  - Auto Refresh and Self Refresh capabilities
  - Supports multiple burst types (sequential or interleaved)
  - CKE power down mode
  - ROHS Compliant
- **Moisture Sensitive Level (MSL):**
  - MSL Level: 1 (JEDEC J-STD-020E)

**Description:**
The AS4C4M16SA-6TIN is a 64Mbit (4M x 16 bit) Synchronous Dynamic Random Access Memory (SDRAM) device. It features a fully synchronous operation where all signals are registered on the positive edge of the clock signal (CLK). The device is designed for high-speed data access and is internally organized into four banks, allowing for efficient data management and high memory bandwidth.

**Typical Applications:**
The AS4C4M16SA-6TIN is well-suited for applications that require high-performance memory solutions, such as:
- **High-Performance PC Applications:** Ideal for desktop and laptop computers that demand fast memory access.
- **Networking Equipment:** Used in routers and switches where quick data processing is essential.
- **Consumer Electronics:** Found in devices like televisions and gaming consoles that require rapid data retrieval.
- **Industrial Applications:** Suitable for embedded systems and industrial controllers that operate in harsh environments due to its wide temperature range.

This SDRAM is particularly beneficial in scenarios where high memory bandwidth and low latency are critical for system performance.