#Desgin Verification Lab0
## Writing Basic Testbenches 

This repository contains SystemVerilog testbenches for desgin verification (Lab0)
