{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 27 14:05:39 2020 " "Info: Processing started: Fri Nov 27 14:05:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aaa -c aaa --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "iSb_nAd oResult\[0\] 9.705 ns Longest " "Info: Longest tpd from source pin \"iSb_nAd\" to destination pin \"oResult\[0\]\" is 9.705 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.780 ns) 0.780 ns iSb_nAd 1 PIN PIN_R16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.780 ns) = 0.780 ns; Loc. = PIN_R16; Fanout = 10; PIN Node = 'iSb_nAd'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "" { iSb_nAd } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.919 ns) + CELL(0.545 ns) 5.244 ns Adder_4:C193\|Add0~25 2 COMB LCCOMB_X6_Y1_N16 2 " "Info: 2: + IC(3.919 ns) + CELL(0.545 ns) = 5.244 ns; Loc. = LCCOMB_X6_Y1_N16; Fanout = 2; COMB Node = 'Adder_4:C193\|Add0~25'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.464 ns" { iSb_nAd Adder_4:C193|Add0~25 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 5.369 ns Adder_4:C193\|Add0~28 3 COMB LCCOMB_X6_Y1_N18 1 " "Info: 3: + IC(0.000 ns) + CELL(0.125 ns) = 5.369 ns; Loc. = LCCOMB_X6_Y1_N18; Fanout = 1; COMB Node = 'Adder_4:C193\|Add0~28'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Adder_4:C193|Add0~25 Adder_4:C193|Add0~28 } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.404 ns) + CELL(1.932 ns) 9.705 ns oResult\[0\] 4 PIN PIN_G15 0 " "Info: 4: + IC(2.404 ns) + CELL(1.932 ns) = 9.705 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'oResult\[0\]'" {  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "4.336 ns" { Adder_4:C193|Add0~28 oResult[0] } "NODE_NAME" } } { "aaa.vhd" "" { Text "E:/projects/LAB10/structural/Arithmetic Circuit (Adder  Subtractor 4 bit)/aaa.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.382 ns ( 34.85 % ) " "Info: Total cell delay = 3.382 ns ( 34.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.323 ns ( 65.15 % ) " "Info: Total interconnect delay = 6.323 ns ( 65.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/72/quartus/bin64/TimingClosureFloorplan.fld" "" "9.705 ns" { iSb_nAd Adder_4:C193|Add0~25 Adder_4:C193|Add0~28 oResult[0] } "NODE_NAME" } } { "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/72/quartus/bin64/Technology_Viewer.qrui" "9.705 ns" { iSb_nAd {} iSb_nAd~combout {} Adder_4:C193|Add0~25 {} Adder_4:C193|Add0~28 {} oResult[0] {} } { 0.000ns 0.000ns 3.919ns 0.000ns 2.404ns } { 0.000ns 0.780ns 0.545ns 0.125ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4383 " "Info: Allocated 4383 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 14:05:54 2020 " "Info: Processing ended: Fri Nov 27 14:05:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Info: Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
