{"version":"1.1.0","info":[["/home/cpmores/GitHub/DataDesign_FinalProject/Project/code/clk_gen.v",[[[[[["clk_gen",[[0,0],[4,2]],[[0,7],[0,14]],[],["module"]],[12,24]],[[["clk",[[1,2],[1,11]],[[1,8],[1,11]],["clk_gen"],["port","input"]],["rst",[[2,2],[2,11]],[[2,8],[2,11]],["clk_gen"],["port","input"]],["div_res",[[3,2],[3,27]],[[3,20],[3,27]],["clk_gen"],["port","reg"]]]]]]],null,0]],["/home/cpmores/GitHub/DataDesign_FinalProject/Project/code/map/map.v",[[[[[["Map",[[0,0],[7,2]],[[0,7],[0,10]],[],["module"]],[94,9]],[[["index_y",[[1,1],[1,14]],[[1,7],[1,14]],["Map"],["port","input"]],["index_x",[[2,1],[2,14]],[[2,7],[2,14]],["Map"],["port","input"]],["r",[[3,1],[3,15]],[[3,14],[3,15]],["Map"],["port","output"]],["g",[[4,1],[4,15]],[[4,14],[4,15]],["Map"],["port","output"]],["b",[[5,1],[5,15]],[[5,14],[5,15]],["Map"],["port","output"]],["block_state",[[6,1],[6,25]],[[6,14],[6,25]],["Map"],["port","output"]],["data",[[9,0],[9,27]],[[9,12],[9,16]],["Map"],["variable","wire"]]]]]]],null,0]],["/home/cpmores/GitHub/DataDesign_FinalProject/Project/code/vga_ctrl.v",[[[[[["vga_ctrl",[[1,0],[10,2]],[[1,7],[1,15]],[],["module"]],[72,0]],[[["vga_clk",[[2,2],[2,15]],[[2,8],[2,15]],["vga_ctrl"],["port","input"]],["rst_n",[[3,2],[3,13]],[[3,8],[3,13]],["vga_ctrl"],["port","input"]],["pic_data",[[4,2],[4,23]],[[4,15],[4,23]],["vga_ctrl"],["port","input"]],["hsync",[[5,2],[5,14]],[[5,9],[5,14]],["vga_ctrl"],["port","output"]],["vsync",[[6,2],[6,14]],[[6,9],[6,14]],["vga_ctrl"],["port","output"]],["pic_x",[[7,2],[8,20]],[[8,15],[8,20]],["vga_ctrl"],["port","output"]],["pic_y",[[9,2],[9,20]],[[9,15],[9,20]],["vga_ctrl"],["port","output"]],["H_SYNC",[[13,1],[19,20]],[[13,11],[13,17]],["vga_ctrl"],["parameter"]],["V_SYNC",[[20,1],[26,20]],[[20,11],[20,17]],["vga_ctrl"],["parameter"]],["cnt_hs",[[28,0],[28,16]],[[28,10],[28,16]],["vga_ctrl"],["variable","reg"]],["cnt_vs",[[29,0],[29,16]],[[29,10],[29,16]],["vga_ctrl"],["variable","reg"]],["pix_valid",[[31,0],[31,14]],[[31,5],[31,14]],["vga_ctrl"],["variable","wire"]],["rgb_valid",[[32,0],[32,14]],[[32,5],[32,14]],["vga_ctrl"],["variable","wire"]]]]]]],null,0]],["/home/cpmores/GitHub/DataDesign_FinalProject/Project/code/vga_pic.v",[[[[[["vga_pic",[[3,0],[9,2]],[[3,7],[3,14]],[],["module"]],[23,8]],[[["vga_clk",[[4,1],[4,14]],[[4,7],[4,14]],["vga_pic"],["port","input"]],["rst_n",[[5,1],[5,12]],[[5,7],[5,12]],["vga_pic"],["port","input"]],["pic_x",[[6,1],[6,17]],[[6,12],[6,17]],["vga_pic"],["port","input"]],["pic_y",[[7,1],[7,17]],[[7,12],[7,17]],["vga_pic"],["port","input"]],["pic_data",[[8,1],[8,22]],[[8,14],[8,22]],["vga_pic"],["port","output"]],["H_VALID",[[11,0],[12,19]],[[11,10],[11,17]],["vga_pic"],["parameter"]]]]]]],null,0]],["/home/cpmores/GitHub/DataDesign_FinalProject/Project/code/vga_top.v",[[],null,0]]]}