// Seed: 1658091414
module module_0 (
    input tri id_0,
    output uwire id_1,
    output uwire id_2,
    input tri id_3,
    input wire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri0 id_7
);
  assign id_2 = 1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd57,
    parameter id_7 = 32'd84
) (
    input tri1 id_0
    , id_9,
    input supply1 id_1,
    output wor id_2,
    output supply0 id_3,
    input supply1 id_4,
    output tri id_5,
    input tri1 _id_6
    , id_10,
    input supply0 _id_7
);
  assign id_3 = -1;
  string [id_6 : 1] id_11, id_12, id_13, id_14;
  wire  id_15;
  logic id_16;
  ;
  always id_16 = id_15;
  wire id_17, id_18;
  always @(posedge id_4) id_10[1 : id_7] = 1;
  assign id_11 = id_17;
  wire id_19;
  assign id_19 = id_16;
  assign id_14 = "";
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_1,
      id_4,
      id_0,
      id_1
  );
endmodule
