Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Wed Sep 24 18:11:07 2025
| Host         : eecs-digital-11 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 counter_8khz_trigger/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            my_spi_con/data_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        4.599ns  (logic 1.145ns (24.897%)  route 3.454ns (75.103%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     2.240    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.096     2.336 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=274, unplaced)       0.584     2.920    counter_8khz_trigger/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  counter_8khz_trigger/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     3.398 r  counter_8khz_trigger/count_reg[6]/Q
                         net (fo=3, unplaced)         0.759     4.157    counter_8khz_trigger/count_reg[6]
                         LUT4 (Prop_lut4_I1_O)        0.295     4.452 f  counter_8khz_trigger/cycle_count[31]_i_11/O
                         net (fo=1, unplaced)         0.449     4.901    counter_8khz_trigger/cycle_count[31]_i_11_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124     5.025 f  counter_8khz_trigger/cycle_count[31]_i_4/O
                         net (fo=3, unplaced)         0.920     5.945    counter_8khz_trigger/cycle_count[31]_i_4_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     6.069 r  counter_8khz_trigger/cycle_count[31]_i_1/O
                         net (fo=63, unplaced)        0.507     6.576    my_spi_con/SR[0]
                         LUT4 (Prop_lut4_I0_O)        0.124     6.700 r  my_spi_con/data_out[9]_i_1/O
                         net (fo=10, unplaced)        0.819     7.519    my_spi_con/data_out[9]_i_1_n_0
                         FDRE                                         r  my_spi_con/data_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    12.130    clk_100mhz_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    12.221 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=274, unplaced)       0.439    12.660    my_spi_con/clk_100mhz_IBUF_BUFG
                         FDRE                                         r  my_spi_con/data_out_reg[0]/C
                         clock pessimism              0.115    12.775    
                         clock uncertainty           -0.035    12.740    
                         FDRE (Setup_fdre_C_R)       -0.433    12.307    my_spi_con/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.307    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  4.788    




