#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Dec 12 14:03:28 2022
# Process ID: 9644
# Current directory: C:/Users/oztor/Desktop/DISPLAY
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17564 C:\Users\oztor\Desktop\DISPLAY\DISPLAY.xpr
# Log file: C:/Users/oztor/Desktop/DISPLAY/vivado.log
# Journal file: C:/Users/oztor/Desktop/DISPLAY\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/oztor/Desktop/DISPLAY/DISPLAY.xpr
INFO: [Project 1-313] Project file moved from 'F:/one drive/OneDrive - Higher Education Commission/Personal/DISPLAY' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'Hexadecimal_Editor.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
Hexadecimal_Editor_clk_wiz_0_0

INFO: [Project 1-230] Project 'DISPLAY.xpr' upgraded for this version of Vivado.
report_ip_status -name ip_status 
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AsciiCharsMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /ScreenBufferMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_pattern_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_timings_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /num_capture_4bit_0/iClk(undef)
report_ip_status: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 1782.160 ; gain = 36.938
ruleName {xxv_Ethernet Connection} VLNV xilinx.com:ip:xxv_ethernet:3.2
upgrade_ip -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  Hexadecimal_Editor_clk_wiz_0_0] -log ip_upgrade.log
Adding component instance block -- xilinx.com:module_ref:AsciiCharsMem:1.0 - AsciiCharsMem_0
Adding component instance block -- xilinx.com:module_ref:ScreenBufferMem:1.0 - ScreenBufferMem_0
Adding component instance block -- xilinx.com:module_ref:VGA_pattern:1.0 - VGA_pattern_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:module_ref:VGA_timings:1.0 - VGA_timings_0
Adding component instance block -- xilinx.com:module_ref:num_capture_4bit:1.0 - num_capture_4bit_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_0
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_2
Adding component instance block -- xilinx.com:module_ref:Debounce_Switch:1.0 - Debounce_Switch_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /AsciiCharsMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /ScreenBufferMem_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_pattern_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /VGA_timings_0/iClk(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /num_capture_4bit_0/iClk(undef)
Successfully read diagram <Hexadecimal_Editor> from BD file <C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd>
Upgrading 'C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.160 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.160 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded Hexadecimal_Editor_clk_wiz_0_0 (Clocking Wizard 6.0) from revision 3 to revision 5
WARNING: [BD 41-1731] Type mismatch between connected pins: /AsciiCharsMem_0/iClk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /ScreenBufferMem_0/iClk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /VGA_pattern_0/iClk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /VGA_timings_0/iClk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /num_capture_4bit_0/iClk(undef) and /clk_wiz_0_upgraded_ipi/clk_out1(clk)
Wrote  : <C:\Users\oztor\Desktop\DISPLAY\DISPLAY.srcs\sources_1\bd\Hexadecimal_Editor\Hexadecimal_Editor.bd> 
Wrote  : <C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/ui/bd_5db5ec21.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/oztor/Desktop/DISPLAY/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1782.160 ; gain = 0.000
export_ip_user_files -of_objects [get_ips Hexadecimal_Editor_clk_wiz_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /AsciiCharsMem_0/iClk have been updated from connected ip, but BD cell '/AsciiCharsMem_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </AsciiCharsMem_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /ScreenBufferMem_0/iClk have been updated from connected ip, but BD cell '/ScreenBufferMem_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </ScreenBufferMem_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /VGA_timings_0/iClk have been updated from connected ip, but BD cell '/VGA_timings_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </VGA_timings_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /num_capture_4bit_0/iClk have been updated from connected ip, but BD cell '/num_capture_4bit_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </num_capture_4bit_0> to completely resolve these warnings.
Wrote  : <C:\Users\oztor\Desktop\DISPLAY\DISPLAY.srcs\sources_1\bd\Hexadecimal_Editor\Hexadecimal_Editor.bd> 
VHDL Output written to : C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/synth/Hexadecimal_Editor.v
VHDL Output written to : C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/sim/Hexadecimal_Editor.v
VHDL Output written to : C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/hdl/Hexadecimal_Editor_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
Exporting to file C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/hw_handoff/Hexadecimal_Editor.hwh
Generated Block Design Tcl file C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/hw_handoff/Hexadecimal_Editor_bd.tcl
Generated Hardware Definition File C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/synth/Hexadecimal_Editor.hwdef
catch { config_ip_cache -export [get_ips -all Hexadecimal_Editor_clk_wiz_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd]
launch_runs Hexadecimal_Editor_clk_wiz_0_0_synth_1 -jobs 6
[Mon Dec 12 14:04:50 2022] Launched Hexadecimal_Editor_clk_wiz_0_0_synth_1...
Run output will be captured here: C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/Hexadecimal_Editor_clk_wiz_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd] -directory C:/Users/oztor/Desktop/DISPLAY/DISPLAY.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/oztor/Desktop/DISPLAY/DISPLAY.ip_user_files -ipstatic_source_dir C:/Users/oztor/Desktop/DISPLAY/DISPLAY.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/oztor/Desktop/DISPLAY/DISPLAY.cache/compile_simlib/modelsim} {questa=C:/Users/oztor/Desktop/DISPLAY/DISPLAY.cache/compile_simlib/questa} {riviera=C:/Users/oztor/Desktop/DISPLAY/DISPLAY.cache/compile_simlib/riviera} {activehdl=C:/Users/oztor/Desktop/DISPLAY/DISPLAY.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Dec 12 14:05:25 2022] Launched synth_1...
Run output will be captured here: C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/synth_1/runme.log
[Mon Dec 12 14:05:25 2022] Launched impl_1...
Run output will be captured here: C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1782.160 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2561.074 ; gain = 778.914
set_property PROGRAM.FILE {C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/impl_1/Hexadecimal_Editor_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/impl_1/Hexadecimal_Editor_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2615.891 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/impl_1/Hexadecimal_Editor_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/impl_1/Hexadecimal_Editor_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
close_hw_manager
update_module_reference {Hexadecimal_Editor_Debounce_Switch_0_1 Hexadecimal_Editor_Debounce_Switch_0_2 Hexadecimal_Editor_Debounce_Switch_1_0}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/Hexadecimal_Editor.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/Hexadecimal_Editor_Debounce_Switch_0_1_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/Hexadecimal_Editor_Debounce_Switch_0_2_synth_1

WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/oztor/Desktop/DISPLAY/DISPLAY.runs/Hexadecimal_Editor_Debounce_Switch_1_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded Hexadecimal_Editor_Debounce_Switch_0_1 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Hexadecimal_Editor_Debounce_Switch_0_2 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
INFO: [IP_Flow 19-1972] Upgraded Hexadecimal_Editor_Debounce_Switch_1_0 from Debounce_Switch_v1_0 1.0 to Debounce_Switch_v1_0 1.0
Wrote  : <C:\Users\oztor\Desktop\DISPLAY\DISPLAY.srcs\sources_1\bd\Hexadecimal_Editor\Hexadecimal_Editor.bd> 
Wrote  : <C:/Users/oztor/Desktop/DISPLAY/DISPLAY.srcs/sources_1/bd/Hexadecimal_Editor/ui/bd_5db5ec21.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 16:12:57 2022...
