Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.18 secs
 
--> Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================

WARNING:UtilitiesC:240 - The message file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277/_xmsgs/xst.xmsgs" is corrupt, therefore all message will be marked as new.

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\regfilePackage.vhd" into library work
Parsing package <regfilePackage>.
Parsing package body <regfilePackage>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\MUX.vhd" into library work
Parsing entity <MUX>.
Parsing architecture <Behavioral> of entity <mux>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\FLOPR.vhd" into library work
Parsing entity <FLOPR>.
Parsing architecture <Behavioral> of entity <flopr>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\Decoder5to32.vhd" into library work
Parsing entity <Decoder5to32>.
Parsing architecture <Behavioral> of entity <decoder5to32>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\sl2.vhd" into library work
Parsing entity <sl2>.
Parsing architecture <Behavioral> of entity <sl2>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\signext.vhd" into library work
Parsing entity <signext>.
Parsing architecture <Behavioral> of entity <signext>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\MUX2x1.vhd" into library work
Parsing entity <MUX2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\jsl2.vhd" into library work
Parsing entity <jsl2>.
Parsing architecture <Behavioral> of entity <jsl2>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\InstMUX.vhd" into library work
Parsing entity <InstMUX>.
Parsing architecture <Behavioral> of entity <instmux>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\datapathPackage.vhd" into library work
Parsing package <datapathPackage>.
Parsing package body <datapathPackage>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Behavioral> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <FLOPR> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\FLOPR.vhd" Line 20: load should be on the sensitivity list of the process

Elaborating entity <Decoder5to32> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <InstMUX> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX2x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <signext> (architecture <Behavioral>) from library <work>.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <sl2> (architecture <Behavioral>) from library <work>.

Elaborating entity <jsl2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <datapath>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\datapath.vhd".
WARNING:Xst:647 - Input <instr<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <datapath> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\RegisterFile.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <MUX>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\MUX.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Y> created at line 39.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX> synthesized.

Synthesizing Unit <FLOPR>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\FLOPR.vhd".
    Found 32-bit register for signal <temp>.
    Found 32-bit register for signal <Q>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <FLOPR> synthesized.

Synthesizing Unit <Decoder5to32>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\Decoder5to32.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <D<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <D<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 Latch(s).
	inferred  42 Multiplexer(s).
Unit <Decoder5to32> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\ALU.vhd".
    Found 32-bit adder for signal <_n0205> created at line 14.
    Found 32-bit adder for signal <_n0206> created at line 14.
    Found 32-bit adder for signal <S> created at line 14.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1028_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1032_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1036_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1040_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1044_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1048_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1052_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1056_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1060_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1064_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1068_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1072_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1076_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1080_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1084_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1088_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1092_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1096_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1100_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1104_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1108_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1112_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1116_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1120_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1124_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1128_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1132_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1136_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1140_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1144_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1148_o> created at line 19.
    Found 1-bit 4-to-1 multiplexer for signal <Z_12_o_A[31]_MUX_1152_o> created at line 19.
    Found 1-bit tristate buffer for signal <databuffer<31>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<30>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<29>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<28>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<27>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<26>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<25>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<24>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<23>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<22>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<21>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<20>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<19>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<18>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<17>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<16>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<15>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<14>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<13>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<12>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<11>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<10>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<9>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<8>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<7>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<6>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<5>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<4>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<3>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<2>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<1>> created at line 19
    Found 1-bit tristate buffer for signal <databuffer<0>> created at line 19
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  34 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <ALU> synthesized.

Synthesizing Unit <InstMUX>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\InstMUX.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <InstMUX> synthesized.

Synthesizing Unit <MUX2x1>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\MUX2x1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX2x1> synthesized.

Synthesizing Unit <signext>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\signext.vhd".
    Summary:
	no macro.
Unit <signext> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\Adder.vhd".
    Found 32-bit adder for signal <c> created at line 15.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <sl2>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\sl2.vhd".
WARNING:Xst:647 - Input <x<31:30>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <sl2> synthesized.

Synthesizing Unit <jsl2>.
    Related source file is "D:\college\8) Sixth Semester\Computer Org. & Arch\1\Group14\Group14\Group14_21P0277\jsl2.vhd".
    Summary:
	no macro.
Unit <jsl2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 32-bit adder                                          : 5
# Registers                                            : 66
 32-bit register                                       : 66
# Latches                                              : 32
 1-bit latch                                           : 32
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 32
 1-bit tristate buffer                                 : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 3
 32-bit adder carry in                                 : 1
# Registers                                            : 2112
 Flip-Flops                                            : 2112
# Multiplexers                                         : 83
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 32-bit 2-to-1 multiplexer                             : 6
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:3001 - This design contains one or more registers or latches with an active
   asynchronous set and asynchronous reset. While this circuit can be built,
   it creates a sub-optimal implementation in terms of area, power and
   performance. For a more optimal implementation Xilinx highly recommends
   one of the following:

          1) Remove either the set or reset from all registers and latches if
             not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Artix7 asynchronous set/reset" for more details.

  List of register instances with asynchronous set and reset:
    D_31 in unit <Decoder5to32>
    D_0 in unit <Decoder5to32>
    D_1 in unit <Decoder5to32>
    D_17 in unit <Decoder5to32>
    D_18 in unit <Decoder5to32>
    D_19 in unit <Decoder5to32>
    D_21 in unit <Decoder5to32>
    D_22 in unit <Decoder5to32>
    D_20 in unit <Decoder5to32>
    D_23 in unit <Decoder5to32>
    D_24 in unit <Decoder5to32>
    D_25 in unit <Decoder5to32>
    D_26 in unit <Decoder5to32>
    D_27 in unit <Decoder5to32>
    D_28 in unit <Decoder5to32>
    D_30 in unit <Decoder5to32>
    D_2 in unit <Decoder5to32>
    D_29 in unit <Decoder5to32>
    D_3 in unit <Decoder5to32>
    D_4 in unit <Decoder5to32>
    D_5 in unit <Decoder5to32>
    D_6 in unit <Decoder5to32>
    D_7 in unit <Decoder5to32>
    D_8 in unit <Decoder5to32>
    D_10 in unit <Decoder5to32>
    D_11 in unit <Decoder5to32>
    D_9 in unit <Decoder5to32>
    D_12 in unit <Decoder5to32>
    D_13 in unit <Decoder5to32>
    D_15 in unit <Decoder5to32>
    D_16 in unit <Decoder5to32>
    D_14 in unit <Decoder5to32>

WARNING:Xst:2042 - Unit datapath: 32 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N30, N31, N32, N33, N34, N35, N4, N5, N6, N7, N8, N9.

Optimizing unit <datapath> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder5to32> ...

Optimizing unit <FLOPR> ...
WARNING:Xst:1710 - FF/Latch <pcreg/Q_1> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <pcreg/Q_0> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pcreg/temp_1> is unconnected in block <datapath>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <pcreg/temp_0> is unconnected in block <datapath>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2108
 Flip-Flops                                            : 2108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1290
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 39
#      LUT2                        : 93
#      LUT3                        : 84
#      LUT4                        : 52
#      LUT5                        : 91
#      LUT6                        : 704
#      MUXCY                       : 89
#      MUXF7                       : 42
#      VCC                         : 1
#      XORCY                       : 92
# FlipFlops/Latches                : 2140
#      FDC                         : 30
#      FDCE                        : 1024
#      FDE                         : 1054
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 166
#      IBUF                        : 69
#      OBUF                        : 97

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            2140  out of  126800     1%  
 Number of Slice LUTs:                 1065  out of  63400     1%  
    Number used as Logic:              1065  out of  63400     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   3055
   Number with an unused Flip Flop:     915  out of   3055    29%  
   Number with an unused LUT:          1990  out of   3055    65%  
   Number of fully used LUT-FF pairs:   150  out of   3055     4%  
   Number of unique control sets:        67

IO Utilization: 
 Number of IOs:                         173
 Number of bonded IOBs:                 167  out of    210    79%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 2108  |
N0                                 | NONE(Reg/Dec/D_31)     | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.923ns (Maximum Frequency: 203.128MHz)
   Minimum input arrival time before clock: 4.837ns
   Maximum output required time after clock: 6.598ns
   Maximum combinational path delay: 6.513ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.923ns (frequency: 203.128MHz)
  Total number of paths / destination ports: 3319195 / 2108
-------------------------------------------------------------------------
Delay:               4.923ns (Levels of Logic = 37)
  Source:            Reg/Reg26/Q_1 (FF)
  Destination:       Reg/Reg31/temp_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Reg/Reg26/Q_1 to Reg/Reg31/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  Reg/Reg26/Q_1 (Reg/Reg26/Q_1)
     LUT6:I2->O            1   0.097   0.556  Reg/MUX2/Mmux_Y_834 (Reg/MUX2/Mmux_Y_834)
     LUT6:I2->O            1   0.097   0.000  Reg/MUX2/Mmux_Y_311 (Reg/MUX2/Mmux_Y_311)
     MUXF7:I1->O           2   0.279   0.299  Reg/MUX2/Mmux_Y_2_f7_10 (writememdata_1_OBUF)
     LUT4:I3->O            3   0.097   0.305  operation/Mmux_B121 (operation/B<1>)
     LUT2:I1->O            1   0.097   0.295  operation/Madd_S1 (operation/Madd_S1)
     LUT3:I2->O            1   0.097   0.000  operation/Madd_S_lut<0>2 (operation/Madd_S_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  operation/Madd_S_cy<0>_1 (operation/Madd_S_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_2 (operation/Madd_S_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_3 (operation/Madd_S_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_4 (operation/Madd_S_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_5 (operation/Madd_S_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_6 (operation/Madd_S_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_7 (operation/Madd_S_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_8 (operation/Madd_S_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_9 (operation/Madd_S_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_10 (operation/Madd_S_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_11 (operation/Madd_S_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_12 (operation/Madd_S_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_13 (operation/Madd_S_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_14 (operation/Madd_S_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_15 (operation/Madd_S_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_16 (operation/Madd_S_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_17 (operation/Madd_S_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_18 (operation/Madd_S_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_19 (operation/Madd_S_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_20 (operation/Madd_S_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_21 (operation/Madd_S_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_22 (operation/Madd_S_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_23 (operation/Madd_S_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_24 (operation/Madd_S_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_25 (operation/Madd_S_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_26 (operation/Madd_S_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_27 (operation/Madd_S_cy<0>28)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_28 (operation/Madd_S_cy<0>29)
     MUXCY:CI->O           0   0.023   0.000  operation/Madd_S_cy<0>_29 (operation/Madd_S_cy<0>30)
     XORCY:CI->O           4   0.370   0.309  operation/Madd_S_xor<0>_30 (operation/S<31>)
     LUT6:I5->O           32   0.097   0.000  MuxWback/Mmux_y251 (writedata<31>)
     FDCE:D                    0.008          Reg/Reg31/temp_31
    ----------------------------------------
    Total                      4.923ns (2.597ns logic, 2.326ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2384250 / 4186
-------------------------------------------------------------------------
Offset:              4.837ns (Levels of Logic = 38)
  Source:            instr<17> (PAD)
  Destination:       Reg/Reg31/temp_31 (FF)
  Destination Clock: clk rising

  Data Path: instr<17> to Reg/Reg31/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           258   0.001   0.835  instr_17_IBUF (instr_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  Reg/MUX2/Mmux_Y_834 (Reg/MUX2/Mmux_Y_834)
     LUT6:I2->O            1   0.097   0.000  Reg/MUX2/Mmux_Y_311 (Reg/MUX2/Mmux_Y_311)
     MUXF7:I1->O           2   0.279   0.299  Reg/MUX2/Mmux_Y_2_f7_10 (writememdata_1_OBUF)
     LUT4:I3->O            3   0.097   0.305  operation/Mmux_B121 (operation/B<1>)
     LUT2:I1->O            1   0.097   0.295  operation/Madd_S1 (operation/Madd_S1)
     LUT3:I2->O            1   0.097   0.000  operation/Madd_S_lut<0>2 (operation/Madd_S_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  operation/Madd_S_cy<0>_1 (operation/Madd_S_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_2 (operation/Madd_S_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_3 (operation/Madd_S_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_4 (operation/Madd_S_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_5 (operation/Madd_S_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_6 (operation/Madd_S_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_7 (operation/Madd_S_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_8 (operation/Madd_S_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_9 (operation/Madd_S_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_10 (operation/Madd_S_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_11 (operation/Madd_S_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_12 (operation/Madd_S_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_13 (operation/Madd_S_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_14 (operation/Madd_S_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_15 (operation/Madd_S_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_16 (operation/Madd_S_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_17 (operation/Madd_S_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_18 (operation/Madd_S_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_19 (operation/Madd_S_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_20 (operation/Madd_S_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_21 (operation/Madd_S_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_22 (operation/Madd_S_cy<0>23)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_23 (operation/Madd_S_cy<0>24)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_24 (operation/Madd_S_cy<0>25)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_25 (operation/Madd_S_cy<0>26)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_26 (operation/Madd_S_cy<0>27)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_27 (operation/Madd_S_cy<0>28)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_28 (operation/Madd_S_cy<0>29)
     MUXCY:CI->O           0   0.023   0.000  operation/Madd_S_cy<0>_29 (operation/Madd_S_cy<0>30)
     XORCY:CI->O           4   0.370   0.309  operation/Madd_S_xor<0>_30 (operation/S<31>)
     LUT6:I5->O           32   0.097   0.000  MuxWback/Mmux_y251 (writedata<31>)
     FDCE:D                    0.008          Reg/Reg31/temp_31
    ----------------------------------------
    Total                      4.837ns (2.237ns logic, 2.600ns route)
                                       (46.2% logic, 53.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 207646 / 95
-------------------------------------------------------------------------
Offset:              6.598ns (Levels of Logic = 33)
  Source:            Reg/Reg26/Q_1 (FF)
  Destination:       zero (PAD)
  Source Clock:      clk rising

  Data Path: Reg/Reg26/Q_1 to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.361   0.561  Reg/Reg26/Q_1 (Reg/Reg26/Q_1)
     LUT6:I2->O            1   0.097   0.556  Reg/MUX2/Mmux_Y_834 (Reg/MUX2/Mmux_Y_834)
     LUT6:I2->O            1   0.097   0.000  Reg/MUX2/Mmux_Y_311 (Reg/MUX2/Mmux_Y_311)
     MUXF7:I1->O           2   0.279   0.299  Reg/MUX2/Mmux_Y_2_f7_10 (writememdata_1_OBUF)
     LUT4:I3->O            3   0.097   0.305  operation/Mmux_B121 (operation/B<1>)
     LUT2:I1->O            1   0.097   0.295  operation/Madd_S1 (operation/Madd_S1)
     LUT3:I2->O            1   0.097   0.000  operation/Madd_S_lut<0>2 (operation/Madd_S_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  operation/Madd_S_cy<0>_1 (operation/Madd_S_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_2 (operation/Madd_S_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_3 (operation/Madd_S_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_4 (operation/Madd_S_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_5 (operation/Madd_S_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_6 (operation/Madd_S_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_7 (operation/Madd_S_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_8 (operation/Madd_S_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_9 (operation/Madd_S_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_10 (operation/Madd_S_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_11 (operation/Madd_S_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_12 (operation/Madd_S_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_13 (operation/Madd_S_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_14 (operation/Madd_S_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_15 (operation/Madd_S_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_16 (operation/Madd_S_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_17 (operation/Madd_S_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_18 (operation/Madd_S_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_19 (operation/Madd_S_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_20 (operation/Madd_S_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_21 (operation/Madd_S_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_22 (operation/Madd_S_cy<0>23)
     XORCY:CI->O           2   0.370   0.299  operation/Madd_S_xor<0>_23 (operation/S<24>)
     LUT5:I4->O            2   0.097   0.697  operation/Mmux_Z_12_o_A[31]_MUX_1056_o11 (outalu_24_OBUF)
     LUT6:I0->O            1   0.097   0.683  operation/zflags<31>3 (operation/zflags<31>2)
     LUT6:I1->O            1   0.097   0.279  operation/zflags<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.598ns (2.622ns logic, 3.976ns route)
                                       (39.7% logic, 60.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 149016 / 65
-------------------------------------------------------------------------
Delay:               6.513ns (Levels of Logic = 34)
  Source:            instr<17> (PAD)
  Destination:       zero (PAD)

  Data Path: instr<17> to zero
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           258   0.001   0.835  instr_17_IBUF (instr_17_IBUF)
     LUT6:I0->O            1   0.097   0.556  Reg/MUX2/Mmux_Y_834 (Reg/MUX2/Mmux_Y_834)
     LUT6:I2->O            1   0.097   0.000  Reg/MUX2/Mmux_Y_311 (Reg/MUX2/Mmux_Y_311)
     MUXF7:I1->O           2   0.279   0.299  Reg/MUX2/Mmux_Y_2_f7_10 (writememdata_1_OBUF)
     LUT4:I3->O            3   0.097   0.305  operation/Mmux_B121 (operation/B<1>)
     LUT2:I1->O            1   0.097   0.295  operation/Madd_S1 (operation/Madd_S1)
     LUT3:I2->O            1   0.097   0.000  operation/Madd_S_lut<0>2 (operation/Madd_S_lut<0>2)
     MUXCY:S->O            1   0.353   0.000  operation/Madd_S_cy<0>_1 (operation/Madd_S_cy<0>2)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_2 (operation/Madd_S_cy<0>3)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_3 (operation/Madd_S_cy<0>4)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_4 (operation/Madd_S_cy<0>5)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_5 (operation/Madd_S_cy<0>6)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_6 (operation/Madd_S_cy<0>7)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_7 (operation/Madd_S_cy<0>8)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_8 (operation/Madd_S_cy<0>9)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_9 (operation/Madd_S_cy<0>10)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_10 (operation/Madd_S_cy<0>11)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_11 (operation/Madd_S_cy<0>12)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_12 (operation/Madd_S_cy<0>13)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_13 (operation/Madd_S_cy<0>14)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_14 (operation/Madd_S_cy<0>15)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_15 (operation/Madd_S_cy<0>16)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_16 (operation/Madd_S_cy<0>17)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_17 (operation/Madd_S_cy<0>18)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_18 (operation/Madd_S_cy<0>19)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_19 (operation/Madd_S_cy<0>20)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_20 (operation/Madd_S_cy<0>21)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_21 (operation/Madd_S_cy<0>22)
     MUXCY:CI->O           1   0.023   0.000  operation/Madd_S_cy<0>_22 (operation/Madd_S_cy<0>23)
     XORCY:CI->O           2   0.370   0.299  operation/Madd_S_xor<0>_23 (operation/S<24>)
     LUT5:I4->O            2   0.097   0.697  operation/Mmux_Z_12_o_A[31]_MUX_1056_o11 (outalu_24_OBUF)
     LUT6:I0->O            1   0.097   0.683  operation/zflags<31>3 (operation/zflags<31>2)
     LUT6:I1->O            1   0.097   0.279  operation/zflags<31>7 (zero_OBUF)
     OBUF:I->O                 0.000          zero_OBUF (zero)
    ----------------------------------------
    Total                      6.513ns (2.262ns logic, 4.251ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.923|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.68 secs
 
--> 

Total memory usage is 4697676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   42 (   0 filtered)
Number of infos    :    1 (   0 filtered)

