Fitter report for Part2
Wed Mar 19 18:42:46 2014
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. HardCopy Device Resource Guide
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Input Pins
 14. Output Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Output Pin Default Load For Reported TCO
 18. Fitter Resource Utilization by Entity
 19. Delay Chain Summary
 20. Pad To Core Delay Chain Fanout
 21. Control Signals
 22. Global & Other Fast Signals
 23. Non-Global High Fan-Out Signals
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+-------------------------------+-----------------------------------------------+
; Fitter Status                 ; Successful - Wed Mar 19 18:42:45 2014         ;
; Quartus II 64-Bit Version     ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name                 ; Part2                                         ;
; Top-level Entity Name         ; Part2                                         ;
; Family                        ; Stratix II                                    ;
; Device                        ; EP2S15F484C3                                  ;
; Timing Models                 ; Final                                         ;
; Logic utilization             ; 16 %                                          ;
;     Combinational ALUTs       ; 1,815 / 12,480 ( 15 % )                       ;
;     Dedicated logic registers ; 360 / 12,480 ( 3 % )                          ;
; Total registers               ; 360                                           ;
; Total pins                    ; 46 / 343 ( 13 % )                             ;
; Total virtual pins            ; 0                                             ;
; Total block memory bits       ; 0 / 419,328 ( 0 % )                           ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                                ;
; Total PLLs                    ; 0 / 6 ( 0 % )                                 ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                 ;
+-------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; AUTO                           ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                           ; Auto                           ;
; Auto Register Duplication                                                  ; Auto                           ; Auto                           ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.22        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  12.5%      ;
+----------------------------+-------------+


+-------------------------------------------------+
; I/O Assignment Warnings                         ;
+-----------------+-------------------------------+
; Pin Name        ; Reason                        ;
+-----------------+-------------------------------+
; N               ; Incomplete set of assignments ;
; Instruction[19] ; Incomplete set of assignments ;
; Instruction[18] ; Incomplete set of assignments ;
; Instruction[17] ; Incomplete set of assignments ;
; Instruction[16] ; Incomplete set of assignments ;
; Instruction[15] ; Incomplete set of assignments ;
; RZout[15]       ; Incomplete set of assignments ;
; RZout[14]       ; Incomplete set of assignments ;
; RZout[13]       ; Incomplete set of assignments ;
; RZout[12]       ; Incomplete set of assignments ;
; RZout[11]       ; Incomplete set of assignments ;
; RZout[10]       ; Incomplete set of assignments ;
; RZout[9]        ; Incomplete set of assignments ;
; RZout[8]        ; Incomplete set of assignments ;
; RZout[7]        ; Incomplete set of assignments ;
; RZout[6]        ; Incomplete set of assignments ;
; RZout[5]        ; Incomplete set of assignments ;
; RZout[4]        ; Incomplete set of assignments ;
; RZout[3]        ; Incomplete set of assignments ;
; RZout[2]        ; Incomplete set of assignments ;
; RZout[1]        ; Incomplete set of assignments ;
; RZout[0]        ; Incomplete set of assignments ;
; C               ; Incomplete set of assignments ;
; V               ; Incomplete set of assignments ;
; Z               ; Incomplete set of assignments ;
; Reset           ; Incomplete set of assignments ;
; Clock           ; Incomplete set of assignments ;
; Instruction[20] ; Incomplete set of assignments ;
; Instruction[21] ; Incomplete set of assignments ;
; Instruction[23] ; Incomplete set of assignments ;
; Instruction[22] ; Incomplete set of assignments ;
; Instruction[14] ; Incomplete set of assignments ;
; Instruction[13] ; Incomplete set of assignments ;
; Instruction[12] ; Incomplete set of assignments ;
; Instruction[3]  ; Incomplete set of assignments ;
; Instruction[2]  ; Incomplete set of assignments ;
; Instruction[1]  ; Incomplete set of assignments ;
; Instruction[0]  ; Incomplete set of assignments ;
; Instruction[7]  ; Incomplete set of assignments ;
; Instruction[6]  ; Incomplete set of assignments ;
; Instruction[5]  ; Incomplete set of assignments ;
; Instruction[4]  ; Incomplete set of assignments ;
; Instruction[10] ; Incomplete set of assignments ;
; Instruction[8]  ; Incomplete set of assignments ;
; Instruction[11] ; Incomplete set of assignments ;
; Instruction[9]  ; Incomplete set of assignments ;
+-----------------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                              ; Action     ; Operation                                         ; Reason                   ; Node Port ; Node Port Name ; Destination Node                                                                                                                           ; Destination Port ; Destination Port Name ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[557]~230  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[557]~230DUPLICATE  ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[952]~737  ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[952]~737DUPLICATE  ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1000]~792 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1000]~792DUPLICATE ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1002]~790 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1002]~790DUPLICATE ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1004]~788 ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[1004]~788DUPLICATE ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[3]~24                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[3]~24DUPLICATE                          ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[9]~18                          ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[9]~18DUPLICATE                          ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[15]~12                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[15]~12DUPLICATE                         ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[25]~25                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[25]~25DUPLICATE                         ;                  ;                       ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[31]~31                         ; Duplicated ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization ;           ;                ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[31]~31DUPLICATE                         ;                  ;                       ;
+-----------------------------------------------------------------------------------------------------------------------------------+------------+---------------------------------------------------+--------------------------+-----------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 2215 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 2215 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 2215    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


Color Legend:
  -- Green:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package, and the design has been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package, indicating that migration from the selected FPGA device package will likely be successful. You must compile and check the HardCopy companion revision to ensure migration is successful.
  -- Orange:
      -- Package Resource:       The HardCopy device package can be migrated from the selected FPGA device package; however, the design has not been fitted with the target device migration enabled.
      -- Other Device Resources: The resource quantity is within the acceptable range of the HardCopy device and package; however, the resource is constrained so much that the design may not migrate.
  -- Red:
      -- Package Resource:       The HardCopy device package cannot be migrated from the selected FPGA device package.
      -- Other Device Resources: The design did not migrate because the resource quantity exceeds the acceptable range of the HardCopy device and package, or, for other reasons detailed in the footnotes.

Note: The used resource quantities listed for each HardCopy device and package combination are estimates only.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to obtain the most accurate measurement of HardCopy resource utilization.

Note: The Device Resource Guide cannot estimate the routing demand by the design in a HardCopy device.
Migrate your design from the selected FPGA device and compile for the HardCopy companion revision to confirm routability of the design in the selected HardCopy device.

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HardCopy Device Resource Guide                                                                                                                                     ;
+---------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Resource                        ; Stratix II EP2S15    ; HC210W       ; HC210        ; HC220        ; HC220        ; HC230         ; HC240         ; HC240         ;
+---------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
; Migration Compatibility         ;                      ; None         ; None         ; None         ; None         ; None          ; None          ; None          ;
; Primary Migration Constraint    ;                      ; Package      ; Package      ; Package      ; Package      ; Package       ; Package       ; Package       ;
; Package*                        ; FBGA - 484           ; FBGA - 484   ; FBGA - 484   ; FBGA - 672   ; FBGA - 780   ; FBGA - 1020   ; FBGA - 1020   ; FBGA - 1508   ;
; Logic                           ; --                   ; 2%           ; 2%           ; 2%           ; 2%           ; 1%            ; 1%            ; 1%            ;
;   -- Logic cells                ; 1955                 ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
;   -- DSP elements               ; 0                    ; --           ; --           ; --           ; --           ; --            ; --            ; --            ;
; Pins                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Total                      ; 46                   ; 46 / 309     ; 46 / 335     ; 46 / 493     ; 46 / 495     ; 46 / 699      ; 46 / 743      ; 46 / 952      ;
;   -- Differential Input         ; 0                    ; 0 / 66       ; 0 / 70       ; 0 / 90       ; 0 / 90       ; 0 / 128       ; 0 / 224       ; 0 / 272       ;
;   -- Differential Output        ; 0                    ; 0 / 44       ; 0 / 50       ; 0 / 70       ; 0 / 70       ; 0 / 112       ; 0 / 200       ; 0 / 256       ;
;   -- PCI / PCI-X                ; 0                    ; 0 / 159      ; 0 / 166      ; 0 / 244      ; 0 / 246      ; 0 / 358       ; 0 / 366       ; 0 / 471       ;
;   -- DQ                         ; 0                    ; 0 / 20       ; 0 / 20       ; 0 / 50       ; 0 / 50       ; 0 / 204       ; 0 / 204       ; 0 / 204       ;
;   -- DQS                        ; 0                    ; 0 / 8        ; 0 / 8        ; 0 / 18       ; 0 / 18       ; 0 / 72        ; 0 / 72        ; 0 / 72        ;
; Memory                          ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- M-RAM                      ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 2        ; 0 / 2        ; 0 / 6         ; 0 / 9         ; 0 / 9         ;
;   -- M4K blocks & M512 blocks   ; 0                    ; 0 / 190      ; 0 / 190      ; 0 / 408      ; 0 / 408      ; 0 / 614       ; 0 / 816       ; 0 / 816       ;
; PLLs                            ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- Enhanced                   ; 0                    ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 4         ; 0 / 4         ; 0 / 4         ;
;   -- Fast                       ; 0                    ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 2        ; 0 / 4         ; 0 / 8         ; 0 / 8         ;
; DLLs                            ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 2         ; 0 / 2         ; 0 / 2         ;
; SERDES                          ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- RX                         ; 0                    ; 0 / 17       ; 0 / 21       ; 0 / 31       ; 0 / 31       ; 0 / 46        ; 0 / 92        ; 0 / 116       ;
;   -- TX                         ; 0                    ; 0 / 18       ; 0 / 19       ; 0 / 29       ; 0 / 29       ; 0 / 44        ; 0 / 88        ; 0 / 116       ;
; Configuration                   ;                      ;              ;              ;              ;              ;               ;               ;               ;
;   -- CRC                        ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- ASMI                       ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- Remote Update              ; 0                    ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0        ; 0 / 0         ; 0 / 0         ; 0 / 0         ;
;   -- JTAG                       ; 0                    ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1        ; 0 / 1         ; 0 / 1         ; 0 / 1         ;
+---------------------------------+----------------------+--------------+--------------+--------------+--------------+---------------+---------------+---------------+
*  The selected FPGA device cannot migrate to any HardCopy device, regardless of the design. Try this design with a different FPGA device.



+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Project/Part2.pin.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Resource                                                                          ; Usage                                                                                                                    ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
; Combinational ALUTs                                                               ; 1,815 / 12,480 ( 15 % )                                                                                                  ;
; Dedicated logic registers                                                         ; 360 / 12,480 ( 3 % )                                                                                                     ;
;                                                                                   ;                                                                                                                          ;
; Combinational ALUT usage by number of inputs                                      ;                                                                                                                          ;
;     -- 7 input functions                                                          ; 0                                                                                                                        ;
;     -- 6 input functions                                                          ; 229                                                                                                                      ;
;     -- 5 input functions                                                          ; 164                                                                                                                      ;
;     -- 4 input functions                                                          ; 438                                                                                                                      ;
;     -- <=3 input functions                                                        ; 984                                                                                                                      ;
;                                                                                   ;                                                                                                                          ;
; Combinational ALUTs by mode                                                       ;                                                                                                                          ;
;     -- normal mode                                                                ; 1100                                                                                                                     ;
;     -- extended LUT mode                                                          ; 0                                                                                                                        ;
;     -- arithmetic mode                                                            ; 715                                                                                                                      ;
;     -- shared arithmetic mode                                                     ; 0                                                                                                                        ;
;                                                                                   ;                                                                                                                          ;
; Logic utilization                                                                 ; 2,013 / 12,480 ( 16 % )                                                                                                  ;
;     -- Difficulty Clustering Design                                               ; Low                                                                                                                      ;
;     -- Combinational ALUT/register pairs used in final Placement                  ; 1955                                                                                                                     ;
;         -- Combinational with no register                                         ; 1595                                                                                                                     ;
;         -- Register only                                                          ; 140                                                                                                                      ;
;         -- Combinational with a register                                          ; 220                                                                                                                      ;
;     -- Estimated pairs recoverable by pairing ALUTs and registers as design grows ; -44                                                                                                                      ;
;     -- Estimated Combinational ALUT/register pairs unavailable                    ; 102                                                                                                                      ;
;         -- Unavailable due to unpartnered 7 LUTs                                  ; 0                                                                                                                        ;
;         -- Unavailable due to unpartnered 6 LUTs                                  ; 91                                                                                                                       ;
;         -- Unavailable due to unpartnered 5 LUTs                                  ; 3                                                                                                                        ;
;         -- Unavailable due to LAB-wide signal conflicts                           ; 5                                                                                                                        ;
;         -- Unavailable due to LAB input limits                                    ; 3                                                                                                                        ;
;                                                                                   ;                                                                                                                          ;
; Total registers*                                                                  ; 360 / 14,410 ( 2 % )                                                                                                     ;
;     -- Dedicated logic registers                                                  ; 360 / 12,480 ( 3 % )                                                                                                     ;
;     -- I/O registers                                                              ; 0 / 1,930 ( 0 % )                                                                                                        ;
;                                                                                   ;                                                                                                                          ;
; ALMs:  partially or completely used                                               ; 1,038 / 6,240 ( 17 % )                                                                                                   ;
;                                                                                   ;                                                                                                                          ;
; Total LABs:  partially or completely used                                         ; 140 / 780 ( 18 % )                                                                                                       ;
;                                                                                   ;                                                                                                                          ;
; User inserted logic elements                                                      ; 0                                                                                                                        ;
; Virtual pins                                                                      ; 0                                                                                                                        ;
; I/O pins                                                                          ; 46 / 343 ( 13 % )                                                                                                        ;
;     -- Clock pins                                                                 ; 12 / 16 ( 75 % )                                                                                                         ;
; Global signals                                                                    ; 2                                                                                                                        ;
; M512s                                                                             ; 0 / 104 ( 0 % )                                                                                                          ;
; M4Ks                                                                              ; 0 / 78 ( 0 % )                                                                                                           ;
; Total block memory bits                                                           ; 0 / 419,328 ( 0 % )                                                                                                      ;
; Total block memory implementation bits                                            ; 0 / 419,328 ( 0 % )                                                                                                      ;
; DSP block 9-bit elements                                                          ; 0 / 96 ( 0 % )                                                                                                           ;
; PLLs                                                                              ; 0 / 6 ( 0 % )                                                                                                            ;
; Global clocks                                                                     ; 2 / 16 ( 13 % )                                                                                                          ;
; Regional clocks                                                                   ; 0 / 32 ( 0 % )                                                                                                           ;
; SERDES transmitters                                                               ; 0 / 38 ( 0 % )                                                                                                           ;
; SERDES receivers                                                                  ; 0 / 42 ( 0 % )                                                                                                           ;
; JTAGs                                                                             ; 0 / 1 ( 0 % )                                                                                                            ;
; ASMI blocks                                                                       ; 0 / 1 ( 0 % )                                                                                                            ;
; CRC blocks                                                                        ; 0 / 1 ( 0 % )                                                                                                            ;
; Remote update blocks                                                              ; 0 / 1 ( 0 % )                                                                                                            ;
; Average interconnect usage (total/H/V)                                            ; 4% / 4% / 5%                                                                                                             ;
; Peak interconnect usage (total/H/V)                                               ; 10% / 9% / 11%                                                                                                           ;
; Maximum fan-out node                                                              ; Clock~clkctrl                                                                                                            ;
; Maximum fan-out                                                                   ; 360                                                                                                                      ;
; Highest non-global fan-out signal                                                 ; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~113 ;
; Highest non-global fan-out                                                        ; 84                                                                                                                       ;
; Total fan-out                                                                     ; 7878                                                                                                                     ;
; Average fan-out                                                                   ; 3.53                                                                                                                     ;
+-----------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+
*  Register count does not include registers inside block RAM or DSP blocks.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                            ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name            ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Clock           ; N20   ; 1        ; 0            ; 10           ; 1           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[0]  ; M20   ; 2        ; 0            ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[10] ; W7    ; 7        ; 37           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[11] ; C13   ; 3        ; 18           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[12] ; A10   ; 9        ; 25           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[13] ; B12   ; 4        ; 22           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[14] ; AA11  ; 7        ; 22           ; 0            ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[15] ; F16   ; 3        ; 6            ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[16] ; U10   ; 7        ; 30           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[17] ; G22   ; 2        ; 0            ; 21           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[18] ; V12   ; 8        ; 17           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[19] ; P3    ; 6        ; 40           ; 9            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[1]  ; AA12  ; 8        ; 18           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[20] ; C12   ; 4        ; 22           ; 27           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[21] ; M3    ; 5        ; 40           ; 16           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[22] ; L21   ; 2        ; 0            ; 16           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[23] ; H21   ; 2        ; 0            ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[2]  ; J16   ; 2        ; 0            ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[3]  ; Y8    ; 7        ; 29           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[4]  ; W10   ; 7        ; 22           ; 0            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[5]  ; Y12   ; 8        ; 18           ; 0            ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[6]  ; K4    ; 5        ; 40           ; 18           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[7]  ; B11   ; 4        ; 22           ; 27           ; 3           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[8]  ; C10   ; 9        ; 25           ; 27           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Instruction[9]  ; AA16  ; 8        ; 13           ; 0            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Reset           ; M21   ; 2        ; 0            ; 16           ; 2           ; 64                    ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-----------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                             ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; C         ; AA5   ; 7        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; N         ; H22   ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[0]  ; V9    ; 10       ; 26           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[10] ; W9    ; 10       ; 26           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[11] ; AB13  ; 8        ; 18           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[12] ; A7    ; 4        ; 29           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[13] ; B13   ; 3        ; 18           ; 27           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[14] ; AA7   ; 7        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[15] ; J2    ; 5        ; 40           ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[1]  ; C8    ; 4        ; 29           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[2]  ; J19   ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[3]  ; C7    ; 4        ; 29           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[4]  ; B7    ; 4        ; 29           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[5]  ; B6    ; 4        ; 30           ; 27           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[6]  ; K17   ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[7]  ; H1    ; 5        ; 40           ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 12mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[8]  ; G9    ; 4        ; 33           ; 27           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RZout[9]  ; D13   ; 3        ; 18           ; 27           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; V         ; Y9    ; 10       ; 25           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; Z         ; AB7   ; 7        ; 29           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 1 / 40 ( 3 % )  ; 3.3V          ; --           ;
; 2        ; 9 / 44 ( 20 % ) ; 3.3V          ; --           ;
; 3        ; 5 / 50 ( 10 % ) ; 3.3V          ; --           ;
; 4        ; 9 / 35 ( 26 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 44 ( 9 % )  ; 3.3V          ; --           ;
; 6        ; 1 / 40 ( 3 % )  ; 3.3V          ; --           ;
; 7        ; 8 / 34 ( 24 % ) ; 3.3V          ; --           ;
; 8        ; 5 / 43 ( 12 % ) ; 3.3V          ; --           ;
; 9        ; 2 / 6 ( 33 % )  ; 3.3V          ; --           ;
; 10       ; 3 / 6 ( 50 % )  ; 3.3V          ; --           ;
+----------+-----------------+---------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                       ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; TEMPDIODEp               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 277        ; 4        ; ^MSEL3                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A5       ; 307        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 311        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 315        ; 4        ; RZout[12]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 318        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A10      ; 323        ; 9        ; Instruction[12]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 4        ; VCCIO4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A13      ; 329        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A15      ; 343        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 347        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 351        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 350        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 375        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ;            ; 3        ; VCCIO3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A21      ; 383        ; 3        ; ^nCE                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 191        ; 7        ; ^nCEO                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AA4      ; 181        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 163        ; 7        ; C                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA6      ; 159        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 155        ; 7        ; RZout[14]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA8      ; 151        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 144        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 147        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 141        ; 7        ; Instruction[14]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 138        ; 8        ; Instruction[1]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA13     ; 137        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; AA15     ; 127        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 123        ; 8        ; Instruction[9]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA17     ; 119        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 115        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 85         ; 8        ; #TCK                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA20     ; 86         ; 8        ; #TMS                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AA21     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ; 190        ; 7        ; ^nIO_PULLUP              ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AB3      ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB4      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB5      ; 161        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 157        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 153        ; 7        ; Z                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB8      ; 150        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB10     ; 145        ; 10       ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ;            ; 7        ; VCCIO7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB12     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB13     ; 139        ; 8        ; RZout[11]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB14     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB15     ; 125        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 124        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 117        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 118        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 87         ; 8        ; #TRST                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ;            ; 8        ; VCCIO8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB21     ; 84         ; 8        ; #TDI                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 276        ; 4        ; #TDO                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 279        ; 4        ; ^MSEL2                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B5       ; 305        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 309        ; 4        ; RZout[5]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B7       ; 313        ; 4        ; RZout[4]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 317        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 320        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 321        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 327        ; 4        ; Instruction[7]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 328        ; 4        ; Instruction[13]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B13      ; 331        ; 3        ; RZout[13]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 341        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 345        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 349        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 353        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 377        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 381        ; 3        ; ^nSTATUS                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B21      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 275        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 273        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ;            ;          ; TEMPDIODEn               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 285        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 306        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 308        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ; 316        ; 4        ; RZout[3]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 314        ; 4        ; RZout[1]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 319        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 324        ; 9        ; Instruction[8]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 325        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C12      ; 326        ; 4        ; Instruction[20]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 330        ; 3        ; Instruction[11]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ; 354        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ; 342        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 344        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 352        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 355        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 369        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ; 384        ; 3        ; ^CONF_DONE               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C21      ; 2          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 0          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 271        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 269        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 287        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D4       ; 278        ; 4        ; ^MSEL1                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 283        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 293        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 297        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ;            ; 4        ; VREFB4                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D10      ; 322        ; 9        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 337        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 333        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D13      ; 332        ; 3        ; RZout[9]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 356        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 361        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ;            ; 3        ; VREFB3                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; D17      ; 373        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D18      ; 379        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D19      ; 382        ; 3        ; ^DCLK                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D20      ; 371        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 6          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 4          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 267        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 265        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 274        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 272        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ; 280        ; 4        ; ^MSEL0                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 281        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 289        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 298        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 312        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E11      ; 335        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 339        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E13      ; 338        ; 3        ; ~DATA0~ / RESERVED_INPUT ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E14      ; 357        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 365        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ; 374        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E17      ; 376        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E18      ; 380        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ; 3          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 1          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 10         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 8          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 263        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 261        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F4       ; 270        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ; 268        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F6       ; 288        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F7       ; 296        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F8       ; 294        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 300        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; GNDA_PLL5                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; VCCA_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F13      ; 346        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 358        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 367        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 362        ; 3        ; Instruction[15]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F17      ; 378        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ; 11         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F20      ; 9          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 14         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 12         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 255        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 253        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 262        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G4       ; 260        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G5       ; 266        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 264        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ; 286        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 291        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ; 302        ; 4        ; RZout[8]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ;            ; 9        ; VCC_PLL5_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCD_PLL5                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 336        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ; 348        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 359        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 366        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 370        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 7          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 5          ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ; 19         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G20      ; 17         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 22         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 20         ; 2        ; Instruction[17]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 251        ; 5        ; RZout[7]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H2       ; 249        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 259        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 257        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ; 254        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H6       ; 252        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ; 284        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H9       ; 304        ; 4        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ;            ; 4        ; VCCPD4                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H11      ; 334        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 340        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ;            ; 3        ; VCCPD3                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H14      ; 360        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ; 368        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 15         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 13         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 18         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ; 16         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H21      ; 26         ; 2        ; Instruction[23]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H22      ; 24         ; 2        ; N                        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ; 247        ; 5        ; RZout[15]                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J3       ; 245        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ;            ; 5        ; VREFB5                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 250        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J6       ; 248        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 258        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 256        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 364        ; 3        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J16      ; 23         ; 2        ; Instruction[2]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 21         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 27         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 25         ; 2        ; RZout[2]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; J20      ; 30         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 28         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K1       ; 239        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 237        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ; 243        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 241        ; 5        ; Instruction[6]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K5       ; 246        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ; 244        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K7       ; 242        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 240        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 2        ; VCCPD2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 35         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 33         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K17      ; 31         ; 2        ; RZout[6]                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K18      ; 29         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 34         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ; 32         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 38         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 36         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 5        ; VCCIO5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 233        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 235        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L4       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GNDA_PLL4                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 238        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L8       ; 236        ; 5        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L9       ;            ; 5        ; VCCPD5                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 39         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 37         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L17      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; GNDA_PLL1                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L19      ;            ; 2        ; VREFB2                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; L20      ; 40         ; 2        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L21      ; 42         ; 2        ; Instruction[22]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L22      ;            ; 2        ; VCCIO2                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ; 6        ; VCCIO6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M2       ; 232        ; 5        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ; 234        ; 5        ; Instruction[21]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M4       ;            ;          ; VCCA_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL3                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; VCCA_PLL4                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCD_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCA_PLL1                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ;          ; VCCD_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M19      ;            ;          ; VCCA_PLL2                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M20      ; 41         ; 2        ; Instruction[0]           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M21      ; 43         ; 2        ; Reset                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M22      ;            ; 1        ; VCCIO1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N1       ; 231        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 229        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 230        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N4       ; 228        ; 6        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N5       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ;            ;          ; GNDA_PLL3                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 226        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N8       ; 224        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N9       ;            ; 6        ; VCCPD6                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ; 51         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 49         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N17      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ;            ;          ; GNDA_PLL2                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ; 47         ; 1        ; GND+                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N20      ; 45         ; 1        ; Clock                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; N21      ; 46         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 44         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 227        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 225        ; 6        ; Instruction[19]          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 222        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 220        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 218        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ; 216        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P9       ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCPD7                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; VCCINT                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P15      ;            ; 1        ; VCCPD1                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P16      ; 59         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P17      ; 57         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 55         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ; 53         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P20      ; 50         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P21      ; 48         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P22      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 223        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 221        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 215        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R4       ; 213        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 214        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 212        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 202        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 200        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 168        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ;            ;          ; GND                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R11      ;            ; 10       ; VCC_PLL6_OUT             ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; VCCA_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R13      ;            ; 8        ; VCCPD8                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R14      ; 106        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 89         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 83         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R17      ; 81         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 63         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 61         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; R21      ; 54         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 52         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T1       ; 219        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 217        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 207        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ; 205        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T5       ; 210        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 208        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 186        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 172        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 170        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 156        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GNDA_PLL6                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ; 120        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 108        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 98         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 92         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ; 67         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 65         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 66         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T20      ; 64         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 58         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 56         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 211        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 209        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ;            ; 6        ; VREFB6                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 206        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 204        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 179        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U7       ; 180        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U8       ; 173        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 171        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 158        ; 7        ; Instruction[16]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; U11      ;            ;          ; VCCD_PLL6                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 130        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ; 112        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 103        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 99         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ; 94         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U17      ; 71         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U18      ; 69         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 70         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 68         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 62         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 60         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 203        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 201        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 198        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 196        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 188        ; 7        ; ^PORSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ; 185        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V7       ; 175        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V8       ; 166        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 149        ; 10       ; RZout[0]                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 165        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 132        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 134        ; 8        ; Instruction[18]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 114        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V14      ; 105        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 97         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ; 93         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V17      ; 90         ; 8        ; ^VCCSEL                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ; 75         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V19      ; 73         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ;            ; 1        ; VREFB1                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; V21      ; 74         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 72         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 199        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 197        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 194        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 192        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 182        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W6       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W7       ; 177        ; 7        ; Instruction[10]          ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W8       ;            ; 7        ; VREFB7                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; W9       ; 148        ; 10       ; RZout[10]                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W10      ; 142        ; 7        ; Instruction[4]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; W11      ; 133        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 135        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ; 128        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W14      ; 109        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 102        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 101        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 95         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ; 88         ; 8        ; ^nCONFIG                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ; 79         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W20      ; 77         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W21      ; 78         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 76         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 195        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 193        ; 6        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 184        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y4       ; 189        ; 7        ; PLL_ENA                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y5       ; 162        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 160        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 154        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ; 152        ; 7        ; Instruction[3]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y9       ; 146        ; 10       ; V                        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y10      ; 140        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 143        ; 7        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 136        ; 8        ; Instruction[5]           ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; Y13      ; 131        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 110        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 126        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 121        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 116        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 113        ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y19      ;            ; 8        ; VREFB8                   ; power  ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ; 91         ; 8        ; GND*                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y21      ; 82         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 80         ; 1        ; GND*                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+--------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; HyperTransport                   ; 0 pF  ; 100 Ohm (Differential)             ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.2-V HSTL                       ; 0 pF  ; Not Available                      ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; Differential 1.2-V HSTL          ; 0 pF  ; Not Available                      ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; ALMs      ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M512s ; M4Ks ; M-RAMs ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Combinational with no register ; Register-Only      ; Combinational with a register ; Full Hierarchy Name                                                                                                    ; Library Name ;
;                                          ;                     ;           ;                           ;               ;                   ;       ;      ;        ;              ;         ;           ;           ;      ;              ; ALUT/register pair             ; ALUT/register pair ; ALUT/register pair            ;                                                                                                                        ;              ;
+------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
; |Part2                                   ; 1815 (0)            ; 1038 (0)  ; 360 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 46   ; 0            ; 1595 (0)                       ; 140 (0)            ; 220 (0)                       ; |Part2                                                                                                                 ; work         ;
;    |IR:inst18|                           ; 0 (0)               ; 18 (18)   ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 6 (6)              ; 13 (13)                       ; |Part2|IR:inst18                                                                                                       ; work         ;
;    |SixteenRegisterFile:inst4|           ; 175 (0)             ; 179 (0)   ; 240 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (0)                         ; 118 (0)            ; 164 (0)                       ; |Part2|SixteenRegisterFile:inst4                                                                                       ; work         ;
;       |Reg16:RegA1|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegA1                                                                           ;              ;
;       |Reg16:RegB2|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegB2                                                                           ; work         ;
;       |Reg16:RegC3|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 15 (15)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegC3                                                                           ; work         ;
;       |Reg16:RegD4|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegD4                                                                           ; work         ;
;       |Reg16:RegE5|                      ; 0 (0)               ; 14 (14)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegE5                                                                           ; work         ;
;       |Reg16:RegF6|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegF6                                                                           ; work         ;
;       |Reg16:RegG7|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 1 (1)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegG7                                                                           ; work         ;
;       |Reg16:RegH8|                      ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 14 (14)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegH8                                                                           ; work         ;
;       |Reg16:RegI9|                      ; 0 (0)               ; 15 (15)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 15 (15)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegI9                                                                           ; work         ;
;       |Reg16:RegJ10|                     ; 0 (0)               ; 15 (15)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 2 (2)              ; 14 (14)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegJ10                                                                          ; work         ;
;       |Reg16:RegK11|                     ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 15 (15)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegK11                                                                          ; work         ;
;       |Reg16:RegL12|                     ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 1 (1)              ; 15 (15)                       ; |Part2|SixteenRegisterFile:inst4|Reg16:RegL12                                                                          ; work         ;
;       |Reg16:RegM13|                     ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegM13                                                                          ; work         ;
;       |Reg16:RegN14|                     ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegN14                                                                          ; work         ;
;       |Reg16:RegO15|                     ; 0 (0)               ; 13 (13)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 15 (15)            ; 1 (1)                         ; |Part2|SixteenRegisterFile:inst4|Reg16:RegO15                                                                          ; work         ;
;       |decoder16:Decoder|                ; 15 (15)             ; 8 (8)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)                        ; 0 (0)              ; 4 (4)                         ; |Part2|SixteenRegisterFile:inst4|decoder16:Decoder                                                                     ; work         ;
;       |mux16:Mux1|                       ; 80 (80)             ; 80 (80)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 80 (80)                       ; |Part2|SixteenRegisterFile:inst4|mux16:Mux1                                                                            ; work         ;
;       |mux16:Mux2|                       ; 80 (80)             ; 80 (80)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 80 (80)                       ; |Part2|SixteenRegisterFile:inst4|mux16:Mux2                                                                            ; work         ;
;    |alu:inst|                            ; 53 (0)              ; 35 (0)    ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 37 (0)                         ; 0 (0)              ; 16 (0)                        ; |Part2|alu:inst                                                                                                        ;              ;
;       |SixteenBitRippleCarryAdder:inst7| ; 29 (0)              ; 19 (0)    ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)                         ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7                                                                       ; work         ;
;          |FullAdder:adder0|              ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder0                                                      ; work         ;
;          |FullAdder:adder10|             ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder10                                                     ; work         ;
;          |FullAdder:adder11|             ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder11                                                     ; work         ;
;          |FullAdder:adder12|             ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder12                                                     ; work         ;
;          |FullAdder:adder13|             ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder13                                                     ; work         ;
;          |FullAdder:adder14|             ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder14                                                     ; work         ;
;          |FullAdder:adder15|             ; 3 (3)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 3 (3)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder15                                                     ; work         ;
;          |FullAdder:adder1|              ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder1                                                      ; work         ;
;          |FullAdder:adder2|              ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder2                                                      ; work         ;
;          |FullAdder:adder3|              ; 1 (1)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder3                                                      ; work         ;
;          |FullAdder:adder4|              ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder4                                                      ; work         ;
;          |FullAdder:adder5|              ; 2 (2)               ; 2 (2)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder5                                                      ; work         ;
;          |FullAdder:adder6|              ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder6                                                      ; work         ;
;          |FullAdder:adder7|              ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder7                                                      ; work         ;
;          |FullAdder:adder8|              ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder8                                                      ; work         ;
;          |FullAdder:adder9|              ; 2 (2)               ; 1 (1)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|SixteenBitRippleCarryAdder:inst7|FullAdder:adder9                                                      ; work         ;
;       |VariousLogic:inst8|               ; 8 (8)               ; 8 (8)     ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)                          ; 0 (0)              ; 0 (0)                         ; |Part2|alu:inst|VariousLogic:inst8                                                                                     ; work         ;
;       |mux4:inst5|                       ; 16 (16)             ; 16 (16)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|alu:inst|mux4:inst5                                                                                             ; work         ;
;    |buffReg16:RA|                        ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|buffReg16:RA                                                                                                    ; work         ;
;    |buffReg16:RB|                        ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|buffReg16:RB                                                                                                    ; work         ;
;    |buffReg16:RY|                        ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 16 (16)            ; 0 (0)                         ; |Part2|buffReg16:RY                                                                                                    ; work         ;
;    |buffReg16:RZ|                        ; 0 (0)               ; 16 (16)   ; 16 (16)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)                          ; 0 (0)              ; 16 (16)                       ; |Part2|buffReg16:RZ                                                                                                    ; work         ;
;    |controlUnit:inst19|                  ; 1587 (121)          ; 830 (71)  ; 37 (37)                   ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1547 (81)                      ; 0 (0)              ; 40 (40)                       ; |Part2|controlUnit:inst19                                                                                              ; work         ;
;       |lpm_divide:Mod0|                  ; 1466 (0)            ; 760 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1466 (0)                       ; 0 (0)              ; 0 (0)                         ; |Part2|controlUnit:inst19|lpm_divide:Mod0                                                                              ;              ;
;          |lpm_divide_smo:auto_generated| ; 1466 (0)            ; 760 (0)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1466 (0)                       ; 0 (0)              ; 0 (0)                         ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated                                                ;              ;
;             |abs_divider_4dg:divider|    ; 1466 (69)           ; 760 (34)  ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1466 (69)                      ; 0 (0)              ; 0 (0)                         ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider                        ;              ;
;                |alt_u_div_m6f:divider|   ; 1365 (1365)         ; 711 (711) ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1365 (1365)                    ; 0 (0)              ; 0 (0)                         ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider  ;              ;
;                |lpm_abs_2t9:my_abs_num|  ; 32 (32)             ; 16 (16)   ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0    ; 0      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 32 (32)                        ; 0 (0)              ; 0 (0)                         ; |Part2|controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num ;              ;
+------------------------------------------+---------------------+-----------+---------------------------+---------------+-------------------+-------+------+--------+--------------+---------+-----------+-----------+------+--------------+--------------------------------+--------------------+-------------------------------+------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                    ;
+-----------------+----------+---------------+---------------+-----------------------+-----+-----------+---------+----------+------------+
; Name            ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE      ; DQS bus ; NDQS bus ; DQS output ;
+-----------------+----------+---------------+---------------+-----------------------+-----+-----------+---------+----------+------------+
; N               ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; Instruction[19] ; Input    ; (0) 206 ps    ; (0) 206 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[18] ; Input    ; (0) 115 ps    ; (0) 115 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[17] ; Input    ; (0) 206 ps    ; (0) 206 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[16] ; Input    ; (0) 115 ps    ; (0) 115 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[15] ; Input    ; (0) 115 ps    ; (0) 115 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; RZout[15]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[14]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[13]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[12]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[11]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[10]       ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[9]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[8]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[7]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[6]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[5]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[4]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[3]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[2]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[1]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; RZout[0]        ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; C               ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; V               ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; Z               ; Output   ; --            ; --            ; --                    ; --  ; (0) 52 ps ; --      ; --       ; --         ;
; Reset           ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Clock           ; Input    ; (0) 206 ps    ; (0) 206 ps    ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[20] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[21] ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[23] ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[22] ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[14] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[13] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[12] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[3]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[2]  ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[1]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[0]  ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[7]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[6]  ; Input    ; (7) 3082 ps   ; (7) 3082 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[5]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[4]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[10] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[8]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[11] ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
; Instruction[9]  ; Input    ; (7) 2996 ps   ; (7) 2996 ps   ; --                    ; --  ; --        ; --      ; --       ; --         ;
+-----------------+----------+---------------+---------------+-----------------------+-----+-----------+---------+----------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                             ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Instruction[19]                                                                                                                 ;                   ;         ;
; Instruction[18]                                                                                                                 ;                   ;         ;
; Instruction[17]                                                                                                                 ;                   ;         ;
; Instruction[16]                                                                                                                 ;                   ;         ;
; Instruction[15]                                                                                                                 ;                   ;         ;
; Reset                                                                                                                           ;                   ;         ;
;      - controlUnit:inst19|Add0~1                                                                                                ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~5                                                                                                ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~9                                                                                                ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~13                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~17                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~21                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~25                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~29                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~33                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~37                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~41                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~45                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~49                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~53                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~57                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~61                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~65                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~69                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~73                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~77                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~81                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~85                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~89                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~93                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~97                                                                                               ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~101                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~105                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~109                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~113                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~117                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|Add0~121                                                                                              ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~1   ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~5   ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~9   ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~13  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~17  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~21  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~25  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~29  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~33  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~37  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~41  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~45  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~49  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~53  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~57  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~61  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~65  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~69  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~73  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~77  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~81  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~85  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~89  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~93  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~97  ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~101 ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~105 ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~109 ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~113 ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~117 ; 1                 ; 7       ;
;      - controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~121 ; 1                 ; 7       ;
;      - controlUnit:inst19|stage~0                                                                                               ; 1                 ; 7       ;
; Clock                                                                                                                           ;                   ;         ;
; Instruction[20]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[20]                                                                                                     ; 0                 ; 7       ;
; Instruction[21]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[21]                                                                                                     ; 1                 ; 7       ;
; Instruction[23]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[23]                                                                                                     ; 1                 ; 7       ;
; Instruction[22]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[22]                                                                                                     ; 0                 ; 7       ;
; Instruction[14]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[14]                                                                                                     ; 1                 ; 7       ;
; Instruction[13]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[13]                                                                                                     ; 0                 ; 7       ;
; Instruction[12]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[12]                                                                                                     ; 1                 ; 7       ;
; Instruction[3]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[3]                                                                                                      ; 0                 ; 7       ;
; Instruction[2]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[2]                                                                                                      ; 1                 ; 7       ;
; Instruction[1]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[1]                                                                                                      ; 0                 ; 7       ;
; Instruction[0]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[0]                                                                                                      ; 1                 ; 7       ;
; Instruction[7]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[7]                                                                                                      ; 0                 ; 7       ;
; Instruction[6]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[6]                                                                                                      ; 1                 ; 7       ;
; Instruction[5]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[5]                                                                                                      ; 0                 ; 7       ;
; Instruction[4]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[4]                                                                                                      ; 0                 ; 7       ;
; Instruction[10]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[10]                                                                                                     ; 1                 ; 7       ;
; Instruction[8]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[8]                                                                                                      ; 0                 ; 7       ;
; Instruction[11]                                                                                                                 ;                   ;         ;
;      - IR:inst18|output[11]                                                                                                     ; 0                 ; 7       ;
; Instruction[9]                                                                                                                  ;                   ;         ;
;      - IR:inst18|output[9]                                                                                                      ; 0                 ; 7       ;
+---------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                   ;
+------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                 ; Location           ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Clock                                                ; PIN_N20            ; 360     ; Clock        ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; Reset                                                ; PIN_M21            ; 323     ; Async. clear ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~0  ; LCCOMB_X19_Y16_N0  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~1  ; LCCOMB_X19_Y16_N28 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~10 ; LCCOMB_X19_Y16_N30 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~11 ; LCCOMB_X19_Y19_N30 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~12 ; LCCOMB_X19_Y16_N2  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~13 ; LCCOMB_X19_Y19_N22 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~14 ; LCCOMB_X19_Y19_N28 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~2  ; LCCOMB_X19_Y19_N20 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~3  ; LCCOMB_X19_Y16_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~4  ; LCCOMB_X19_Y19_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~5  ; LCCOMB_X19_Y19_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~6  ; LCCOMB_X31_Y17_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~7  ; LCCOMB_X31_Y17_N14 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~8  ; LCCOMB_X31_Y17_N8  ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~9  ; LCCOMB_X31_Y17_N12 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; controlUnit:inst19|alu_op[1]~1                       ; LCCOMB_X22_Y13_N6  ; 2       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; controlUnit:inst19|ir_enable                         ; LCFF_X22_Y13_N25   ; 20      ; Clock enable ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------+--------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                      ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+----------------------+------------------+---------------------------+
; Clock ; PIN_N20  ; 360     ; Global Clock         ; GCLK3            ; --                        ;
; Reset ; PIN_M21  ; 323     ; Global Clock         ; GCLK1            ; --                        ;
+-------+----------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------+---------+
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~113 ; 84      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~125 ; 81      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~109 ; 76      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~117 ; 73      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~105 ; 71      ;
; controlUnit:inst19|stage~0                                                                                               ; 69      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~101 ; 68      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~97  ; 68      ;
; IR:inst18|output[6]                                                                                                      ; 64      ;
; IR:inst18|output[7]                                                                                                      ; 64      ;
; IR:inst18|output[2]                                                                                                      ; 64      ;
; IR:inst18|output[3]                                                                                                      ; 64      ;
; Reset                                                                                                                    ; 63      ;
; controlUnit:inst19|stage[31]                                                                                             ; 63      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~93  ; 63      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~121 ; 62      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~89  ; 62      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~85  ; 59      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~129 ; 57      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~81  ; 57      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~77  ; 52      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~73  ; 50      ;
; controlUnit:inst19|b_inv                                                                                                 ; 48      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~69   ; 48      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~65   ; 46      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~61   ; 43      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~57   ; 39      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~53   ; 37      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~49   ; 34      ;
; IR:inst18|output[5]                                                                                                      ; 32      ;
; IR:inst18|output[1]                                                                                                      ; 32      ;
; controlUnit:inst19|Equal0~6                                                                                              ; 32      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~45   ; 32      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~37  ; 30      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~41  ; 29      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~29  ; 21      ;
; controlUnit:inst19|ir_enable                                                                                             ; 20      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~33  ; 20      ;
; controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~25  ; 17      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~14                                                                     ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~13                                                                     ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~12                                                                     ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~11                                                                     ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~10                                                                     ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~9                                                                      ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~8                                                                      ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~7                                                                      ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~6                                                                      ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~5                                                                      ; 16      ;
; SixteenRegisterFile:inst4|decoder16:Decoder|Mux14~4                                                                      ; 16      ;
+--------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------+
; Interconnect Usage Summary                                         ;
+-------------------------------------------+------------------------+
; Interconnect Resource Type                ; Usage                  ;
+-------------------------------------------+------------------------+
; Block interconnects                       ; 3,521 / 51,960 ( 7 % ) ;
; C16 interconnects                         ; 33 / 1,680 ( 2 % )     ;
; C4 interconnects                          ; 2,064 / 38,400 ( 5 % ) ;
; DPA clocks                                ; 0 / 4 ( 0 % )          ;
; DQS bus muxes                             ; 0 / 18 ( 0 % )         ;
; DQS-18 I/O buses                          ; 0 / 4 ( 0 % )          ;
; DQS-4 I/O buses                           ; 0 / 18 ( 0 % )         ;
; DQS-9 I/O buses                           ; 0 / 8 ( 0 % )          ;
; Differential I/O clocks                   ; 0 / 32 ( 0 % )         ;
; Direct links                              ; 403 / 51,960 ( < 1 % ) ;
; Global clocks                             ; 2 / 16 ( 13 % )        ;
; Local interconnects                       ; 544 / 12,480 ( 4 % )   ;
; NDQS bus muxes                            ; 0 / 18 ( 0 % )         ;
; NDQS-18 I/O buses                         ; 0 / 4 ( 0 % )          ;
; NDQS-4 I/O buses                          ; 0 / 18 ( 0 % )         ;
; NDQS-9 I/O buses                          ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver load enables  ; 0 / 8 ( 0 % )          ;
; PLL transmitter or receiver synch. clocks ; 0 / 8 ( 0 % )          ;
; R24 interconnects                         ; 14 / 1,664 ( < 1 % )   ;
; R24/C16 interconnect drivers              ; 27 / 4,160 ( < 1 % )   ;
; R4 interconnects                          ; 2,607 / 59,488 ( 4 % ) ;
; Regional clocks                           ; 0 / 32 ( 0 % )         ;
+-------------------------------------------+------------------------+


+------------------------------------------------------------------+
; LAB Logic Elements                                               ;
+----------------------------------+-------------------------------+
; Number of ALMs  (Average = 7.41) ; Number of LABs  (Total = 140) ;
+----------------------------------+-------------------------------+
; 1                                ; 6                             ;
; 2                                ; 4                             ;
; 3                                ; 0                             ;
; 4                                ; 1                             ;
; 5                                ; 2                             ;
; 6                                ; 1                             ;
; 7                                ; 4                             ;
; 8                                ; 122                           ;
+----------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.63) ; Number of LABs  (Total = 140) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 30                            ;
; 1 Clock                            ; 32                            ;
; 1 Clock enable                     ; 5                             ;
; 2 Clock enables                    ; 8                             ;
; 3 Clock enables                    ; 13                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 10.47) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 19                            ;
; 1                                            ; 8                             ;
; 2                                            ; 8                             ;
; 3                                            ; 4                             ;
; 4                                            ; 6                             ;
; 5                                            ; 5                             ;
; 6                                            ; 3                             ;
; 7                                            ; 6                             ;
; 8                                            ; 9                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 0                             ;
; 13                                           ; 1                             ;
; 14                                           ; 3                             ;
; 15                                           ; 7                             ;
; 16                                           ; 36                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 1                             ;
; 20                                           ; 2                             ;
; 21                                           ; 1                             ;
; 22                                           ; 4                             ;
; 23                                           ; 0                             ;
; 24                                           ; 10                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 8.23) ; Number of LABs  (Total = 140) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 19                            ;
; 1                                               ; 12                            ;
; 2                                               ; 6                             ;
; 3                                               ; 7                             ;
; 4                                               ; 7                             ;
; 5                                               ; 4                             ;
; 6                                               ; 5                             ;
; 7                                               ; 8                             ;
; 8                                               ; 5                             ;
; 9                                               ; 3                             ;
; 10                                              ; 6                             ;
; 11                                              ; 1                             ;
; 12                                              ; 9                             ;
; 13                                              ; 5                             ;
; 14                                              ; 13                            ;
; 15                                              ; 17                            ;
; 16                                              ; 10                            ;
; 17                                              ; 0                             ;
; 18                                              ; 0                             ;
; 19                                              ; 1                             ;
; 20                                              ; 0                             ;
; 21                                              ; 0                             ;
; 22                                              ; 1                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.65) ; Number of LABs  (Total = 140) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 4                             ;
; 3                                            ; 2                             ;
; 4                                            ; 3                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 0                             ;
; 8                                            ; 1                             ;
; 9                                            ; 2                             ;
; 10                                           ; 0                             ;
; 11                                           ; 2                             ;
; 12                                           ; 0                             ;
; 13                                           ; 0                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 3                             ;
; 17                                           ; 4                             ;
; 18                                           ; 8                             ;
; 19                                           ; 6                             ;
; 20                                           ; 11                            ;
; 21                                           ; 11                            ;
; 22                                           ; 7                             ;
; 23                                           ; 9                             ;
; 24                                           ; 9                             ;
; 25                                           ; 8                             ;
; 26                                           ; 5                             ;
; 27                                           ; 3                             ;
; 28                                           ; 6                             ;
; 29                                           ; 4                             ;
; 30                                           ; 1                             ;
; 31                                           ; 5                             ;
; 32                                           ; 11                            ;
; 33                                           ; 6                             ;
; 34                                           ; 2                             ;
; 35                                           ; 3                             ;
; 36                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 31    ;
; Number of I/O Rules Passed       ; 4     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 27    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                          ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                                ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                         ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                         ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O  ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                         ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks            ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks            ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks                   ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks                   ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O       ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O       ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O       ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O       ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O       ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O       ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; No PCI I/O assignments found.                                            ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O       ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O       ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O       ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O       ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O       ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000032 ; I/O Properties Checks for Multiple I/Os ; I/O registers and SERDES should not be used at the same XY location.                                 ; Critical ; No I/O Registers or Differential I/O Standard assignments found.         ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks                 ; Current density for consecutive I/Os should not exceed 250mA for row I/Os and 250mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks              ; Single-ended outputs should be 1 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000037 ; SI Related Distance Checks              ; Single-ended I/O and differential I/O should not coexist in a PLL output I/O bank.                   ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000038 ; SI Related SSO Limit Checks             ; Single-ended outputs and High-speed LVDS should not coexist in an I/O bank.                          ; High     ; No High-speed LVDS found.                                                ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks             ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Inapplicable ; IO_000040 ; SI Related SSO Limit Checks             ; The total drive strength of single ended outputs in a DPA bank should not exceed 120mA.              ; High     ; No DPA found.                                                            ; I/O  ;                   ;
+--------------+-----------+-----------------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000032    ; IO_000033 ; IO_000034    ; IO_000037    ; IO_000038    ; IO_000042    ; IO_000040    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+
; Total Pass         ; 0            ; 0            ; 0            ; 0            ; 0            ; 46        ; 0            ; 0            ; 46        ; 46        ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 46        ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable ; 46           ; 46           ; 46           ; 46           ; 46           ; 0         ; 46           ; 46           ; 0         ; 0         ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 46           ; 0         ; 46           ; 46           ; 46           ; 46           ; 46           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ;
; N                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[19]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[18]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[17]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[16]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[15]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[15]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; RZout[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; C                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; V                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Z                  ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Reset              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Clock              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[20]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[21]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[23]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[22]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[14]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[13]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[12]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[3]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[2]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[1]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[0]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[7]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[6]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[5]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[4]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[10]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[8]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[11]    ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; Instruction[9]     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Passive Serial           ;
; Error detection CRC                          ; Off                      ;
; Configuration Voltage Level                  ; Auto                     ;
; Force Configuration Voltage Level            ; Off                      ;
; nWS, nRS, nCS, CS                            ; Unreserved               ;
; RDYnBUSY                                     ; Unreserved               ;
; Data[7..1]                                   ; Unreserved               ;
; Data[0]                                      ; As input tri-stated      ;
; ASDO,nCSO                                    ; Unreserved               ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Mar 19 18:42:37 2014
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Part2 -c Part2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Automatically selected device EP2S15F484C3 for design Part2
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2S30F484C3 is compatible
    Info: Device EP2S60F484C3 is compatible
    Info: Device EP2S60F484C3ES is compatible
Info: Fitter converted 1 user pins into dedicated programming pins
    Info: Pin ~DATA0~ is reserved at location E13
Critical Warning: No exact pin location assignment(s) for 46 pins of 46 total pins
    Info: Pin N not assigned to an exact location on the device
    Info: Pin Instruction[19] not assigned to an exact location on the device
    Info: Pin Instruction[18] not assigned to an exact location on the device
    Info: Pin Instruction[17] not assigned to an exact location on the device
    Info: Pin Instruction[16] not assigned to an exact location on the device
    Info: Pin Instruction[15] not assigned to an exact location on the device
    Info: Pin RZout[15] not assigned to an exact location on the device
    Info: Pin RZout[14] not assigned to an exact location on the device
    Info: Pin RZout[13] not assigned to an exact location on the device
    Info: Pin RZout[12] not assigned to an exact location on the device
    Info: Pin RZout[11] not assigned to an exact location on the device
    Info: Pin RZout[10] not assigned to an exact location on the device
    Info: Pin RZout[9] not assigned to an exact location on the device
    Info: Pin RZout[8] not assigned to an exact location on the device
    Info: Pin RZout[7] not assigned to an exact location on the device
    Info: Pin RZout[6] not assigned to an exact location on the device
    Info: Pin RZout[5] not assigned to an exact location on the device
    Info: Pin RZout[4] not assigned to an exact location on the device
    Info: Pin RZout[3] not assigned to an exact location on the device
    Info: Pin RZout[2] not assigned to an exact location on the device
    Info: Pin RZout[1] not assigned to an exact location on the device
    Info: Pin RZout[0] not assigned to an exact location on the device
    Info: Pin C not assigned to an exact location on the device
    Info: Pin V not assigned to an exact location on the device
    Info: Pin Z not assigned to an exact location on the device
    Info: Pin Reset not assigned to an exact location on the device
    Info: Pin Clock not assigned to an exact location on the device
    Info: Pin Instruction[20] not assigned to an exact location on the device
    Info: Pin Instruction[21] not assigned to an exact location on the device
    Info: Pin Instruction[23] not assigned to an exact location on the device
    Info: Pin Instruction[22] not assigned to an exact location on the device
    Info: Pin Instruction[14] not assigned to an exact location on the device
    Info: Pin Instruction[13] not assigned to an exact location on the device
    Info: Pin Instruction[12] not assigned to an exact location on the device
    Info: Pin Instruction[3] not assigned to an exact location on the device
    Info: Pin Instruction[2] not assigned to an exact location on the device
    Info: Pin Instruction[1] not assigned to an exact location on the device
    Info: Pin Instruction[0] not assigned to an exact location on the device
    Info: Pin Instruction[7] not assigned to an exact location on the device
    Info: Pin Instruction[6] not assigned to an exact location on the device
    Info: Pin Instruction[5] not assigned to an exact location on the device
    Info: Pin Instruction[4] not assigned to an exact location on the device
    Info: Pin Instruction[10] not assigned to an exact location on the device
    Info: Pin Instruction[8] not assigned to an exact location on the device
    Info: Pin Instruction[11] not assigned to an exact location on the device
    Info: Pin Instruction[9] not assigned to an exact location on the device
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node Clock (placed in PIN N20 (CLK3p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node Reset (placed in PIN M21 (CLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node controlUnit:inst19|Add0~1
        Info: Destination node controlUnit:inst19|Add0~5
        Info: Destination node controlUnit:inst19|Add0~9
        Info: Destination node controlUnit:inst19|Add0~13
        Info: Destination node controlUnit:inst19|Add0~17
        Info: Destination node controlUnit:inst19|Add0~21
        Info: Destination node controlUnit:inst19|Add0~25
        Info: Destination node controlUnit:inst19|Add0~29
        Info: Destination node controlUnit:inst19|Add0~33
        Info: Destination node controlUnit:inst19|Add0~37
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 24 input, 20 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available
        Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  43 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available
        Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available
        Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
        Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is register to register delay of 86.321 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y14; Fanout = 123; REG Node = 'controlUnit:inst19|stage[31]'
    Info: 2: + IC(0.639 ns) + CELL(0.516 ns) = 1.155 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~2'
    Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 1.190 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~6'
    Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 1.225 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~10'
    Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 1.260 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~14'
    Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 1.295 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~18'
    Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 1.330 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~22'
    Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 1.365 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~26'
    Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 1.400 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~30'
    Info: 10: + IC(0.088 ns) + CELL(0.035 ns) = 1.523 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~34'
    Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 1.558 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~38'
    Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 1.593 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~42'
    Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 1.628 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~46'
    Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 1.663 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~50'
    Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 1.698 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~54'
    Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 1.733 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~58'
    Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 1.768 ns; Loc. = LAB_X21_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~62'
    Info: 18: + IC(0.132 ns) + CELL(0.035 ns) = 1.935 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~66'
    Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 1.970 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~70'
    Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 2.005 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~74'
    Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 2.040 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~78'
    Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 2.075 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~82'
    Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 2.110 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~86'
    Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 2.145 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~90'
    Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 2.180 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~94'
    Info: 26: + IC(0.088 ns) + CELL(0.035 ns) = 2.303 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~98'
    Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 2.338 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~102'
    Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 2.373 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~106'
    Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 2.408 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~110'
    Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 2.443 ns; Loc. = LAB_X21_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~114'
    Info: 31: + IC(0.000 ns) + CELL(0.125 ns) = 2.568 ns; Loc. = LAB_X21_Y14; Fanout = 6; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|lpm_abs_2t9:my_abs_num|op_1~117'
    Info: 32: + IC(1.039 ns) + CELL(0.350 ns) = 3.957 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_13~2'
    Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 3.992 ns; Loc. = LAB_X25_Y19; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_13~6'
    Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 4.027 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_13~10'
    Info: 35: + IC(0.000 ns) + CELL(0.125 ns) = 4.152 ns; Loc. = LAB_X25_Y19; Fanout = 10; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_13~13'
    Info: 36: + IC(0.044 ns) + CELL(0.357 ns) = 4.553 ns; Loc. = LAB_X25_Y19; Fanout = 5; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[66]~0'
    Info: 37: + IC(0.263 ns) + CELL(0.516 ns) = 5.332 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~14'
    Info: 38: + IC(0.000 ns) + CELL(0.125 ns) = 5.457 ns; Loc. = LAB_X25_Y19; Fanout = 14; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_24~17'
    Info: 39: + IC(0.044 ns) + CELL(0.357 ns) = 5.858 ns; Loc. = LAB_X25_Y19; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[97]~5'
    Info: 40: + IC(0.223 ns) + CELL(0.350 ns) = 6.431 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~10'
    Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 6.466 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~14'
    Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 6.501 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~18'
    Info: 43: + IC(0.000 ns) + CELL(0.125 ns) = 6.626 ns; Loc. = LAB_X26_Y19; Fanout = 18; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_27~21'
    Info: 44: + IC(0.138 ns) + CELL(0.357 ns) = 7.121 ns; Loc. = LAB_X27_Y19; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[131]~8'
    Info: 45: + IC(0.223 ns) + CELL(0.350 ns) = 7.694 ns; Loc. = LAB_X26_Y19; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~18'
    Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 7.729 ns; Loc. = LAB_X26_Y19; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~22'
    Info: 47: + IC(0.000 ns) + CELL(0.125 ns) = 7.854 ns; Loc. = LAB_X26_Y19; Fanout = 21; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_28~25'
    Info: 48: + IC(0.620 ns) + CELL(0.154 ns) = 8.628 ns; Loc. = LAB_X26_Y18; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[161]~20'
    Info: 49: + IC(0.223 ns) + CELL(0.350 ns) = 9.201 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~10'
    Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 9.236 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~14'
    Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 9.271 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~18'
    Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 9.306 ns; Loc. = LAB_X27_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~22'
    Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 9.341 ns; Loc. = LAB_X27_Y18; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~26'
    Info: 54: + IC(0.000 ns) + CELL(0.125 ns) = 9.466 ns; Loc. = LAB_X27_Y18; Fanout = 25; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_29~29'
    Info: 55: + IC(0.417 ns) + CELL(0.357 ns) = 10.240 ns; Loc. = LAB_X27_Y19; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[197]~23'
    Info: 56: + IC(0.554 ns) + CELL(0.350 ns) = 11.144 ns; Loc. = LAB_X27_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~26'
    Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 11.179 ns; Loc. = LAB_X27_Y15; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~30'
    Info: 58: + IC(0.061 ns) + CELL(0.125 ns) = 11.365 ns; Loc. = LAB_X27_Y15; Fanout = 25; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_30~33'
    Info: 59: + IC(0.044 ns) + CELL(0.357 ns) = 11.766 ns; Loc. = LAB_X27_Y15; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[225]~41'
    Info: 60: + IC(0.223 ns) + CELL(0.350 ns) = 12.339 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~10'
    Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 12.374 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~14'
    Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 12.409 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~18'
    Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 12.444 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~22'
    Info: 64: + IC(0.000 ns) + CELL(0.035 ns) = 12.479 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~26'
    Info: 65: + IC(0.000 ns) + CELL(0.035 ns) = 12.514 ns; Loc. = LAB_X26_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~30'
    Info: 66: + IC(0.088 ns) + CELL(0.035 ns) = 12.637 ns; Loc. = LAB_X26_Y15; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~34'
    Info: 67: + IC(0.000 ns) + CELL(0.125 ns) = 12.762 ns; Loc. = LAB_X26_Y15; Fanout = 39; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_31~37'
    Info: 68: + IC(0.696 ns) + CELL(0.357 ns) = 13.815 ns; Loc. = LAB_X22_Y19; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[263]~43'
    Info: 69: + IC(0.949 ns) + CELL(0.436 ns) = 15.200 ns; Loc. = LAB_X26_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~34'
    Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 15.235 ns; Loc. = LAB_X26_Y18; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~38'
    Info: 71: + IC(0.000 ns) + CELL(0.125 ns) = 15.360 ns; Loc. = LAB_X26_Y18; Fanout = 35; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_32~41'
    Info: 72: + IC(0.444 ns) + CELL(0.357 ns) = 16.161 ns; Loc. = LAB_X27_Y16; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[291]~65'
    Info: 73: + IC(0.728 ns) + CELL(0.350 ns) = 17.239 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~18'
    Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 17.274 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~22'
    Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 17.309 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~26'
    Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 17.344 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~30'
    Info: 77: + IC(0.061 ns) + CELL(0.035 ns) = 17.440 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~34'
    Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 17.475 ns; Loc. = LAB_X25_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~38'
    Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 17.510 ns; Loc. = LAB_X25_Y18; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~42'
    Info: 80: + IC(0.000 ns) + CELL(0.125 ns) = 17.635 ns; Loc. = LAB_X25_Y18; Fanout = 38; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_3~45'
    Info: 81: + IC(0.757 ns) + CELL(0.272 ns) = 18.664 ns; Loc. = LAB_X21_Y16; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[323]~82'
    Info: 82: + IC(0.731 ns) + CELL(0.350 ns) = 19.745 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~18'
    Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 19.780 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~22'
    Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 19.815 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~26'
    Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 19.850 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~30'
    Info: 86: + IC(0.088 ns) + CELL(0.035 ns) = 19.973 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~34'
    Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 20.008 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~38'
    Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 20.043 ns; Loc. = LAB_X26_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~42'
    Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 20.078 ns; Loc. = LAB_X26_Y17; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~46'
    Info: 90: + IC(0.000 ns) + CELL(0.125 ns) = 20.203 ns; Loc. = LAB_X26_Y17; Fanout = 41; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_4~49'
    Info: 91: + IC(0.551 ns) + CELL(0.154 ns) = 20.908 ns; Loc. = LAB_X26_Y17; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[353]~104'
    Info: 92: + IC(0.502 ns) + CELL(0.350 ns) = 21.760 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~10'
    Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 21.795 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~14'
    Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 21.830 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~18'
    Info: 95: + IC(0.000 ns) + CELL(0.035 ns) = 21.865 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~22'
    Info: 96: + IC(0.000 ns) + CELL(0.035 ns) = 21.900 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~26'
    Info: 97: + IC(0.000 ns) + CELL(0.035 ns) = 21.935 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~30'
    Info: 98: + IC(0.088 ns) + CELL(0.035 ns) = 22.058 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~34'
    Info: 99: + IC(0.000 ns) + CELL(0.035 ns) = 22.093 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~38'
    Info: 100: + IC(0.000 ns) + CELL(0.035 ns) = 22.128 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~42'
    Info: 101: + IC(0.000 ns) + CELL(0.035 ns) = 22.163 ns; Loc. = LAB_X26_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~46'
    Info: 102: + IC(0.000 ns) + CELL(0.035 ns) = 22.198 ns; Loc. = LAB_X26_Y16; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~50'
    Info: 103: + IC(0.000 ns) + CELL(0.125 ns) = 22.323 ns; Loc. = LAB_X26_Y16; Fanout = 44; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_5~53'
    Info: 104: + IC(0.881 ns) + CELL(0.154 ns) = 23.358 ns; Loc. = LAB_X22_Y19; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[395]~106'
    Info: 105: + IC(0.734 ns) + CELL(0.350 ns) = 24.442 ns; Loc. = LAB_X25_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~50'
    Info: 106: + IC(0.000 ns) + CELL(0.035 ns) = 24.477 ns; Loc. = LAB_X25_Y16; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~54'
    Info: 107: + IC(0.000 ns) + CELL(0.125 ns) = 24.602 ns; Loc. = LAB_X25_Y16; Fanout = 47; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_6~57'
    Info: 108: + IC(0.444 ns) + CELL(0.357 ns) = 25.403 ns; Loc. = LAB_X25_Y14; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[425]~134'
    Info: 109: + IC(0.728 ns) + CELL(0.350 ns) = 26.481 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~42'
    Info: 110: + IC(0.000 ns) + CELL(0.035 ns) = 26.516 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~46'
    Info: 111: + IC(0.000 ns) + CELL(0.035 ns) = 26.551 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~50'
    Info: 112: + IC(0.000 ns) + CELL(0.035 ns) = 26.586 ns; Loc. = LAB_X22_Y16; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~54'
    Info: 113: + IC(0.000 ns) + CELL(0.035 ns) = 26.621 ns; Loc. = LAB_X22_Y16; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~58'
    Info: 114: + IC(0.000 ns) + CELL(0.125 ns) = 26.746 ns; Loc. = LAB_X22_Y16; Fanout = 51; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_7~61'
    Info: 115: + IC(0.451 ns) + CELL(0.357 ns) = 27.554 ns; Loc. = LAB_X22_Y19; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[449]~169'
    Info: 116: + IC(0.502 ns) + CELL(0.350 ns) = 28.406 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~10'
    Info: 117: + IC(0.000 ns) + CELL(0.035 ns) = 28.441 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~14'
    Info: 118: + IC(0.000 ns) + CELL(0.035 ns) = 28.476 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~18'
    Info: 119: + IC(0.000 ns) + CELL(0.035 ns) = 28.511 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~22'
    Info: 120: + IC(0.000 ns) + CELL(0.035 ns) = 28.546 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~26'
    Info: 121: + IC(0.000 ns) + CELL(0.035 ns) = 28.581 ns; Loc. = LAB_X22_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~30'
    Info: 122: + IC(0.165 ns) + CELL(0.035 ns) = 28.781 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~34'
    Info: 123: + IC(0.000 ns) + CELL(0.035 ns) = 28.816 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~38'
    Info: 124: + IC(0.000 ns) + CELL(0.035 ns) = 28.851 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~42'
    Info: 125: + IC(0.000 ns) + CELL(0.035 ns) = 28.886 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~46'
    Info: 126: + IC(0.000 ns) + CELL(0.035 ns) = 28.921 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~50'
    Info: 127: + IC(0.000 ns) + CELL(0.035 ns) = 28.956 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~54'
    Info: 128: + IC(0.000 ns) + CELL(0.035 ns) = 28.991 ns; Loc. = LAB_X22_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~58'
    Info: 129: + IC(0.000 ns) + CELL(0.035 ns) = 29.026 ns; Loc. = LAB_X22_Y17; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~62'
    Info: 130: + IC(0.061 ns) + CELL(0.125 ns) = 29.212 ns; Loc. = LAB_X22_Y17; Fanout = 55; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_8~65'
    Info: 131: + IC(0.417 ns) + CELL(0.357 ns) = 29.986 ns; Loc. = LAB_X22_Y18; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[487]~186'
    Info: 132: + IC(0.502 ns) + CELL(0.350 ns) = 30.838 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~34'
    Info: 133: + IC(0.000 ns) + CELL(0.035 ns) = 30.873 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~38'
    Info: 134: + IC(0.000 ns) + CELL(0.035 ns) = 30.908 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~42'
    Info: 135: + IC(0.000 ns) + CELL(0.035 ns) = 30.943 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~46'
    Info: 136: + IC(0.000 ns) + CELL(0.035 ns) = 30.978 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~50'
    Info: 137: + IC(0.000 ns) + CELL(0.035 ns) = 31.013 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~54'
    Info: 138: + IC(0.000 ns) + CELL(0.035 ns) = 31.048 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~58'
    Info: 139: + IC(0.000 ns) + CELL(0.035 ns) = 31.083 ns; Loc. = LAB_X21_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~62'
    Info: 140: + IC(0.088 ns) + CELL(0.035 ns) = 31.206 ns; Loc. = LAB_X21_Y17; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~66'
    Info: 141: + IC(0.000 ns) + CELL(0.125 ns) = 31.331 ns; Loc. = LAB_X21_Y17; Fanout = 56; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_9~69'
    Info: 142: + IC(0.616 ns) + CELL(0.357 ns) = 32.304 ns; Loc. = LAB_X19_Y18; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[513]~220'
    Info: 143: + IC(0.129 ns) + CELL(0.350 ns) = 32.783 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~10'
    Info: 144: + IC(0.000 ns) + CELL(0.035 ns) = 32.818 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~14'
    Info: 145: + IC(0.000 ns) + CELL(0.035 ns) = 32.853 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~18'
    Info: 146: + IC(0.000 ns) + CELL(0.035 ns) = 32.888 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~22'
    Info: 147: + IC(0.000 ns) + CELL(0.035 ns) = 32.923 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~26'
    Info: 148: + IC(0.000 ns) + CELL(0.035 ns) = 32.958 ns; Loc. = LAB_X19_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~30'
    Info: 149: + IC(0.165 ns) + CELL(0.035 ns) = 33.158 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~34'
    Info: 150: + IC(0.000 ns) + CELL(0.035 ns) = 33.193 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~38'
    Info: 151: + IC(0.000 ns) + CELL(0.035 ns) = 33.228 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~42'
    Info: 152: + IC(0.000 ns) + CELL(0.035 ns) = 33.263 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~46'
    Info: 153: + IC(0.000 ns) + CELL(0.035 ns) = 33.298 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~50'
    Info: 154: + IC(0.000 ns) + CELL(0.035 ns) = 33.333 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~54'
    Info: 155: + IC(0.000 ns) + CELL(0.035 ns) = 33.368 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~58'
    Info: 156: + IC(0.000 ns) + CELL(0.035 ns) = 33.403 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~62'
    Info: 157: + IC(0.061 ns) + CELL(0.035 ns) = 33.499 ns; Loc. = LAB_X19_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~66'
    Info: 158: + IC(0.000 ns) + CELL(0.035 ns) = 33.534 ns; Loc. = LAB_X19_Y17; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~70'
    Info: 159: + IC(0.000 ns) + CELL(0.125 ns) = 33.659 ns; Loc. = LAB_X19_Y17; Fanout = 60; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_10~73'
    Info: 160: + IC(0.733 ns) + CELL(0.357 ns) = 34.749 ns; Loc. = LAB_X18_Y18; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[547]~248'
    Info: 161: + IC(0.129 ns) + CELL(0.350 ns) = 35.228 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~18'
    Info: 162: + IC(0.000 ns) + CELL(0.035 ns) = 35.263 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~22'
    Info: 163: + IC(0.000 ns) + CELL(0.035 ns) = 35.298 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~26'
    Info: 164: + IC(0.000 ns) + CELL(0.035 ns) = 35.333 ns; Loc. = LAB_X18_Y18; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~30'
    Info: 165: + IC(0.132 ns) + CELL(0.035 ns) = 35.500 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~34'
    Info: 166: + IC(0.000 ns) + CELL(0.035 ns) = 35.535 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~38'
    Info: 167: + IC(0.000 ns) + CELL(0.035 ns) = 35.570 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~42'
    Info: 168: + IC(0.000 ns) + CELL(0.035 ns) = 35.605 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~46'
    Info: 169: + IC(0.000 ns) + CELL(0.035 ns) = 35.640 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~50'
    Info: 170: + IC(0.000 ns) + CELL(0.035 ns) = 35.675 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~54'
    Info: 171: + IC(0.000 ns) + CELL(0.035 ns) = 35.710 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~58'
    Info: 172: + IC(0.000 ns) + CELL(0.035 ns) = 35.745 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~62'
    Info: 173: + IC(0.088 ns) + CELL(0.035 ns) = 35.868 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~66'
    Info: 174: + IC(0.000 ns) + CELL(0.035 ns) = 35.903 ns; Loc. = LAB_X18_Y17; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~70'
    Info: 175: + IC(0.000 ns) + CELL(0.035 ns) = 35.938 ns; Loc. = LAB_X18_Y17; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~74'
    Info: 176: + IC(0.000 ns) + CELL(0.125 ns) = 36.063 ns; Loc. = LAB_X18_Y17; Fanout = 62; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_11~77'
    Info: 177: + IC(0.721 ns) + CELL(0.357 ns) = 37.141 ns; Loc. = LAB_X18_Y18; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[577]~281'
    Info: 178: + IC(0.554 ns) + CELL(0.350 ns) = 38.045 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~10'
    Info: 179: + IC(0.000 ns) + CELL(0.035 ns) = 38.080 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~14'
    Info: 180: + IC(0.000 ns) + CELL(0.035 ns) = 38.115 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~18'
    Info: 181: + IC(0.000 ns) + CELL(0.035 ns) = 38.150 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~22'
    Info: 182: + IC(0.000 ns) + CELL(0.035 ns) = 38.185 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~26'
    Info: 183: + IC(0.000 ns) + CELL(0.035 ns) = 38.220 ns; Loc. = LAB_X19_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~30'
    Info: 184: + IC(0.165 ns) + CELL(0.035 ns) = 38.420 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~34'
    Info: 185: + IC(0.000 ns) + CELL(0.035 ns) = 38.455 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~38'
    Info: 186: + IC(0.000 ns) + CELL(0.035 ns) = 38.490 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~42'
    Info: 187: + IC(0.000 ns) + CELL(0.035 ns) = 38.525 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~46'
    Info: 188: + IC(0.000 ns) + CELL(0.035 ns) = 38.560 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~50'
    Info: 189: + IC(0.000 ns) + CELL(0.035 ns) = 38.595 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~54'
    Info: 190: + IC(0.000 ns) + CELL(0.035 ns) = 38.630 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~58'
    Info: 191: + IC(0.000 ns) + CELL(0.035 ns) = 38.665 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~62'
    Info: 192: + IC(0.061 ns) + CELL(0.035 ns) = 38.761 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~66'
    Info: 193: + IC(0.000 ns) + CELL(0.035 ns) = 38.796 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~70'
    Info: 194: + IC(0.000 ns) + CELL(0.035 ns) = 38.831 ns; Loc. = LAB_X19_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~74'
    Info: 195: + IC(0.000 ns) + CELL(0.035 ns) = 38.866 ns; Loc. = LAB_X19_Y13; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~78'
    Info: 196: + IC(0.000 ns) + CELL(0.125 ns) = 38.991 ns; Loc. = LAB_X19_Y13; Fanout = 68; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_12~81'
    Info: 197: + IC(0.936 ns) + CELL(0.154 ns) = 40.081 ns; Loc. = LAB_X19_Y14; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[609]~316'
    Info: 198: + IC(0.235 ns) + CELL(0.350 ns) = 40.666 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~10'
    Info: 199: + IC(0.000 ns) + CELL(0.035 ns) = 40.701 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~14'
    Info: 200: + IC(0.000 ns) + CELL(0.035 ns) = 40.736 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~18'
    Info: 201: + IC(0.000 ns) + CELL(0.035 ns) = 40.771 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~22'
    Info: 202: + IC(0.000 ns) + CELL(0.035 ns) = 40.806 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~26'
    Info: 203: + IC(0.000 ns) + CELL(0.035 ns) = 40.841 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~30'
    Info: 204: + IC(0.132 ns) + CELL(0.035 ns) = 41.008 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~34'
    Info: 205: + IC(0.000 ns) + CELL(0.035 ns) = 41.043 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~38'
    Info: 206: + IC(0.000 ns) + CELL(0.035 ns) = 41.078 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~42'
    Info: 207: + IC(0.000 ns) + CELL(0.035 ns) = 41.113 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~46'
    Info: 208: + IC(0.000 ns) + CELL(0.035 ns) = 41.148 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~50'
    Info: 209: + IC(0.000 ns) + CELL(0.035 ns) = 41.183 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~54'
    Info: 210: + IC(0.000 ns) + CELL(0.035 ns) = 41.218 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~58'
    Info: 211: + IC(0.000 ns) + CELL(0.035 ns) = 41.253 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~62'
    Info: 212: + IC(0.088 ns) + CELL(0.035 ns) = 41.376 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~66'
    Info: 213: + IC(0.000 ns) + CELL(0.035 ns) = 41.411 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~70'
    Info: 214: + IC(0.000 ns) + CELL(0.035 ns) = 41.446 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~74'
    Info: 215: + IC(0.000 ns) + CELL(0.035 ns) = 41.481 ns; Loc. = LAB_X18_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~78'
    Info: 216: + IC(0.000 ns) + CELL(0.035 ns) = 41.516 ns; Loc. = LAB_X18_Y13; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~82'
    Info: 217: + IC(0.000 ns) + CELL(0.125 ns) = 41.641 ns; Loc. = LAB_X18_Y13; Fanout = 70; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_14~85'
    Info: 218: + IC(1.139 ns) + CELL(0.154 ns) = 42.934 ns; Loc. = LAB_X21_Y18; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[651]~332'
    Info: 219: + IC(1.072 ns) + CELL(0.350 ns) = 44.356 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~50'
    Info: 220: + IC(0.000 ns) + CELL(0.035 ns) = 44.391 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~54'
    Info: 221: + IC(0.000 ns) + CELL(0.035 ns) = 44.426 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~58'
    Info: 222: + IC(0.000 ns) + CELL(0.035 ns) = 44.461 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~62'
    Info: 223: + IC(0.088 ns) + CELL(0.035 ns) = 44.584 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~66'
    Info: 224: + IC(0.000 ns) + CELL(0.035 ns) = 44.619 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~70'
    Info: 225: + IC(0.000 ns) + CELL(0.035 ns) = 44.654 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~74'
    Info: 226: + IC(0.000 ns) + CELL(0.035 ns) = 44.689 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~78'
    Info: 227: + IC(0.000 ns) + CELL(0.035 ns) = 44.724 ns; Loc. = LAB_X18_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~82'
    Info: 228: + IC(0.000 ns) + CELL(0.035 ns) = 44.759 ns; Loc. = LAB_X18_Y10; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~86'
    Info: 229: + IC(0.000 ns) + CELL(0.125 ns) = 44.884 ns; Loc. = LAB_X18_Y10; Fanout = 74; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_15~89'
    Info: 230: + IC(0.645 ns) + CELL(0.357 ns) = 45.886 ns; Loc. = LAB_X22_Y9; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[673]~385'
    Info: 231: + IC(0.701 ns) + CELL(0.350 ns) = 46.937 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~10'
    Info: 232: + IC(0.000 ns) + CELL(0.035 ns) = 46.972 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~14'
    Info: 233: + IC(0.000 ns) + CELL(0.035 ns) = 47.007 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~18'
    Info: 234: + IC(0.000 ns) + CELL(0.035 ns) = 47.042 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~22'
    Info: 235: + IC(0.000 ns) + CELL(0.035 ns) = 47.077 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~26'
    Info: 236: + IC(0.000 ns) + CELL(0.035 ns) = 47.112 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~30'
    Info: 237: + IC(0.061 ns) + CELL(0.035 ns) = 47.208 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~34'
    Info: 238: + IC(0.000 ns) + CELL(0.035 ns) = 47.243 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~38'
    Info: 239: + IC(0.000 ns) + CELL(0.035 ns) = 47.278 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~42'
    Info: 240: + IC(0.000 ns) + CELL(0.035 ns) = 47.313 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~46'
    Info: 241: + IC(0.000 ns) + CELL(0.035 ns) = 47.348 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~50'
    Info: 242: + IC(0.000 ns) + CELL(0.035 ns) = 47.383 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~54'
    Info: 243: + IC(0.000 ns) + CELL(0.035 ns) = 47.418 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~58'
    Info: 244: + IC(0.000 ns) + CELL(0.035 ns) = 47.453 ns; Loc. = LAB_X19_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~62'
    Info: 245: + IC(0.165 ns) + CELL(0.035 ns) = 47.653 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~66'
    Info: 246: + IC(0.000 ns) + CELL(0.035 ns) = 47.688 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~70'
    Info: 247: + IC(0.000 ns) + CELL(0.035 ns) = 47.723 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~74'
    Info: 248: + IC(0.000 ns) + CELL(0.035 ns) = 47.758 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~78'
    Info: 249: + IC(0.000 ns) + CELL(0.035 ns) = 47.793 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~82'
    Info: 250: + IC(0.000 ns) + CELL(0.035 ns) = 47.828 ns; Loc. = LAB_X19_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~86'
    Info: 251: + IC(0.000 ns) + CELL(0.035 ns) = 47.863 ns; Loc. = LAB_X19_Y9; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~90'
    Info: 252: + IC(0.000 ns) + CELL(0.125 ns) = 47.988 ns; Loc. = LAB_X19_Y9; Fanout = 75; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_16~93'
    Info: 253: + IC(1.256 ns) + CELL(0.357 ns) = 49.601 ns; Loc. = LAB_X21_Y18; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[717]~401'
    Info: 254: + IC(0.873 ns) + CELL(0.350 ns) = 50.824 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~58'
    Info: 255: + IC(0.000 ns) + CELL(0.035 ns) = 50.859 ns; Loc. = LAB_X22_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~62'
    Info: 256: + IC(0.165 ns) + CELL(0.035 ns) = 51.059 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~66'
    Info: 257: + IC(0.000 ns) + CELL(0.035 ns) = 51.094 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~70'
    Info: 258: + IC(0.000 ns) + CELL(0.035 ns) = 51.129 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~74'
    Info: 259: + IC(0.000 ns) + CELL(0.035 ns) = 51.164 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~78'
    Info: 260: + IC(0.000 ns) + CELL(0.035 ns) = 51.199 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~82'
    Info: 261: + IC(0.000 ns) + CELL(0.035 ns) = 51.234 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~86'
    Info: 262: + IC(0.000 ns) + CELL(0.035 ns) = 51.269 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~90'
    Info: 263: + IC(0.000 ns) + CELL(0.035 ns) = 51.304 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~94'
    Info: 264: + IC(0.061 ns) + CELL(0.125 ns) = 51.490 ns; Loc. = LAB_X22_Y9; Fanout = 81; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_17~97'
    Info: 265: + IC(0.846 ns) + CELL(0.154 ns) = 52.490 ns; Loc. = LAB_X19_Y11; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[745]~450'
    Info: 266: + IC(0.742 ns) + CELL(0.350 ns) = 53.582 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~42'
    Info: 267: + IC(0.000 ns) + CELL(0.035 ns) = 53.617 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~46'
    Info: 268: + IC(0.000 ns) + CELL(0.035 ns) = 53.652 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~50'
    Info: 269: + IC(0.000 ns) + CELL(0.035 ns) = 53.687 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~54'
    Info: 270: + IC(0.000 ns) + CELL(0.035 ns) = 53.722 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~58'
    Info: 271: + IC(0.000 ns) + CELL(0.035 ns) = 53.757 ns; Loc. = LAB_X23_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~62'
    Info: 272: + IC(0.132 ns) + CELL(0.035 ns) = 53.924 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~66'
    Info: 273: + IC(0.000 ns) + CELL(0.035 ns) = 53.959 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~70'
    Info: 274: + IC(0.000 ns) + CELL(0.035 ns) = 53.994 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~74'
    Info: 275: + IC(0.000 ns) + CELL(0.035 ns) = 54.029 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~78'
    Info: 276: + IC(0.000 ns) + CELL(0.035 ns) = 54.064 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~82'
    Info: 277: + IC(0.000 ns) + CELL(0.035 ns) = 54.099 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~86'
    Info: 278: + IC(0.000 ns) + CELL(0.035 ns) = 54.134 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~90'
    Info: 279: + IC(0.000 ns) + CELL(0.035 ns) = 54.169 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~94'
    Info: 280: + IC(0.088 ns) + CELL(0.035 ns) = 54.292 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~98'
    Info: 281: + IC(0.000 ns) + CELL(0.125 ns) = 54.417 ns; Loc. = LAB_X23_Y9; Fanout = 81; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_18~101'
    Info: 282: + IC(0.819 ns) + CELL(0.154 ns) = 55.390 ns; Loc. = LAB_X26_Y8; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[769]~502'
    Info: 283: + IC(0.529 ns) + CELL(0.350 ns) = 56.269 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~10'
    Info: 284: + IC(0.000 ns) + CELL(0.035 ns) = 56.304 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~14'
    Info: 285: + IC(0.000 ns) + CELL(0.035 ns) = 56.339 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~18'
    Info: 286: + IC(0.000 ns) + CELL(0.035 ns) = 56.374 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~22'
    Info: 287: + IC(0.000 ns) + CELL(0.035 ns) = 56.409 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~26'
    Info: 288: + IC(0.000 ns) + CELL(0.035 ns) = 56.444 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~30'
    Info: 289: + IC(0.088 ns) + CELL(0.035 ns) = 56.567 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~34'
    Info: 290: + IC(0.000 ns) + CELL(0.035 ns) = 56.602 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~38'
    Info: 291: + IC(0.000 ns) + CELL(0.035 ns) = 56.637 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~42'
    Info: 292: + IC(0.000 ns) + CELL(0.035 ns) = 56.672 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~46'
    Info: 293: + IC(0.000 ns) + CELL(0.035 ns) = 56.707 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~50'
    Info: 294: + IC(0.000 ns) + CELL(0.035 ns) = 56.742 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~54'
    Info: 295: + IC(0.000 ns) + CELL(0.035 ns) = 56.777 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~58'
    Info: 296: + IC(0.000 ns) + CELL(0.035 ns) = 56.812 ns; Loc. = LAB_X26_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~62'
    Info: 297: + IC(0.132 ns) + CELL(0.035 ns) = 56.979 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~66'
    Info: 298: + IC(0.000 ns) + CELL(0.035 ns) = 57.014 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~70'
    Info: 299: + IC(0.000 ns) + CELL(0.035 ns) = 57.049 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~74'
    Info: 300: + IC(0.000 ns) + CELL(0.035 ns) = 57.084 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~78'
    Info: 301: + IC(0.000 ns) + CELL(0.035 ns) = 57.119 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~82'
    Info: 302: + IC(0.000 ns) + CELL(0.035 ns) = 57.154 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~86'
    Info: 303: + IC(0.000 ns) + CELL(0.035 ns) = 57.189 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~90'
    Info: 304: + IC(0.000 ns) + CELL(0.035 ns) = 57.224 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~94'
    Info: 305: + IC(0.088 ns) + CELL(0.035 ns) = 57.347 ns; Loc. = LAB_X26_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~98'
    Info: 306: + IC(0.000 ns) + CELL(0.035 ns) = 57.382 ns; Loc. = LAB_X26_Y9; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~102'
    Info: 307: + IC(0.000 ns) + CELL(0.125 ns) = 57.507 ns; Loc. = LAB_X26_Y9; Fanout = 85; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_19~105'
    Info: 308: + IC(0.643 ns) + CELL(0.357 ns) = 58.507 ns; Loc. = LAB_X23_Y11; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[807]~539'
    Info: 309: + IC(0.757 ns) + CELL(0.350 ns) = 59.614 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~34'
    Info: 310: + IC(0.000 ns) + CELL(0.035 ns) = 59.649 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~38'
    Info: 311: + IC(0.000 ns) + CELL(0.035 ns) = 59.684 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~42'
    Info: 312: + IC(0.000 ns) + CELL(0.035 ns) = 59.719 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~46'
    Info: 313: + IC(0.000 ns) + CELL(0.035 ns) = 59.754 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~50'
    Info: 314: + IC(0.000 ns) + CELL(0.035 ns) = 59.789 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~54'
    Info: 315: + IC(0.000 ns) + CELL(0.035 ns) = 59.824 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~58'
    Info: 316: + IC(0.000 ns) + CELL(0.035 ns) = 59.859 ns; Loc. = LAB_X27_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~62'
    Info: 317: + IC(0.165 ns) + CELL(0.035 ns) = 60.059 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~66'
    Info: 318: + IC(0.000 ns) + CELL(0.035 ns) = 60.094 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~70'
    Info: 319: + IC(0.000 ns) + CELL(0.035 ns) = 60.129 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~74'
    Info: 320: + IC(0.000 ns) + CELL(0.035 ns) = 60.164 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~78'
    Info: 321: + IC(0.000 ns) + CELL(0.035 ns) = 60.199 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~82'
    Info: 322: + IC(0.000 ns) + CELL(0.035 ns) = 60.234 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~86'
    Info: 323: + IC(0.000 ns) + CELL(0.035 ns) = 60.269 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~90'
    Info: 324: + IC(0.000 ns) + CELL(0.035 ns) = 60.304 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~94'
    Info: 325: + IC(0.061 ns) + CELL(0.035 ns) = 60.400 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~98'
    Info: 326: + IC(0.000 ns) + CELL(0.035 ns) = 60.435 ns; Loc. = LAB_X27_Y8; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~102'
    Info: 327: + IC(0.000 ns) + CELL(0.035 ns) = 60.470 ns; Loc. = LAB_X27_Y8; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~106'
    Info: 328: + IC(0.000 ns) + CELL(0.125 ns) = 60.595 ns; Loc. = LAB_X27_Y8; Fanout = 90; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_20~109'
    Info: 329: + IC(0.819 ns) + CELL(0.154 ns) = 61.568 ns; Loc. = LAB_X29_Y9; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[843]~576'
    Info: 330: + IC(0.744 ns) + CELL(0.350 ns) = 62.662 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~50'
    Info: 331: + IC(0.000 ns) + CELL(0.035 ns) = 62.697 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~54'
    Info: 332: + IC(0.000 ns) + CELL(0.035 ns) = 62.732 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~58'
    Info: 333: + IC(0.000 ns) + CELL(0.035 ns) = 62.767 ns; Loc. = LAB_X26_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~62'
    Info: 334: + IC(0.132 ns) + CELL(0.035 ns) = 62.934 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~66'
    Info: 335: + IC(0.000 ns) + CELL(0.035 ns) = 62.969 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~70'
    Info: 336: + IC(0.000 ns) + CELL(0.035 ns) = 63.004 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~74'
    Info: 337: + IC(0.000 ns) + CELL(0.035 ns) = 63.039 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~78'
    Info: 338: + IC(0.000 ns) + CELL(0.035 ns) = 63.074 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~82'
    Info: 339: + IC(0.000 ns) + CELL(0.035 ns) = 63.109 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~86'
    Info: 340: + IC(0.000 ns) + CELL(0.035 ns) = 63.144 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~90'
    Info: 341: + IC(0.000 ns) + CELL(0.035 ns) = 63.179 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~94'
    Info: 342: + IC(0.088 ns) + CELL(0.035 ns) = 63.302 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~98'
    Info: 343: + IC(0.000 ns) + CELL(0.035 ns) = 63.337 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~102'
    Info: 344: + IC(0.000 ns) + CELL(0.035 ns) = 63.372 ns; Loc. = LAB_X26_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~106'
    Info: 345: + IC(0.000 ns) + CELL(0.035 ns) = 63.407 ns; Loc. = LAB_X26_Y11; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~110'
    Info: 346: + IC(0.000 ns) + CELL(0.125 ns) = 63.532 ns; Loc. = LAB_X26_Y11; Fanout = 99; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_21~113'
    Info: 347: + IC(0.417 ns) + CELL(0.357 ns) = 64.306 ns; Loc. = LAB_X27_Y12; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[867]~637'
    Info: 348: + IC(0.701 ns) + CELL(0.350 ns) = 65.357 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~18'
    Info: 349: + IC(0.000 ns) + CELL(0.035 ns) = 65.392 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~22'
    Info: 350: + IC(0.000 ns) + CELL(0.035 ns) = 65.427 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~26'
    Info: 351: + IC(0.000 ns) + CELL(0.035 ns) = 65.462 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~30'
    Info: 352: + IC(0.088 ns) + CELL(0.035 ns) = 65.585 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~34'
    Info: 353: + IC(0.000 ns) + CELL(0.035 ns) = 65.620 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~38'
    Info: 354: + IC(0.000 ns) + CELL(0.035 ns) = 65.655 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~42'
    Info: 355: + IC(0.000 ns) + CELL(0.035 ns) = 65.690 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~46'
    Info: 356: + IC(0.000 ns) + CELL(0.035 ns) = 65.725 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~50'
    Info: 357: + IC(0.000 ns) + CELL(0.035 ns) = 65.760 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~54'
    Info: 358: + IC(0.000 ns) + CELL(0.035 ns) = 65.795 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~58'
    Info: 359: + IC(0.000 ns) + CELL(0.035 ns) = 65.830 ns; Loc. = LAB_X29_Y11; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~62'
    Info: 360: + IC(0.132 ns) + CELL(0.035 ns) = 65.997 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~66'
    Info: 361: + IC(0.000 ns) + CELL(0.035 ns) = 66.032 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~70'
    Info: 362: + IC(0.000 ns) + CELL(0.035 ns) = 66.067 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~74'
    Info: 363: + IC(0.000 ns) + CELL(0.035 ns) = 66.102 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~78'
    Info: 364: + IC(0.000 ns) + CELL(0.035 ns) = 66.137 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~82'
    Info: 365: + IC(0.000 ns) + CELL(0.035 ns) = 66.172 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~86'
    Info: 366: + IC(0.000 ns) + CELL(0.035 ns) = 66.207 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~90'
    Info: 367: + IC(0.000 ns) + CELL(0.035 ns) = 66.242 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~94'
    Info: 368: + IC(0.088 ns) + CELL(0.035 ns) = 66.365 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~98'
    Info: 369: + IC(0.000 ns) + CELL(0.035 ns) = 66.400 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~102'
    Info: 370: + IC(0.000 ns) + CELL(0.035 ns) = 66.435 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~106'
    Info: 371: + IC(0.000 ns) + CELL(0.035 ns) = 66.470 ns; Loc. = LAB_X29_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~110'
    Info: 372: + IC(0.000 ns) + CELL(0.035 ns) = 66.505 ns; Loc. = LAB_X29_Y10; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~114'
    Info: 373: + IC(0.000 ns) + CELL(0.125 ns) = 66.630 ns; Loc. = LAB_X29_Y10; Fanout = 88; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_22~117'
    Info: 374: + IC(0.855 ns) + CELL(0.154 ns) = 67.639 ns; Loc. = LAB_X26_Y8; Fanout = 3; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[901]~675'
    Info: 375: + IC(0.757 ns) + CELL(0.350 ns) = 68.746 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~26'
    Info: 376: + IC(0.000 ns) + CELL(0.035 ns) = 68.781 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~30'
    Info: 377: + IC(0.061 ns) + CELL(0.035 ns) = 68.877 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~34'
    Info: 378: + IC(0.000 ns) + CELL(0.035 ns) = 68.912 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~38'
    Info: 379: + IC(0.000 ns) + CELL(0.035 ns) = 68.947 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~42'
    Info: 380: + IC(0.000 ns) + CELL(0.035 ns) = 68.982 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~46'
    Info: 381: + IC(0.000 ns) + CELL(0.035 ns) = 69.017 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~50'
    Info: 382: + IC(0.000 ns) + CELL(0.035 ns) = 69.052 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~54'
    Info: 383: + IC(0.000 ns) + CELL(0.035 ns) = 69.087 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~58'
    Info: 384: + IC(0.000 ns) + CELL(0.035 ns) = 69.122 ns; Loc. = LAB_X30_Y10; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~62'
    Info: 385: + IC(0.165 ns) + CELL(0.035 ns) = 69.322 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~66'
    Info: 386: + IC(0.000 ns) + CELL(0.035 ns) = 69.357 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~70'
    Info: 387: + IC(0.000 ns) + CELL(0.035 ns) = 69.392 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~74'
    Info: 388: + IC(0.000 ns) + CELL(0.035 ns) = 69.427 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~78'
    Info: 389: + IC(0.000 ns) + CELL(0.035 ns) = 69.462 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~82'
    Info: 390: + IC(0.000 ns) + CELL(0.035 ns) = 69.497 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~86'
    Info: 391: + IC(0.000 ns) + CELL(0.035 ns) = 69.532 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~90'
    Info: 392: + IC(0.000 ns) + CELL(0.035 ns) = 69.567 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~94'
    Info: 393: + IC(0.061 ns) + CELL(0.035 ns) = 69.663 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~98'
    Info: 394: + IC(0.000 ns) + CELL(0.035 ns) = 69.698 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~102'
    Info: 395: + IC(0.000 ns) + CELL(0.035 ns) = 69.733 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~106'
    Info: 396: + IC(0.000 ns) + CELL(0.035 ns) = 69.768 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~110'
    Info: 397: + IC(0.000 ns) + CELL(0.035 ns) = 69.803 ns; Loc. = LAB_X30_Y9; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~114'
    Info: 398: + IC(0.000 ns) + CELL(0.035 ns) = 69.838 ns; Loc. = LAB_X30_Y9; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~118'
    Info: 399: + IC(0.000 ns) + CELL(0.125 ns) = 69.963 ns; Loc. = LAB_X30_Y9; Fanout = 77; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_23~121'
    Info: 400: + IC(0.967 ns) + CELL(0.154 ns) = 71.084 ns; Loc. = LAB_X29_Y15; Fanout = 5; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[929]~725'
    Info: 401: + IC(0.710 ns) + CELL(0.350 ns) = 72.144 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~10'
    Info: 402: + IC(0.000 ns) + CELL(0.035 ns) = 72.179 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~14'
    Info: 403: + IC(0.000 ns) + CELL(0.035 ns) = 72.214 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~18'
    Info: 404: + IC(0.000 ns) + CELL(0.035 ns) = 72.249 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~22'
    Info: 405: + IC(0.000 ns) + CELL(0.035 ns) = 72.284 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~26'
    Info: 406: + IC(0.000 ns) + CELL(0.035 ns) = 72.319 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~30'
    Info: 407: + IC(0.088 ns) + CELL(0.035 ns) = 72.442 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~34'
    Info: 408: + IC(0.000 ns) + CELL(0.035 ns) = 72.477 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~38'
    Info: 409: + IC(0.000 ns) + CELL(0.035 ns) = 72.512 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~42'
    Info: 410: + IC(0.000 ns) + CELL(0.035 ns) = 72.547 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~46'
    Info: 411: + IC(0.000 ns) + CELL(0.035 ns) = 72.582 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~50'
    Info: 412: + IC(0.000 ns) + CELL(0.035 ns) = 72.617 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~54'
    Info: 413: + IC(0.000 ns) + CELL(0.035 ns) = 72.652 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~58'
    Info: 414: + IC(0.000 ns) + CELL(0.035 ns) = 72.687 ns; Loc. = LAB_X31_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~62'
    Info: 415: + IC(0.132 ns) + CELL(0.035 ns) = 72.854 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~66'
    Info: 416: + IC(0.000 ns) + CELL(0.035 ns) = 72.889 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~70'
    Info: 417: + IC(0.000 ns) + CELL(0.035 ns) = 72.924 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~74'
    Info: 418: + IC(0.000 ns) + CELL(0.035 ns) = 72.959 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~78'
    Info: 419: + IC(0.000 ns) + CELL(0.035 ns) = 72.994 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~82'
    Info: 420: + IC(0.000 ns) + CELL(0.035 ns) = 73.029 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~86'
    Info: 421: + IC(0.000 ns) + CELL(0.035 ns) = 73.064 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~90'
    Info: 422: + IC(0.000 ns) + CELL(0.035 ns) = 73.099 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~94'
    Info: 423: + IC(0.088 ns) + CELL(0.035 ns) = 73.222 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~98'
    Info: 424: + IC(0.000 ns) + CELL(0.035 ns) = 73.257 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~102'
    Info: 425: + IC(0.000 ns) + CELL(0.035 ns) = 73.292 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~106'
    Info: 426: + IC(0.000 ns) + CELL(0.035 ns) = 73.327 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~110'
    Info: 427: + IC(0.000 ns) + CELL(0.035 ns) = 73.362 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~114'
    Info: 428: + IC(0.000 ns) + CELL(0.035 ns) = 73.397 ns; Loc. = LAB_X31_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~118'
    Info: 429: + IC(0.000 ns) + CELL(0.035 ns) = 73.432 ns; Loc. = LAB_X31_Y13; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~122'
    Info: 430: + IC(0.000 ns) + CELL(0.125 ns) = 73.557 ns; Loc. = LAB_X31_Y13; Fanout = 109; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_25~125'
    Info: 431: + IC(0.889 ns) + CELL(0.357 ns) = 74.803 ns; Loc. = LAB_X25_Y9; Fanout = 5; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[970]~759'
    Info: 432: + IC(1.269 ns) + CELL(0.436 ns) = 76.508 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~46'
    Info: 433: + IC(0.000 ns) + CELL(0.035 ns) = 76.543 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~50'
    Info: 434: + IC(0.000 ns) + CELL(0.035 ns) = 76.578 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~54'
    Info: 435: + IC(0.000 ns) + CELL(0.035 ns) = 76.613 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~58'
    Info: 436: + IC(0.000 ns) + CELL(0.035 ns) = 76.648 ns; Loc. = LAB_X30_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~62'
    Info: 437: + IC(0.173 ns) + CELL(0.035 ns) = 76.856 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~66'
    Info: 438: + IC(0.000 ns) + CELL(0.035 ns) = 76.891 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~70'
    Info: 439: + IC(0.000 ns) + CELL(0.035 ns) = 76.926 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~74'
    Info: 440: + IC(0.000 ns) + CELL(0.035 ns) = 76.961 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~78'
    Info: 441: + IC(0.000 ns) + CELL(0.035 ns) = 76.996 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~82'
    Info: 442: + IC(0.000 ns) + CELL(0.035 ns) = 77.031 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~86'
    Info: 443: + IC(0.000 ns) + CELL(0.035 ns) = 77.066 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~90'
    Info: 444: + IC(0.000 ns) + CELL(0.035 ns) = 77.101 ns; Loc. = LAB_X30_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~94'
    Info: 445: + IC(0.173 ns) + CELL(0.035 ns) = 77.309 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~98'
    Info: 446: + IC(0.000 ns) + CELL(0.035 ns) = 77.344 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~102'
    Info: 447: + IC(0.000 ns) + CELL(0.035 ns) = 77.379 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~106'
    Info: 448: + IC(0.000 ns) + CELL(0.035 ns) = 77.414 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~110'
    Info: 449: + IC(0.000 ns) + CELL(0.035 ns) = 77.449 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~114'
    Info: 450: + IC(0.000 ns) + CELL(0.035 ns) = 77.484 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~118'
    Info: 451: + IC(0.000 ns) + CELL(0.035 ns) = 77.519 ns; Loc. = LAB_X30_Y12; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~122'
    Info: 452: + IC(0.000 ns) + CELL(0.035 ns) = 77.554 ns; Loc. = LAB_X30_Y12; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~126'
    Info: 453: + IC(0.061 ns) + CELL(0.125 ns) = 77.740 ns; Loc. = LAB_X30_Y12; Fanout = 64; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|op_26~129'
    Info: 454: + IC(0.536 ns) + CELL(0.272 ns) = 78.548 ns; Loc. = LAB_X29_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|alt_u_div_m6f:divider|StageOut[992]~775'
    Info: 455: + IC(0.538 ns) + CELL(0.350 ns) = 79.436 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~2'
    Info: 456: + IC(0.000 ns) + CELL(0.035 ns) = 79.471 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~6'
    Info: 457: + IC(0.000 ns) + CELL(0.035 ns) = 79.506 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~10'
    Info: 458: + IC(0.000 ns) + CELL(0.035 ns) = 79.541 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~14'
    Info: 459: + IC(0.000 ns) + CELL(0.035 ns) = 79.576 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~18'
    Info: 460: + IC(0.000 ns) + CELL(0.035 ns) = 79.611 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~22'
    Info: 461: + IC(0.000 ns) + CELL(0.035 ns) = 79.646 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~26'
    Info: 462: + IC(0.000 ns) + CELL(0.035 ns) = 79.681 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~30'
    Info: 463: + IC(0.088 ns) + CELL(0.035 ns) = 79.804 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~34'
    Info: 464: + IC(0.000 ns) + CELL(0.035 ns) = 79.839 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~38'
    Info: 465: + IC(0.000 ns) + CELL(0.035 ns) = 79.874 ns; Loc. = LAB_X29_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~42'
    Info: 466: + IC(0.000 ns) + CELL(0.125 ns) = 79.999 ns; Loc. = LAB_X29_Y13; Fanout = 1; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|op_2~45'
    Info: 467: + IC(1.009 ns) + CELL(0.053 ns) = 81.061 ns; Loc. = LAB_X25_Y9; Fanout = 4; COMB Node = 'controlUnit:inst19|lpm_divide:Mod0|lpm_divide_smo:auto_generated|abs_divider_4dg:divider|remainder[11]~16'
    Info: 468: + IC(1.025 ns) + CELL(0.350 ns) = 82.436 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add1~46'
    Info: 469: + IC(0.000 ns) + CELL(0.125 ns) = 82.561 ns; Loc. = LAB_X23_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add1~49'
    Info: 470: + IC(0.223 ns) + CELL(0.350 ns) = 83.134 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~50'
    Info: 471: + IC(0.000 ns) + CELL(0.035 ns) = 83.169 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~54'
    Info: 472: + IC(0.000 ns) + CELL(0.035 ns) = 83.204 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~58'
    Info: 473: + IC(0.000 ns) + CELL(0.035 ns) = 83.239 ns; Loc. = LAB_X22_Y15; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~62'
    Info: 474: + IC(0.165 ns) + CELL(0.035 ns) = 83.439 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~66'
    Info: 475: + IC(0.000 ns) + CELL(0.035 ns) = 83.474 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~70'
    Info: 476: + IC(0.000 ns) + CELL(0.035 ns) = 83.509 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~74'
    Info: 477: + IC(0.000 ns) + CELL(0.035 ns) = 83.544 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~78'
    Info: 478: + IC(0.000 ns) + CELL(0.035 ns) = 83.579 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~82'
    Info: 479: + IC(0.000 ns) + CELL(0.125 ns) = 83.704 ns; Loc. = LAB_X22_Y14; Fanout = 2; COMB Node = 'controlUnit:inst19|Add2~85'
    Info: 480: + IC(0.620 ns) + CELL(0.154 ns) = 84.478 ns; Loc. = LAB_X23_Y13; Fanout = 1; COMB Node = 'controlUnit:inst19|Equal1~4'
    Info: 481: + IC(0.442 ns) + CELL(0.053 ns) = 84.973 ns; Loc. = LAB_X22_Y13; Fanout = 6; COMB Node = 'controlUnit:inst19|Equal1~5'
    Info: 482: + IC(0.129 ns) + CELL(0.272 ns) = 85.374 ns; Loc. = LAB_X22_Y13; Fanout = 2; COMB Node = 'controlUnit:inst19|alu_op[1]~1'
    Info: 483: + IC(0.201 ns) + CELL(0.746 ns) = 86.321 ns; Loc. = LAB_X22_Y13; Fanout = 16; REG Node = 'controlUnit:inst19|alu_op[0]'
    Info: Total cell delay = 39.707 ns ( 46.00 % )
    Info: Total interconnect delay = 46.614 ns ( 54.00 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 4% of the available device resources
    Info: Peak interconnect usage is 9% of the available device resources in the region that extends from location X13_Y14 to location X26_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:02
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 20 output pins without output pin load capacitance assignment
    Info: Pin "N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "RZout[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "V" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Z" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file C:/Project/Part2.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 373 megabytes
    Info: Processing ended: Wed Mar 19 18:42:47 2014
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Project/Part2.fit.smsg.


