// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module cordic_circ_apfixed_12_3_0_s (
        ap_clk,
        ap_rst,
        z_V_read,
        ap_return_0,
        ap_return_1,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [10:0] z_V_read;
output  [11:0] ap_return_0;
output  [11:0] ap_return_1;
input   ap_ce;

wire   [11:0] add_ln101_6_fu_428_p2;
reg   [11:0] add_ln101_6_reg_1193;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
wire   [11:0] select_ln101_10_fu_518_p3;
reg   [11:0] select_ln101_10_reg_1198;
wire  signed [10:0] select_ln101_11_fu_526_p3;
reg  signed [10:0] select_ln101_11_reg_1203;
wire   [10:0] select_ln101_12_fu_534_p3;
reg   [10:0] select_ln101_12_reg_1208;
reg   [5:0] tmp_14_reg_1214;
reg   [5:0] tmp_15_reg_1219;
wire   [11:0] add_ln101_14_fu_841_p2;
reg   [11:0] add_ln101_14_reg_1224;
reg   [0:0] tmp_29_reg_1229;
wire   [11:0] select_ln101_23_fu_931_p3;
reg   [11:0] select_ln101_23_reg_1234;
wire   [10:0] select_ln101_24_fu_939_p3;
reg   [10:0] select_ln101_24_reg_1240;
reg   [1:0] tmp_30_reg_1246;
reg   [2:0] tmp_31_reg_1251;
wire  signed [10:0] z_V_read_cast_fu_120_p0;
wire    ap_block_pp0_stage0;
wire  signed [10:0] tmp_fu_124_p1;
wire   [0:0] tmp_fu_124_p3;
wire  signed [11:0] z_V_read_cast_fu_120_p1;
wire   [11:0] select_ln101_fu_132_p3;
wire   [11:0] add_ln101_fu_140_p2;
wire   [0:0] tmp_2_fu_186_p3;
wire   [11:0] select_ln101_1_fu_194_p3;
wire   [11:0] add_ln101_1_fu_202_p2;
wire   [0:0] tmp_1_fu_146_p3;
wire   [9:0] select_ln203_1_fu_162_p3;
wire   [9:0] select_ln203_3_fu_178_p3;
wire  signed [9:0] select_ln101_2_fu_214_p3;
wire   [8:0] select_ln203_fu_154_p3;
wire   [8:0] select_ln203_2_fu_170_p3;
wire   [8:0] select_ln101_3_fu_226_p3;
wire   [6:0] lshr_ln_fu_238_p4;
wire   [7:0] tmp_3_fu_252_p4;
wire   [11:0] add_ln101_2_fu_208_p2;
wire  signed [9:0] sext_ln101_1_fu_262_p1;
wire   [9:0] zext_ln1333_2_fu_234_p1;
wire  signed [10:0] sext_ln101_fu_222_p1;
wire   [10:0] zext_ln1333_fu_248_p1;
wire   [0:0] tmp_5_fu_298_p3;
wire   [11:0] select_ln101_4_fu_306_p3;
wire   [11:0] add_ln101_3_fu_314_p2;
wire   [0:0] tmp_4_fu_266_p3;
wire   [10:0] sub_ln203_fu_280_p2;
wire   [10:0] add_ln203_1_fu_292_p2;
wire   [9:0] add_ln203_fu_274_p2;
wire   [9:0] sub_ln203_1_fu_286_p2;
wire   [9:0] select_ln101_6_fu_334_p3;
wire   [6:0] tmp_6_fu_346_p4;
wire   [10:0] select_ln101_5_fu_326_p3;
wire   [7:0] tmp_7_fu_360_p4;
wire   [11:0] add_ln101_4_fu_320_p2;
wire  signed [10:0] sext_ln101_3_fu_370_p1;
wire   [10:0] zext_ln101_fu_342_p1;
wire   [10:0] zext_ln1333_1_fu_356_p1;
wire   [0:0] tmp_9_fu_406_p3;
wire   [11:0] select_ln101_7_fu_414_p3;
wire   [11:0] add_ln101_5_fu_422_p2;
wire   [0:0] tmp_8_fu_374_p3;
wire   [10:0] sub_ln203_2_fu_388_p2;
wire   [10:0] add_ln203_3_fu_400_p2;
wire   [10:0] add_ln203_2_fu_382_p2;
wire   [10:0] sub_ln203_3_fu_394_p2;
wire   [10:0] select_ln101_9_fu_442_p3;
wire   [6:0] tmp_10_fu_450_p4;
wire   [10:0] select_ln101_8_fu_434_p3;
wire   [6:0] tmp_11_fu_464_p4;
wire  signed [10:0] sext_ln101_4_fu_474_p1;
wire  signed [10:0] sext_ln1333_fu_460_p1;
wire   [0:0] tmp_13_fu_510_p3;
wire   [0:0] tmp_12_fu_478_p3;
wire   [10:0] sub_ln203_4_fu_492_p2;
wire   [10:0] add_ln203_12_fu_504_p2;
wire   [10:0] add_ln203_4_fu_486_p2;
wire   [10:0] sub_ln203_12_fu_498_p2;
wire   [11:0] add_ln101_7_fu_562_p2;
wire   [11:0] add_ln101_8_fu_567_p2;
wire  signed [10:0] sext_ln101_5_fu_578_p1;
wire  signed [11:0] sext_ln101_2_fu_572_p1;
wire  signed [11:0] sext_ln1371_fu_575_p1;
wire   [0:0] tmp_17_fu_611_p3;
wire   [11:0] select_ln101_13_fu_619_p3;
wire   [11:0] add_ln101_9_fu_627_p2;
wire   [0:0] tmp_16_fu_581_p3;
wire   [11:0] sub_ln203_5_fu_594_p2;
wire   [11:0] add_ln203_13_fu_605_p2;
wire   [10:0] add_ln203_5_fu_589_p2;
wire   [10:0] sub_ln203_13_fu_600_p2;
wire   [10:0] select_ln101_15_fu_647_p3;
wire   [4:0] tmp_18_fu_655_p4;
wire   [11:0] select_ln101_14_fu_639_p3;
wire   [5:0] tmp_19_fu_669_p4;
wire   [11:0] add_ln101_10_fu_633_p2;
wire  signed [10:0] sext_ln101_6_fu_679_p1;
wire  signed [11:0] sext_ln1371_1_fu_665_p1;
wire   [0:0] tmp_21_fu_715_p3;
wire   [11:0] select_ln101_16_fu_723_p3;
wire   [11:0] add_ln101_11_fu_731_p2;
wire   [0:0] tmp_20_fu_683_p3;
wire   [11:0] sub_ln203_6_fu_697_p2;
wire   [11:0] add_ln203_14_fu_709_p2;
wire   [10:0] add_ln203_6_fu_691_p2;
wire   [10:0] sub_ln203_14_fu_703_p2;
wire   [10:0] select_ln101_18_fu_751_p3;
wire   [3:0] tmp_22_fu_759_p4;
wire   [11:0] select_ln101_17_fu_743_p3;
wire   [4:0] tmp_23_fu_773_p4;
wire   [11:0] add_ln101_12_fu_737_p2;
wire  signed [10:0] sext_ln101_7_fu_783_p1;
wire  signed [11:0] sext_ln1371_2_fu_769_p1;
wire   [0:0] tmp_25_fu_819_p3;
wire   [11:0] select_ln101_19_fu_827_p3;
wire   [11:0] add_ln101_13_fu_835_p2;
wire   [0:0] tmp_24_fu_787_p3;
wire   [11:0] sub_ln203_7_fu_801_p2;
wire   [11:0] add_ln203_15_fu_813_p2;
wire   [10:0] add_ln203_7_fu_795_p2;
wire   [10:0] sub_ln203_15_fu_807_p2;
wire   [10:0] select_ln101_21_fu_855_p3;
wire   [2:0] tmp_26_fu_863_p4;
wire   [11:0] select_ln101_20_fu_847_p3;
wire   [3:0] tmp_27_fu_877_p4;
wire  signed [10:0] sext_ln101_8_fu_887_p1;
wire  signed [11:0] sext_ln1371_3_fu_873_p1;
wire   [0:0] tmp_28_fu_891_p3;
wire   [11:0] sub_ln203_8_fu_905_p2;
wire   [11:0] add_ln203_16_fu_917_p2;
wire   [10:0] add_ln203_8_fu_899_p2;
wire   [10:0] sub_ln203_16_fu_911_p2;
wire   [11:0] select_ln101_22_fu_967_p3;
wire   [11:0] add_ln101_15_fu_974_p2;
wire   [11:0] add_ln101_16_fu_979_p2;
wire  signed [10:0] sext_ln101_9_fu_988_p1;
wire  signed [11:0] sext_ln1371_4_fu_985_p1;
wire   [0:0] tmp_32_fu_991_p3;
wire   [11:0] sub_ln203_9_fu_1004_p2;
wire   [11:0] add_ln203_17_fu_1014_p2;
wire   [10:0] add_ln203_9_fu_999_p2;
wire   [10:0] sub_ln203_17_fu_1009_p2;
wire   [10:0] select_ln101_26_fu_1027_p3;
wire   [0:0] tmp_33_fu_1035_p3;
wire   [11:0] select_ln101_25_fu_1019_p3;
wire   [1:0] tmp_34_fu_1051_p4;
wire  signed [10:0] sext_ln203_fu_1061_p1;
wire   [11:0] select_ln1371_fu_1043_p3;
wire   [11:0] sub_ln203_10_fu_1071_p2;
wire   [11:0] add_ln203_18_fu_1083_p2;
wire   [10:0] add_ln203_10_fu_1065_p2;
wire   [10:0] sub_ln203_18_fu_1077_p2;
wire   [10:0] select_ln101_28_fu_1097_p3;
wire   [0:0] tmp_35_fu_1105_p3;
wire   [11:0] select_ln101_27_fu_1089_p3;
wire   [0:0] tmp_36_fu_1121_p3;
wire   [10:0] select_ln1371_2_fu_1129_p3;
wire   [11:0] select_ln1371_1_fu_1113_p3;
wire   [11:0] sub_ln203_11_fu_1143_p2;
wire   [11:0] add_ln203_19_fu_1155_p2;
wire   [10:0] add_ln203_11_fu_1137_p2;
wire   [10:0] sub_ln203_19_fu_1149_p2;
wire   [10:0] select_ln101_30_fu_1169_p3;
wire  signed [11:0] sext_ln101_10_fu_1177_p1;
wire   [11:0] select_ln101_29_fu_1161_p3;
reg   [10:0] z_V_read_int_reg;

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        add_ln101_14_reg_1224 <= add_ln101_14_fu_841_p2;
        add_ln101_6_reg_1193 <= add_ln101_6_fu_428_p2;
        select_ln101_10_reg_1198[5 : 1] <= select_ln101_10_fu_518_p3[5 : 1];
        select_ln101_11_reg_1203 <= select_ln101_11_fu_526_p3;
        select_ln101_12_reg_1208 <= select_ln101_12_fu_534_p3;
        select_ln101_23_reg_1234 <= select_ln101_23_fu_931_p3;
        select_ln101_24_reg_1240 <= select_ln101_24_fu_939_p3;
        tmp_14_reg_1214 <= {{select_ln101_12_fu_534_p3[10:5]}};
        tmp_15_reg_1219 <= {{select_ln101_11_fu_526_p3[10:5]}};
        tmp_29_reg_1229 <= add_ln101_14_fu_841_p2[32'd11];
        tmp_30_reg_1246 <= {{select_ln101_24_fu_939_p3[10:9]}};
        tmp_31_reg_1251 <= {{select_ln101_23_fu_931_p3[11:9]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        z_V_read_int_reg <= z_V_read;
    end
end

assign add_ln101_10_fu_633_p2 = (select_ln101_13_fu_619_p3 + add_ln101_9_fu_627_p2);

assign add_ln101_11_fu_731_p2 = ($signed(12'd4089) + $signed(add_ln101_10_fu_633_p2));

assign add_ln101_12_fu_737_p2 = (select_ln101_16_fu_723_p3 + add_ln101_11_fu_731_p2);

assign add_ln101_13_fu_835_p2 = ($signed(12'd4093) + $signed(add_ln101_12_fu_737_p2));

assign add_ln101_14_fu_841_p2 = (select_ln101_19_fu_827_p3 + add_ln101_13_fu_835_p2);

assign add_ln101_15_fu_974_p2 = ($signed(12'd4095) + $signed(add_ln101_14_reg_1224));

assign add_ln101_16_fu_979_p2 = (select_ln101_22_fu_967_p3 + add_ln101_15_fu_974_p2);

assign add_ln101_1_fu_202_p2 = ($signed(12'd3859) + $signed(add_ln101_fu_140_p2));

assign add_ln101_2_fu_208_p2 = (select_ln101_1_fu_194_p3 + add_ln101_1_fu_202_p2);

assign add_ln101_3_fu_314_p2 = ($signed(12'd3971) + $signed(add_ln101_2_fu_208_p2));

assign add_ln101_4_fu_320_p2 = (select_ln101_4_fu_306_p3 + add_ln101_3_fu_314_p2);

assign add_ln101_5_fu_422_p2 = ($signed(12'd4033) + $signed(add_ln101_4_fu_320_p2));

assign add_ln101_6_fu_428_p2 = (select_ln101_7_fu_414_p3 + add_ln101_5_fu_422_p2);

assign add_ln101_7_fu_562_p2 = ($signed(12'd4065) + $signed(add_ln101_6_reg_1193));

assign add_ln101_8_fu_567_p2 = (select_ln101_10_reg_1198 + add_ln101_7_fu_562_p2);

assign add_ln101_9_fu_627_p2 = ($signed(12'd4081) + $signed(add_ln101_8_fu_567_p2));

assign add_ln101_fu_140_p2 = ($signed(z_V_read_cast_fu_120_p1) + $signed(select_ln101_fu_132_p3));

assign add_ln203_10_fu_1065_p2 = ($signed(sext_ln203_fu_1061_p1) + $signed(select_ln101_26_fu_1027_p3));

assign add_ln203_11_fu_1137_p2 = (select_ln1371_2_fu_1129_p3 + select_ln101_28_fu_1097_p3);

assign add_ln203_12_fu_504_p2 = ($signed(sext_ln1333_fu_460_p1) + $signed(select_ln101_8_fu_434_p3));

assign add_ln203_13_fu_605_p2 = ($signed(sext_ln1371_fu_575_p1) + $signed(sext_ln101_2_fu_572_p1));

assign add_ln203_14_fu_709_p2 = ($signed(sext_ln1371_1_fu_665_p1) + $signed(select_ln101_14_fu_639_p3));

assign add_ln203_15_fu_813_p2 = ($signed(sext_ln1371_2_fu_769_p1) + $signed(select_ln101_17_fu_743_p3));

assign add_ln203_16_fu_917_p2 = ($signed(sext_ln1371_3_fu_873_p1) + $signed(select_ln101_20_fu_847_p3));

assign add_ln203_17_fu_1014_p2 = ($signed(sext_ln1371_4_fu_985_p1) + $signed(select_ln101_23_reg_1234));

assign add_ln203_18_fu_1083_p2 = (select_ln1371_fu_1043_p3 + select_ln101_25_fu_1019_p3);

assign add_ln203_19_fu_1155_p2 = (select_ln1371_1_fu_1113_p3 + select_ln101_27_fu_1089_p3);

assign add_ln203_1_fu_292_p2 = ($signed(zext_ln1333_fu_248_p1) + $signed(sext_ln101_fu_222_p1));

assign add_ln203_2_fu_382_p2 = ($signed(sext_ln101_3_fu_370_p1) + $signed(zext_ln101_fu_342_p1));

assign add_ln203_3_fu_400_p2 = (zext_ln1333_1_fu_356_p1 + select_ln101_5_fu_326_p3);

assign add_ln203_4_fu_486_p2 = ($signed(sext_ln101_4_fu_474_p1) + $signed(select_ln101_9_fu_442_p3));

assign add_ln203_5_fu_589_p2 = ($signed(sext_ln101_5_fu_578_p1) + $signed(select_ln101_12_reg_1208));

assign add_ln203_6_fu_691_p2 = ($signed(sext_ln101_6_fu_679_p1) + $signed(select_ln101_15_fu_647_p3));

assign add_ln203_7_fu_795_p2 = ($signed(sext_ln101_7_fu_783_p1) + $signed(select_ln101_18_fu_751_p3));

assign add_ln203_8_fu_899_p2 = ($signed(sext_ln101_8_fu_887_p1) + $signed(select_ln101_21_fu_855_p3));

assign add_ln203_9_fu_999_p2 = ($signed(sext_ln101_9_fu_988_p1) + $signed(select_ln101_24_reg_1240));

assign add_ln203_fu_274_p2 = ($signed(sext_ln101_1_fu_262_p1) + $signed(zext_ln1333_2_fu_234_p1));

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_return_0 = sext_ln101_10_fu_1177_p1;

assign ap_return_1 = select_ln101_29_fu_1161_p3;

assign lshr_ln_fu_238_p4 = {{select_ln101_3_fu_226_p3[8:2]}};

assign select_ln101_10_fu_518_p3 = ((tmp_13_fu_510_p3[0:0] === 1'b1) ? 12'd62 : 12'd0);

assign select_ln101_11_fu_526_p3 = ((tmp_12_fu_478_p3[0:0] === 1'b1) ? sub_ln203_4_fu_492_p2 : add_ln203_12_fu_504_p2);

assign select_ln101_12_fu_534_p3 = ((tmp_12_fu_478_p3[0:0] === 1'b1) ? add_ln203_4_fu_486_p2 : sub_ln203_12_fu_498_p2);

assign select_ln101_13_fu_619_p3 = ((tmp_17_fu_611_p3[0:0] === 1'b1) ? 12'd30 : 12'd0);

assign select_ln101_14_fu_639_p3 = ((tmp_16_fu_581_p3[0:0] === 1'b1) ? sub_ln203_5_fu_594_p2 : add_ln203_13_fu_605_p2);

assign select_ln101_15_fu_647_p3 = ((tmp_16_fu_581_p3[0:0] === 1'b1) ? add_ln203_5_fu_589_p2 : sub_ln203_13_fu_600_p2);

assign select_ln101_16_fu_723_p3 = ((tmp_21_fu_715_p3[0:0] === 1'b1) ? 12'd14 : 12'd0);

assign select_ln101_17_fu_743_p3 = ((tmp_20_fu_683_p3[0:0] === 1'b1) ? sub_ln203_6_fu_697_p2 : add_ln203_14_fu_709_p2);

assign select_ln101_18_fu_751_p3 = ((tmp_20_fu_683_p3[0:0] === 1'b1) ? add_ln203_6_fu_691_p2 : sub_ln203_14_fu_703_p2);

assign select_ln101_19_fu_827_p3 = ((tmp_25_fu_819_p3[0:0] === 1'b1) ? 12'd6 : 12'd0);

assign select_ln101_1_fu_194_p3 = ((tmp_2_fu_186_p3[0:0] === 1'b1) ? 12'd474 : 12'd0);

assign select_ln101_20_fu_847_p3 = ((tmp_24_fu_787_p3[0:0] === 1'b1) ? sub_ln203_7_fu_801_p2 : add_ln203_15_fu_813_p2);

assign select_ln101_21_fu_855_p3 = ((tmp_24_fu_787_p3[0:0] === 1'b1) ? add_ln203_7_fu_795_p2 : sub_ln203_15_fu_807_p2);

assign select_ln101_22_fu_967_p3 = ((tmp_29_reg_1229[0:0] === 1'b1) ? 12'd2 : 12'd0);

assign select_ln101_23_fu_931_p3 = ((tmp_28_fu_891_p3[0:0] === 1'b1) ? sub_ln203_8_fu_905_p2 : add_ln203_16_fu_917_p2);

assign select_ln101_24_fu_939_p3 = ((tmp_28_fu_891_p3[0:0] === 1'b1) ? add_ln203_8_fu_899_p2 : sub_ln203_16_fu_911_p2);

assign select_ln101_25_fu_1019_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? sub_ln203_9_fu_1004_p2 : add_ln203_17_fu_1014_p2);

assign select_ln101_26_fu_1027_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? add_ln203_9_fu_999_p2 : sub_ln203_17_fu_1009_p2);

assign select_ln101_27_fu_1089_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? sub_ln203_10_fu_1071_p2 : add_ln203_18_fu_1083_p2);

assign select_ln101_28_fu_1097_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? add_ln203_10_fu_1065_p2 : sub_ln203_18_fu_1077_p2);

assign select_ln101_29_fu_1161_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? sub_ln203_11_fu_1143_p2 : add_ln203_19_fu_1155_p2);

assign select_ln101_2_fu_214_p3 = ((tmp_1_fu_146_p3[0:0] === 1'b1) ? select_ln203_1_fu_162_p3 : select_ln203_3_fu_178_p3);

assign select_ln101_30_fu_1169_p3 = ((tmp_32_fu_991_p3[0:0] === 1'b1) ? add_ln203_11_fu_1137_p2 : sub_ln203_19_fu_1149_p2);

assign select_ln101_3_fu_226_p3 = ((tmp_1_fu_146_p3[0:0] === 1'b1) ? select_ln203_fu_154_p3 : select_ln203_2_fu_170_p3);

assign select_ln101_4_fu_306_p3 = ((tmp_5_fu_298_p3[0:0] === 1'b1) ? 12'd250 : 12'd0);

assign select_ln101_5_fu_326_p3 = ((tmp_4_fu_266_p3[0:0] === 1'b1) ? sub_ln203_fu_280_p2 : add_ln203_1_fu_292_p2);

assign select_ln101_6_fu_334_p3 = ((tmp_4_fu_266_p3[0:0] === 1'b1) ? add_ln203_fu_274_p2 : sub_ln203_1_fu_286_p2);

assign select_ln101_7_fu_414_p3 = ((tmp_9_fu_406_p3[0:0] === 1'b1) ? 12'd126 : 12'd0);

assign select_ln101_8_fu_434_p3 = ((tmp_8_fu_374_p3[0:0] === 1'b1) ? sub_ln203_2_fu_388_p2 : add_ln203_3_fu_400_p2);

assign select_ln101_9_fu_442_p3 = ((tmp_8_fu_374_p3[0:0] === 1'b1) ? add_ln203_2_fu_382_p2 : sub_ln203_3_fu_394_p2);

assign select_ln101_fu_132_p3 = ((tmp_fu_124_p3[0:0] === 1'b1) ? 12'd402 : 12'd3694);

assign select_ln1371_1_fu_1113_p3 = ((tmp_35_fu_1105_p3[0:0] === 1'b1) ? 12'd4095 : 12'd0);

assign select_ln1371_2_fu_1129_p3 = ((tmp_36_fu_1121_p3[0:0] === 1'b1) ? 11'd2047 : 11'd0);

assign select_ln1371_fu_1043_p3 = ((tmp_33_fu_1035_p3[0:0] === 1'b1) ? 12'd4095 : 12'd0);

assign select_ln203_1_fu_162_p3 = ((tmp_fu_124_p3[0:0] === 1'b1) ? 10'd559 : 10'd155);

assign select_ln203_2_fu_170_p3 = ((tmp_fu_124_p3[0:0] === 1'b1) ? 9'd465 : 9'd155);

assign select_ln203_3_fu_178_p3 = ((tmp_fu_124_p3[0:0] === 1'b1) ? 10'd869 : 10'd465);

assign select_ln203_fu_154_p3 = ((tmp_fu_124_p3[0:0] === 1'b1) ? 9'd155 : 9'd465);

assign sext_ln101_10_fu_1177_p1 = $signed(select_ln101_30_fu_1169_p3);

assign sext_ln101_1_fu_262_p1 = $signed(tmp_3_fu_252_p4);

assign sext_ln101_2_fu_572_p1 = select_ln101_11_reg_1203;

assign sext_ln101_3_fu_370_p1 = $signed(tmp_7_fu_360_p4);

assign sext_ln101_4_fu_474_p1 = $signed(tmp_11_fu_464_p4);

assign sext_ln101_5_fu_578_p1 = $signed(tmp_15_reg_1219);

assign sext_ln101_6_fu_679_p1 = $signed(tmp_19_fu_669_p4);

assign sext_ln101_7_fu_783_p1 = $signed(tmp_23_fu_773_p4);

assign sext_ln101_8_fu_887_p1 = $signed(tmp_27_fu_877_p4);

assign sext_ln101_9_fu_988_p1 = $signed(tmp_31_reg_1251);

assign sext_ln101_fu_222_p1 = select_ln101_2_fu_214_p3;

assign sext_ln1333_fu_460_p1 = $signed(tmp_10_fu_450_p4);

assign sext_ln1371_1_fu_665_p1 = $signed(tmp_18_fu_655_p4);

assign sext_ln1371_2_fu_769_p1 = $signed(tmp_22_fu_759_p4);

assign sext_ln1371_3_fu_873_p1 = $signed(tmp_26_fu_863_p4);

assign sext_ln1371_4_fu_985_p1 = $signed(tmp_30_reg_1246);

assign sext_ln1371_fu_575_p1 = $signed(tmp_14_reg_1214);

assign sext_ln203_fu_1061_p1 = $signed(tmp_34_fu_1051_p4);

assign sub_ln203_10_fu_1071_p2 = (select_ln101_25_fu_1019_p3 - select_ln1371_fu_1043_p3);

assign sub_ln203_11_fu_1143_p2 = (select_ln101_27_fu_1089_p3 - select_ln1371_1_fu_1113_p3);

assign sub_ln203_12_fu_498_p2 = ($signed(select_ln101_9_fu_442_p3) - $signed(sext_ln101_4_fu_474_p1));

assign sub_ln203_13_fu_600_p2 = ($signed(select_ln101_12_reg_1208) - $signed(sext_ln101_5_fu_578_p1));

assign sub_ln203_14_fu_703_p2 = ($signed(select_ln101_15_fu_647_p3) - $signed(sext_ln101_6_fu_679_p1));

assign sub_ln203_15_fu_807_p2 = ($signed(select_ln101_18_fu_751_p3) - $signed(sext_ln101_7_fu_783_p1));

assign sub_ln203_16_fu_911_p2 = ($signed(select_ln101_21_fu_855_p3) - $signed(sext_ln101_8_fu_887_p1));

assign sub_ln203_17_fu_1009_p2 = ($signed(select_ln101_24_reg_1240) - $signed(sext_ln101_9_fu_988_p1));

assign sub_ln203_18_fu_1077_p2 = ($signed(select_ln101_26_fu_1027_p3) - $signed(sext_ln203_fu_1061_p1));

assign sub_ln203_19_fu_1149_p2 = (select_ln101_28_fu_1097_p3 - select_ln1371_2_fu_1129_p3);

assign sub_ln203_1_fu_286_p2 = ($signed(zext_ln1333_2_fu_234_p1) - $signed(sext_ln101_1_fu_262_p1));

assign sub_ln203_2_fu_388_p2 = (select_ln101_5_fu_326_p3 - zext_ln1333_1_fu_356_p1);

assign sub_ln203_3_fu_394_p2 = ($signed(zext_ln101_fu_342_p1) - $signed(sext_ln101_3_fu_370_p1));

assign sub_ln203_4_fu_492_p2 = ($signed(select_ln101_8_fu_434_p3) - $signed(sext_ln1333_fu_460_p1));

assign sub_ln203_5_fu_594_p2 = ($signed(sext_ln101_2_fu_572_p1) - $signed(sext_ln1371_fu_575_p1));

assign sub_ln203_6_fu_697_p2 = ($signed(select_ln101_14_fu_639_p3) - $signed(sext_ln1371_1_fu_665_p1));

assign sub_ln203_7_fu_801_p2 = ($signed(select_ln101_17_fu_743_p3) - $signed(sext_ln1371_2_fu_769_p1));

assign sub_ln203_8_fu_905_p2 = ($signed(select_ln101_20_fu_847_p3) - $signed(sext_ln1371_3_fu_873_p1));

assign sub_ln203_9_fu_1004_p2 = ($signed(select_ln101_23_reg_1234) - $signed(sext_ln1371_4_fu_985_p1));

assign sub_ln203_fu_280_p2 = ($signed(sext_ln101_fu_222_p1) - $signed(zext_ln1333_fu_248_p1));

assign tmp_10_fu_450_p4 = {{select_ln101_9_fu_442_p3[10:4]}};

assign tmp_11_fu_464_p4 = {{select_ln101_8_fu_434_p3[10:4]}};

assign tmp_12_fu_478_p3 = add_ln101_6_fu_428_p2[32'd11];

assign tmp_13_fu_510_p3 = add_ln101_6_fu_428_p2[32'd11];

assign tmp_16_fu_581_p3 = add_ln101_8_fu_567_p2[32'd11];

assign tmp_17_fu_611_p3 = add_ln101_8_fu_567_p2[32'd11];

assign tmp_18_fu_655_p4 = {{select_ln101_15_fu_647_p3[10:6]}};

assign tmp_19_fu_669_p4 = {{select_ln101_14_fu_639_p3[11:6]}};

assign tmp_1_fu_146_p3 = add_ln101_fu_140_p2[32'd11];

assign tmp_20_fu_683_p3 = add_ln101_10_fu_633_p2[32'd11];

assign tmp_21_fu_715_p3 = add_ln101_10_fu_633_p2[32'd11];

assign tmp_22_fu_759_p4 = {{select_ln101_18_fu_751_p3[10:7]}};

assign tmp_23_fu_773_p4 = {{select_ln101_17_fu_743_p3[11:7]}};

assign tmp_24_fu_787_p3 = add_ln101_12_fu_737_p2[32'd11];

assign tmp_25_fu_819_p3 = add_ln101_12_fu_737_p2[32'd11];

assign tmp_26_fu_863_p4 = {{select_ln101_21_fu_855_p3[10:8]}};

assign tmp_27_fu_877_p4 = {{select_ln101_20_fu_847_p3[11:8]}};

assign tmp_28_fu_891_p3 = add_ln101_14_fu_841_p2[32'd11];

assign tmp_2_fu_186_p3 = add_ln101_fu_140_p2[32'd11];

assign tmp_32_fu_991_p3 = add_ln101_16_fu_979_p2[32'd11];

assign tmp_33_fu_1035_p3 = select_ln101_26_fu_1027_p3[32'd10];

assign tmp_34_fu_1051_p4 = {{select_ln101_25_fu_1019_p3[11:10]}};

assign tmp_35_fu_1105_p3 = select_ln101_28_fu_1097_p3[32'd10];

assign tmp_36_fu_1121_p3 = select_ln101_27_fu_1089_p3[32'd11];

assign tmp_3_fu_252_p4 = {{select_ln101_2_fu_214_p3[9:2]}};

assign tmp_4_fu_266_p3 = add_ln101_2_fu_208_p2[32'd11];

assign tmp_5_fu_298_p3 = add_ln101_2_fu_208_p2[32'd11];

assign tmp_6_fu_346_p4 = {{select_ln101_6_fu_334_p3[9:3]}};

assign tmp_7_fu_360_p4 = {{select_ln101_5_fu_326_p3[10:3]}};

assign tmp_8_fu_374_p3 = add_ln101_4_fu_320_p2[32'd11];

assign tmp_9_fu_406_p3 = add_ln101_4_fu_320_p2[32'd11];

assign tmp_fu_124_p1 = z_V_read_int_reg;

assign tmp_fu_124_p3 = tmp_fu_124_p1[32'd10];

assign z_V_read_cast_fu_120_p0 = z_V_read_int_reg;

assign z_V_read_cast_fu_120_p1 = z_V_read_cast_fu_120_p0;

assign zext_ln101_fu_342_p1 = select_ln101_6_fu_334_p3;

assign zext_ln1333_1_fu_356_p1 = tmp_6_fu_346_p4;

assign zext_ln1333_2_fu_234_p1 = select_ln101_3_fu_226_p3;

assign zext_ln1333_fu_248_p1 = lshr_ln_fu_238_p4;

always @ (posedge ap_clk) begin
    select_ln101_10_reg_1198[0] <= 1'b0;
    select_ln101_10_reg_1198[11:6] <= 6'b000000;
end

endmodule //cordic_circ_apfixed_12_3_0_s
