VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml add_constraint_file_sdc_post_synth.v --sdc_file add_constraint_file_sdc_openfpga.sdc --route_chan_width 192 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --skip_sync_clustering_and_routing_results on --constant_net_method route --timing_report_detail detailed --post_place_timing_report add_constraint_file_sdc_post_place_timing.rpt --device castor10x8_heterogeneous --gen_post_synthesis_netlist on --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/12_02_2022_10_49_03/share/raptor/etc/devices/gemini_latest/gemini_vpr.xml
Circuit name: add_constraint_file_sdc_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'mmff' input port 'SI' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'mmff' output port 'SO' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 5: Model 'z_pad_tieoff' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'logic0' output port 'logic0' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 7: Model 'logic1' output port 'logic1' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 8: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 10: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'bram_phy' input port 'PL_DATA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'bram_phy' input port 'PL_ADDR_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'bram_phy' input port 'PL_WEN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'bram_phy' input port 'PL_REN_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'bram_phy' input port 'PL_ENA_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'bram_phy' input port 'PL_INIT_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'bram_phy' input port 'RAM_ID_i' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 19: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 20: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 21: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 22: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 23: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 24: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 25: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'io_corner[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'mux_wrap[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_block[physical]' is defined by user to be disabled in packing
mode 'fa_2bit_phy[default]' is defined by user to be disabled in packing
mode 'dsp_rtl[physical]' is defined by user to be disabled in packing
mode 'bram_rtl[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 13.4 MiB, delta_rss +2.3 MiB)

Timing analysis: ON
Circuit netlist file: add_constraint_file_sdc_post_synth.net
Circuit placement file: add_constraint_file_sdc_post_synth.place
Circuit routing file: add_constraint_file_sdc_post_synth.route
Circuit SDC file: add_constraint_file_sdc_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 192
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: add_constraint_file_sdc_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 192
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 26: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 27: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 28: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 29: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 30: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 31: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 32: flop_quad[0].ENABLE[0] unconnected pin in architecture.
Warning 33: flop_quad[1].ENABLE[0] unconnected pin in architecture.
Warning 34: dsp[0].I10[0] unconnected pin in architecture.
Warning 35: dsp[0].I10[1] unconnected pin in architecture.
Warning 36: dsp[0].I10[2] unconnected pin in architecture.
Warning 37: dsp[0].I10[3] unconnected pin in architecture.
Warning 38: dsp[0].I10[4] unconnected pin in architecture.
Warning 39: dsp[0].I10[5] unconnected pin in architecture.
Warning 40: dsp[0].I10[6] unconnected pin in architecture.
Warning 41: dsp[0].I10[7] unconnected pin in architecture.
Warning 42: dsp[0].I10[8] unconnected pin in architecture.
Warning 43: dsp[0].I10[9] unconnected pin in architecture.
Warning 44: dsp[0].I10[10] unconnected pin in architecture.
Warning 45: dsp[0].I10[11] unconnected pin in architecture.
Warning 46: dsp[0].I11[0] unconnected pin in architecture.
Warning 47: dsp[0].I11[1] unconnected pin in architecture.
Warning 48: dsp[0].I11[2] unconnected pin in architecture.
Warning 49: dsp[0].I11[3] unconnected pin in architecture.
Warning 50: dsp[0].I11[4] unconnected pin in architecture.
Warning 51: dsp[0].I11[5] unconnected pin in architecture.
Warning 52: dsp[0].I11[6] unconnected pin in architecture.
Warning 53: dsp[0].I11[7] unconnected pin in architecture.
Warning 54: dsp[0].I11[8] unconnected pin in architecture.
Warning 55: dsp[0].I11[9] unconnected pin in architecture.
Warning 56: dsp[0].I11[10] unconnected pin in architecture.
Warning 57: dsp[0].I11[11] unconnected pin in architecture.
Warning 58: dsp[0].IS1[0] unconnected pin in architecture.
Warning 59: dsp[0].IS1[1] unconnected pin in architecture.
Warning 60: dsp[0].IS1[2] unconnected pin in architecture.
Warning 61: dsp[0].IS1[3] unconnected pin in architecture.
Warning 62: dsp[0].IS1[4] unconnected pin in architecture.
Warning 63: dsp[0].IS1[5] unconnected pin in architecture.
Warning 64: dsp[0].I12[0] unconnected pin in architecture.
Warning 65: dsp[0].I12[1] unconnected pin in architecture.
Warning 66: dsp[0].I12[2] unconnected pin in architecture.
Warning 67: dsp[0].I12[3] unconnected pin in architecture.
Warning 68: dsp[0].I12[4] unconnected pin in architecture.
Warning 69: dsp[0].I12[5] unconnected pin in architecture.
Warning 70: dsp[0].I12[6] unconnected pin in architecture.
Warning 71: dsp[0].I12[7] unconnected pin in architecture.
Warning 72: dsp[0].I12[8] unconnected pin in architecture.
Warning 73: dsp[0].I12[9] unconnected pin in architecture.
Warning 74: dsp[0].I12[10] unconnected pin in architecture.
Warning 75: dsp[0].I12[11] unconnected pin in architecture.
Warning 76: dsp[0].IS2[0] unconnected pin in architecture.
Warning 77: dsp[0].IS2[1] unconnected pin in architecture.
Warning 78: dsp[0].IS2[2] unconnected pin in architecture.
Warning 79: dsp[0].IS2[3] unconnected pin in architecture.
Warning 80: dsp[0].IS2[4] unconnected pin in architecture.
Warning 81: dsp[0].IS2[5] unconnected pin in architecture.
Warning 82: opt[0].I[0] unconnected pin in architecture.
Warning 83: opt[0].I[1] unconnected pin in architecture.
Warning 84: opt[0].I[2] unconnected pin in architecture.
Warning 85: opt[0].I[3] unconnected pin in architecture.
Warning 86: opt[0].I[4] unconnected pin in architecture.
Warning 87: opt[0].I[5] unconnected pin in architecture.
Warning 88: opt[0].I[6] unconnected pin in architecture.
Warning 89: opt[0].I[7] unconnected pin in architecture.
Warning 90: opt[0].I[8] unconnected pin in architecture.
Warning 91: opt[0].I[9] unconnected pin in architecture.
Warning 92: opt[0].I[10] unconnected pin in architecture.
Warning 93: opt[0].I[11] unconnected pin in architecture.
Warning 94: opt[0].I[12] unconnected pin in architecture.
Warning 95: opt[0].I[13] unconnected pin in architecture.
Warning 96: opt[0].I[14] unconnected pin in architecture.
Warning 97: opt[0].I[15] unconnected pin in architecture.
Warning 98: opt[0].I[16] unconnected pin in architecture.
Warning 99: opt[0].I[17] unconnected pin in architecture.
Warning 100: opt[0].I[18] unconnected pin in architecture.
Warning 101: opt[0].I[19] unconnected pin in architecture.
Warning 102: opt[0].I[20] unconnected pin in architecture.
Warning 103: bram[0].PL_DATA_IN[0] unconnected pin in architecture.
Warning 104: bram[0].PL_DATA_IN[1] unconnected pin in architecture.
Warning 105: bram[0].PL_DATA_IN[2] unconnected pin in architecture.
Warning 106: bram[0].PL_DATA_IN[3] unconnected pin in architecture.
Warning 107: bram[0].PL_DATA_IN[4] unconnected pin in architecture.
Warning 108: bram[0].PL_DATA_IN[5] unconnected pin in architecture.
Warning 109: bram[0].PL_DATA_IN[6] unconnected pin in architecture.
Warning 110: bram[0].PL_DATA_IN[7] unconnected pin in architecture.
Warning 111: bram[0].PL_DATA_IN[8] unconnected pin in architecture.
Warning 112: bram[0].PL_DATA_IN[9] unconnected pin in architecture.
Warning 113: bram[0].PL_DATA_IN[10] unconnected pin in architecture.
Warning 114: bram[0].PL_DATA_IN[11] unconnected pin in architecture.
Warning 115: bram[0].PL_DATA_IN[12] unconnected pin in architecture.
Warning 116: bram[0].PL_DATA_IN[13] unconnected pin in architecture.
Warning 117: bram[0].PL_DATA_IN[14] unconnected pin in architecture.
Warning 118: bram[0].PL_DATA_IN[15] unconnected pin in architecture.
Warning 119: bram[0].PL_DATA_IN[16] unconnected pin in architecture.
Warning 120: bram[0].PL_DATA_IN[17] unconnected pin in architecture.
Warning 121: bram[0].PL_DATA_IN[18] unconnected pin in architecture.
Warning 122: bram[0].PL_DATA_IN[19] unconnected pin in architecture.
Warning 123: bram[0].PL_DATA_IN[20] unconnected pin in architecture.
Warning 124: bram[0].PL_DATA_IN[21] unconnected pin in architecture.
Warning 125: bram[0].PL_DATA_IN[22] unconnected pin in architecture.
Warning 126: bram[0].PL_DATA_IN[23] unconnected pin in architecture.
Warning 127: bram[0].PL_DATA_IN[24] unconnected pin in architecture.
Warning 128: bram[0].PL_DATA_IN[25] unconnected pin in architecture.
Warning 129: bram[0].PL_DATA_IN[26] unconnected pin in architecture.
Warning 130: bram[0].PL_DATA_IN[27] unconnected pin in architecture.
Warning 131: bram[0].PL_DATA_IN[28] unconnected pin in architecture.
Warning 132: bram[0].PL_DATA_IN[29] unconnected pin in architecture.
Warning 133: bram[0].PL_DATA_IN[30] unconnected pin in architecture.
Warning 134: bram[0].PL_DATA_IN[31] unconnected pin in architecture.
Warning 135: bram[0].PL_DATA_IN[32] unconnected pin in architecture.
Warning 136: bram[0].PL_DATA_IN[33] unconnected pin in architecture.
Warning 137: bram[0].PL_DATA_IN[34] unconnected pin in architecture.
Warning 138: bram[0].PL_DATA_IN[35] unconnected pin in architecture.
Warning 139: bram[0].PL_DATA_OUT[0] unconnected pin in architecture.
Warning 140: bram[0].PL_DATA_OUT[1] unconnected pin in architecture.
Warning 141: bram[0].PL_DATA_OUT[2] unconnected pin in architecture.
Warning 142: bram[0].PL_DATA_OUT[3] unconnected pin in architecture.
Warning 143: bram[0].PL_DATA_OUT[4] unconnected pin in architecture.
Warning 144: bram[0].PL_DATA_OUT[5] unconnected pin in architecture.
Warning 145: bram[0].PL_DATA_OUT[6] unconnected pin in architecture.
Warning 146: bram[0].PL_DATA_OUT[7] unconnected pin in architecture.
Warning 147: bram[0].PL_DATA_OUT[8] unconnected pin in architecture.
Warning 148: bram[0].PL_DATA_OUT[9] unconnected pin in architecture.
Warning 149: bram[0].PL_DATA_OUT[10] unconnected pin in architecture.
Warning 150: bram[0].PL_DATA_OUT[11] unconnected pin in architecture.
Warning 151: bram[0].PL_DATA_OUT[12] unconnected pin in architecture.
Warning 152: bram[0].PL_DATA_OUT[13] unconnected pin in architecture.
Warning 153: bram[0].PL_DATA_OUT[14] unconnected pin in architecture.
Warning 154: bram[0].PL_DATA_OUT[15] unconnected pin in architecture.
Warning 155: bram[0].PL_DATA_OUT[16] unconnected pin in architecture.
Warning 156: bram[0].PL_DATA_OUT[17] unconnected pin in architecture.
Warning 157: bram[0].PL_DATA_OUT[18] unconnected pin in architecture.
Warning 158: bram[0].PL_DATA_OUT[19] unconnected pin in architecture.
Warning 159: bram[0].PL_DATA_OUT[20] unconnected pin in architecture.
Warning 160: bram[0].PL_DATA_OUT[21] unconnected pin in architecture.
Warning 161: bram[0].PL_DATA_OUT[22] unconnected pin in architecture.
Warning 162: bram[0].PL_DATA_OUT[23] unconnected pin in architecture.
Warning 163: bram[0].PL_DATA_OUT[24] unconnected pin in architecture.
Warning 164: bram[0].PL_DATA_OUT[25] unconnected pin in architecture.
Warning 165: bram[0].PL_DATA_OUT[26] unconnected pin in architecture.
Warning 166: bram[0].PL_DATA_OUT[27] unconnected pin in architecture.
Warning 167: bram[0].PL_DATA_OUT[28] unconnected pin in architecture.
Warning 168: bram[0].PL_DATA_OUT[29] unconnected pin in architecture.
Warning 169: bram[0].PL_DATA_OUT[30] unconnected pin in architecture.
Warning 170: bram[0].PL_DATA_OUT[31] unconnected pin in architecture.
Warning 171: bram[0].PL_DATA_OUT[32] unconnected pin in architecture.
Warning 172: bram[0].PL_DATA_OUT[33] unconnected pin in architecture.
Warning 173: bram[0].PL_DATA_OUT[34] unconnected pin in architecture.
Warning 174: bram[0].PL_DATA_OUT[35] unconnected pin in architecture.
Warning 175: flush_opt[0].I[0] unconnected pin in architecture.
Warning 176: flush_opt[0].I[1] unconnected pin in architecture.
Warning 177: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 178: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 179: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 180: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 181: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 182: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 183: flop_group[0].ENABLE[0] unconnected pin in architecture.
Warning 184: flop_group[0].ENABLE[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 24.7 MiB, delta_rss +11.3 MiB)
Circuit file: add_constraint_file_sdc_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 26.6 MiB, delta_rss +1.9 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 3
Swept block(s)      : 3
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 15
    .input :       3
    .output:       4
    6-LUT  :       4
    dffr   :       4
  Nets  : 11
    Avg Fanout:     2.6
    Max Fanout:     5.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 40
  Timing Graph Edges: 54
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 26.6 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clk' Fanout: 4 pins (10.0%), 4 blocks (26.7%)
# Load Timing Constraints
Warning 185: set_input_delay command matched but was not applied to primary output 'counter[3]'
Warning 186: set_input_delay command matched but was not applied to primary output 'counter[2]'
Warning 187: set_input_delay command matched but was not applied to primary output 'counter[1]'
Warning 188: set_input_delay command matched but was not applied to primary output 'counter[0]'
Warning 189: set_output_delay command matched but was not applied to primary input 'clk'
Warning 190: set_output_delay command matched but was not applied to primary input 'reset'
Warning 191: set_output_delay command matched but was not applied to primary input 'up_down'

Applied 3 SDC commands from 'add_constraint_file_sdc_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clk' Source: 'clk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 26.9 MiB, delta_rss +0.3 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'add_constraint_file_sdc_post_synth.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.04 seconds).
# Load packing took 0.04 seconds (max_rss 65.0 MiB, delta_rss +38.1 MiB)
Warning 192: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io                 : 7
   io_output         : 4
    outpad           : 4
   io_input          : 3
    inpad            : 3
  clb                : 1
   fle_wrapper       : 1
    comb_block       : 1
     lut_block       : 1
      frac_lut       : 3
       mux_wrap      : 3
        lut5         : 4
         lut         : 4
    ff_wrap          : 1
     ff_half         : 1
      flop_quad      : 1
       DFFR          : 4

# Create Device
## Build Device Grid
FPGA sized to 12 x 10: 120 grid tiles (castor10x8_heterogeneous)

Resource usage...
	Netlist
		7	blocks of type: io
	Architecture
		576	blocks of type: io_top
		432	blocks of type: io_right
		576	blocks of type: io_bottom
		576	blocks of type: io_left
	Netlist
		0	blocks of type: io_corner
	Architecture
		60	blocks of type: io_right_top
		60	blocks of type: io_right_bottom
	Netlist
		1	blocks of type: clb
	Architecture
		36	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		2	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		2	blocks of type: bram

Device Utilization: 0.01 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.02 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.01 Logical Block: io
	Physical Tile io_right_top:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile io_right_bottom:
	Block Utilization: 0.00 Logical Block: io_corner
	Physical Tile clb:
	Block Utilization: 0.03 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
Warning 193: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 192
Y-direction routing channel width is 192
Warning 194: Sized nonsensical R=0 transistor to minimum width
Warning 195: Sized nonsensical R=0 transistor to minimum width
Warning 196: Sized nonsensical R=0 transistor to minimum width
Warning 197: Sized nonsensical R=0 transistor to minimum width
Warning 198: Node: 101527 with RR_type: CHANX  at Location:CHANX:101527 L4 length:1 (10,1)->(10,1), had no out-going switches
Warning 199: in check_rr_graph: fringe node 101527 CHANX at (10,1) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build tileable routing resource graph took 0.32 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 113400
  RR Graph Edges: 288858
# Create Device took 0.34 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)

# Load Placement
Reading add_constraint_file_sdc_post_synth.place.

Successfully read add_constraint_file_sdc_post_synth.place.

# Load Placement took 0.00 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.62 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 200: Found no more sample locations for SOURCE in io_top
Warning 201: Found no more sample locations for OPIN in io_top
Warning 202: Found no more sample locations for SOURCE in io_right
Warning 203: Found no more sample locations for OPIN in io_right
Warning 204: Found no more sample locations for SOURCE in io_bottom
Warning 205: Found no more sample locations for OPIN in io_bottom
Warning 206: Found no more sample locations for SOURCE in io_left
Warning 207: Found no more sample locations for OPIN in io_left
Warning 208: Found no more sample locations for SOURCE in io_right_top
Warning 209: Found no more sample locations for OPIN in io_right_top
Warning 210: Found no more sample locations for SOURCE in io_right_bottom
Warning 211: Found no more sample locations for OPIN in io_right_bottom
Warning 212: Found no more sample locations for SOURCE in clb
Warning 213: Found no more sample locations for OPIN in clb
Warning 214: Found no more sample locations for SOURCE in dsp
Warning 215: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.01 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.62 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 2 ( 14.3%) |*************************
[      0.1:      0.2) 4 ( 28.6%) |*************************************************
[      0.2:      0.3) 4 ( 28.6%) |*************************************************
[      0.3:      0.4) 0 (  0.0%) |
[      0.4:      0.5) 1 (  7.1%) |************
[      0.5:      0.6) 3 ( 21.4%) |*************************************
[      0.6:      0.7) 0 (  0.0%) |
[      0.7:      0.8) 0 (  0.0%) |
[      0.8:      0.9) 0 (  0.0%) |
[      0.9:        1) 0 (  0.0%) |
## Initializing router criticalities took 0.00 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Warning 216: No routing path for connection to sink_rr 40005, retrying with full device bounding box
Cannot route from clb[0].O0[18] (RR node: 39987 class: 28 capacity: 1 fan-in: 0 fan-out: 1 SOURCE:39987 (6,3)) to clb[0].cascup_i[0] (RR node: 40005 class: 7 capacity: 1 fan-in: 1 fan-out: 0 SINK:40005 (6,3)) -- no possible path
Failed to route connection from '$abc$327$li3_li3' to '$abc$327$li3_li3' for net '$abc$327$li1_li1' (#8)
Routing failed for net 8
# Routing took 0.03 seconds (max_rss 65.2 MiB, delta_rss +0.0 MiB)
Circuit is unroutable with a channel width factor of 192.
For a detailed report on the RR node overuse information (report_overused_nodes.rpt), specify --generate_rr_node_overuse_report on.
VPR failed to implement circuit
The entire flow of VPR took 1.28 seconds (max_rss 65.2 MiB)
Incr Slack updates 1 in 6.518e-06 sec
Full Max Req/Worst Slack updates 1 in 4.008e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.864e-06 sec
