{"vcs1":{"timestamp_begin":1747219414.170502444, "rt":8.20, "ut":8.34, "st":0.57}}
{"vcselab":{"timestamp_begin":1747219422.452766204, "rt":0.37, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1747219422.879201399, "rt":0.43, "ut":0.17, "st":0.24}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747219413.562682942}
{"VCS_COMP_START_TIME": 1747219413.562682942}
{"VCS_COMP_END_TIME": 1747219423.460149009}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 482928}}
{"vcselab": {"peak_mem": 183888}}
