T_1 T_2 F_1 ( void )\r\n{\r\nT_1 clock ;\r\nF_2 () ;\r\nclock = F_3 () ;\r\nF_4 () ;\r\nreturn clock ;\r\n}\r\nT_1 T_2 F_5 ( void )\r\n{\r\nreturn F_6 () ;\r\n}\r\nT_1 T_2 F_7 ( void )\r\n{\r\nT_1 V_1 = V_2 - V_3 ;\r\nreturn ( T_1 ) F_8 ( V_1 ) * 1000ULL ;\r\n}\r\nT_1 T_2 F_9 ( void )\r\n{\r\nunsigned long V_4 ;\r\nint V_5 ;\r\nT_1 V_6 ;\r\nF_10 ( V_4 ) ;\r\nV_5 = F_11 () ;\r\nV_6 = F_12 ( V_5 ) ;\r\nif ( F_13 ( F_14 () ) )\r\ngoto V_7;\r\nF_15 ( & V_8 . V_9 ) ;\r\nif ( ( V_10 ) ( V_6 - V_8 . V_11 ) < 0 )\r\nV_6 = V_8 . V_11 + 1 ;\r\nV_8 . V_11 = V_6 ;\r\nF_16 ( & V_8 . V_9 ) ;\r\nV_7:\r\nF_17 ( V_4 ) ;\r\nreturn V_6 ;\r\n}\r\nT_1 T_2 F_18 ( void )\r\n{\r\nreturn F_19 ( 1 , & V_12 ) ;\r\n}
