# Welcome, 

Myself Ektha.
In this a

- [RISC-V Single Cycle Processor](https://github.com/EkthaReddy/RISC-V-Single-Cycle-Processor)
- [30 Days of Verilog Challenge](https://github.com/EkthaReddy/30-Days-of---Daily-Verilog-Programming-Challenge-)
- [Verilog projects](https://github.com/EkthaReddy/Verilog-projects)
