INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/Documents/GitHub/NUS_SEL_Lab/MTJ_Hardware/MTJ_16/SPI/spi_master/spi_master.srcs/sources_1/new/spi_master_slave_v3_clk_crtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_master_slave
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ADMIN/Documents/GitHub/NUS_SEL_Lab/MTJ_Hardware/MTJ_16/SPI/spi_master/spi_master.srcs/sim_1/new/tb_spi_master_slave_v3_clk_crtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_spi_master_slave
