#-----------------------------------------------------------
# xsim v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct  4 13:54:06 2018
# Process ID: 16380
# Current directory: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog
# Command line: xsim.exe -mode tcl -source {xsim.dir/parta1_4/xsim_script.tcl}
# Log file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog/xsim.log
# Journal file: C:/Users/Patel/Downloads/ECE527/exp/MP3/PartA/solution4/sim/verilog\xsim.jou
#-----------------------------------------------------------
source xsim.dir/parta1_4/xsim_script.tcl
# xsim {parta1_4} -autoloadwcfg -tclbatch {parta1_4.tcl}
Vivado Simulator 2018.2
Time resolution is 1 ps
source parta1_4.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 27 [n/a] @ "125000"
// RTL Simulation : 0 / 27 [n/a] @ "100000145000"
// RTL Simulation : 0 / 27 [n/a] @ "200000155000"
// RTL Simulation : 0 / 27 [n/a] @ "300000165000"
// RTL Simulation : 0 / 27 [n/a] @ "400000175000"
// RTL Simulation : 0 / 27 [n/a] @ "500000185000"
// RTL Simulation : 0 / 27 [n/a] @ "600000195000"
