######################################################################

# Created by Genus(TM) Synthesis Solution 21.19-s055_1 on Thu Jan 02 03:20:32 CET 2025

# This file contains the Genus script for design:BRISC_top_no_io

######################################################################

set_db -quiet information_level 9
set_db -quiet init_lib_search_path /home/christopher/Bit-Serial-RISC-V/syn/soi/models/liberty/
set_db -quiet design_mode_process no_value
set_db -quiet phys_assume_met_fill 0.0
set_db -quiet map_placed_for_route_early_global false
set_db -quiet phys_use_invs_extraction true
set_db -quiet phys_route_time_out 120.0
set_db -quiet capacitance_per_unit_length_mmmc {}
set_db -quiet resistance_per_unit_length_mmmc {}
set_db -quiet runtime_by_stage {{PBS_Generic-Start 0 67 0.0 67.0} {to_generic 125 198 132 205} {first_condense 89 304 132 361} {PBS_Generic_Opt-Post 254 321 258.145645 325.145645} {{PBS_Generic-Postgen HBO Optimizations} 0 321 0.0 325.145645} {PBS_TechMap-Start 0 322 0.0 326.145645} {{PBS_TechMap-Premap HBO Optimizations} 0 322 1.0 327.145645} {second_condense 144 467 175 556} {reify 46 513 84 640} {global_incr_map 32 545 37 678} {{PBS_Techmap-Global Mapping} 224 546 226.72641700000014 553.8720620000001} {{PBS_TechMap-Datapath Postmap Operations} 4 550 4.432860000000119 558.3049220000003} {{PBS_TechMap-Postmap HBO Optimizations} 1 551 0.43358100000000377 558.7385030000003} {{PBS_TechMap-Postmap Clock Gating} 1 552 1.0 559.7385030000003} {{PBS_TechMap-Postmap Cleanup} 19 571 22.92710999999997 582.6656130000002} {PBS_Techmap-Post_MBCI 1 572 0.0 582.6656130000002} {incr_opt 599 1172 633 1344} }
set_db -quiet timing_adjust_tns_of_complex_flops false
set_db -quiet hdl_error_on_latch true
set_db -quiet hdl_error_on_blackbox true
set_db -quiet tinfo_tstamp_file .rs_christopher.tstamp
set_db -quiet metric_enable true
set_db -quiet flow_metrics_snapshot_uuid 6e070487-785f-4535-aac2-8ddf0618d29b
set_db -quiet phys_use_segment_parasitics true
set_db -quiet probabilistic_extraction true
set_db -quiet ple_correlation_factors {1.9000 2.0000}
set_db -quiet maximum_interval_of_vias inf
set_db -quiet layer_aware_buffer true
set_db -quiet interconnect_mode wireload
set_db -quiet wireload_mode enclosed
set_db -quiet operating_conditions operating_condition:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/PVT_1P8V_25C
set_db -quiet wireload_selection none
set_db -quiet operating_condition:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/PVT_1P8V_25C .tree_type balanced_tree
set_db -quiet operating_condition:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/_nominal_ .tree_type balanced_tree
# BEGIN MSV SECTION
# END MSV SECTION
define_clock -name CLK -domain domain_1 -period 9000.0 -divide_period 1 -rise 0 -divide_rise 1 -fall 1 -divide_fall 2 -remove -design design:BRISC_top_no_io port:BRISC_top_no_io/clk
set_db -quiet clock:BRISC_top_no_io/CLK .clock_network_early_latency {200.0 200.0 200.0 200.0}
set_db -quiet clock:BRISC_top_no_io/CLK .clock_network_late_latency {200.0 200.0 200.0 200.0}
set_db -quiet clock:BRISC_top_no_io/CLK .clock_setup_uncertainty {300.0 300.0}
set_db -quiet clock:BRISC_top_no_io/CLK .clock_hold_uncertainty {200.0 200.0}
define_cost_group -design design:BRISC_top_no_io -name CLK
external_delay -accumulate -input {0.0 no_value 0.0 no_value} -clock clock:BRISC_top_no_io/CLK -name create_clock_delay_domain_1_CLK_R_0 port:BRISC_top_no_io/clk
set_db -quiet external_delay:BRISC_top_no_io/create_clock_delay_domain_1_CLK_R_0 .clock_network_latency_included true
external_delay -accumulate -input {no_value 0.0 no_value 0.0} -clock clock:BRISC_top_no_io/CLK -edge_fall -name create_clock_delay_domain_1_CLK_F_0 port:BRISC_top_no_io/clk
set_db -quiet external_delay:BRISC_top_no_io/create_clock_delay_domain_1_CLK_F_0 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del {{port:BRISC_top_no_io/data_addr_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_1_1 {{port:BRISC_top_no_io/data_addr_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_1_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_2_1 {{port:BRISC_top_no_io/data_addr_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_2_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_3_1 {{port:BRISC_top_no_io/data_addr_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_3_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_4_1 {{port:BRISC_top_no_io/data_addr_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_4_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_5_1 {{port:BRISC_top_no_io/data_addr_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_5_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_6_1 {{port:BRISC_top_no_io/data_addr_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_6_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_7_1 {{port:BRISC_top_no_io/data_addr_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_7_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_8_1 {{port:BRISC_top_no_io/data_addr_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_8_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_9_1 {{port:BRISC_top_no_io/data_addr_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_9_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_10_1 {{port:BRISC_top_no_io/data_addr_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_10_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_11_1 {{port:BRISC_top_no_io/data_addr_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_11_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_12_1 {{port:BRISC_top_no_io/data_addr_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_12_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_13_1 {{port:BRISC_top_no_io/data_addr_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_13_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_14_1 {{port:BRISC_top_no_io/data_addr_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_14_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_15_1 {{port:BRISC_top_no_io/data_addr_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_15_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_16_1 {{port:BRISC_top_no_io/data_addr_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_16_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_17_1 {{port:BRISC_top_no_io/data_addr_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_17_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_18_1 {{port:BRISC_top_no_io/data_addr_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_18_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_19_1 {{port:BRISC_top_no_io/data_addr_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_19_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_20_1 {{port:BRISC_top_no_io/data_addr_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_20_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_21_1 {{port:BRISC_top_no_io/data_addr_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_21_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_22_1 {{port:BRISC_top_no_io/data_addr_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_22_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_23_1 {{port:BRISC_top_no_io/data_addr_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_23_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_24_1 {{port:BRISC_top_no_io/data_addr_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_24_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_25_1 {{port:BRISC_top_no_io/data_addr_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_25_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_26_1 {{port:BRISC_top_no_io/data_addr_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_26_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_27_1 {{port:BRISC_top_no_io/data_addr_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_27_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_28_1 {{port:BRISC_top_no_io/data_addr_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_28_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_29_1 {{port:BRISC_top_no_io/data_addr_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_29_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_30_1 {{port:BRISC_top_no_io/data_addr_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_30_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_31_1 {{port:BRISC_top_no_io/data_addr_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_31_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_32_1 port:BRISC_top_no_io/we_wire_out
set_db -quiet external_delay:BRISC_top_no_io/ou_del_32_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_33_1 {{port:BRISC_top_no_io/data4mem_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_33_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_34_1 {{port:BRISC_top_no_io/data4mem_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_34_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_35_1 {{port:BRISC_top_no_io/data4mem_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_35_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_36_1 {{port:BRISC_top_no_io/data4mem_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_36_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_37_1 {{port:BRISC_top_no_io/data4mem_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_37_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_38_1 {{port:BRISC_top_no_io/data4mem_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_38_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_39_1 {{port:BRISC_top_no_io/data4mem_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_39_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_40_1 {{port:BRISC_top_no_io/data4mem_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_40_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_41_1 {{port:BRISC_top_no_io/data4mem_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_41_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_42_1 {{port:BRISC_top_no_io/data4mem_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_42_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_43_1 {{port:BRISC_top_no_io/data4mem_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_43_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_44_1 {{port:BRISC_top_no_io/data4mem_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_44_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_45_1 {{port:BRISC_top_no_io/data4mem_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_45_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_46_1 {{port:BRISC_top_no_io/data4mem_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_46_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_47_1 {{port:BRISC_top_no_io/data4mem_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_47_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_48_1 {{port:BRISC_top_no_io/data4mem_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_48_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_49_1 {{port:BRISC_top_no_io/data4mem_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_49_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_50_1 {{port:BRISC_top_no_io/data4mem_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_50_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_51_1 {{port:BRISC_top_no_io/data4mem_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_51_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_52_1 {{port:BRISC_top_no_io/data4mem_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_52_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_53_1 {{port:BRISC_top_no_io/data4mem_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_53_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_54_1 {{port:BRISC_top_no_io/data4mem_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_54_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_55_1 {{port:BRISC_top_no_io/data4mem_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_55_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_56_1 {{port:BRISC_top_no_io/data4mem_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_56_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_57_1 {{port:BRISC_top_no_io/data4mem_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_57_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_58_1 {{port:BRISC_top_no_io/data4mem_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_58_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_59_1 {{port:BRISC_top_no_io/data4mem_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_59_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_60_1 {{port:BRISC_top_no_io/data4mem_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_60_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_61_1 {{port:BRISC_top_no_io/data4mem_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_61_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_62_1 {{port:BRISC_top_no_io/data4mem_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_62_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_63_1 {{port:BRISC_top_no_io/data4mem_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_63_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_64_1 {{port:BRISC_top_no_io/data4mem_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_64_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_65_1 {{port:BRISC_top_no_io/data2mem_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_65_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_66_1 {{port:BRISC_top_no_io/data2mem_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_66_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_67_1 {{port:BRISC_top_no_io/data2mem_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_67_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_68_1 {{port:BRISC_top_no_io/data2mem_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_68_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_69_1 {{port:BRISC_top_no_io/data2mem_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_69_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_70_1 {{port:BRISC_top_no_io/data2mem_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_70_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_71_1 {{port:BRISC_top_no_io/data2mem_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_71_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_72_1 {{port:BRISC_top_no_io/data2mem_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_72_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_73_1 {{port:BRISC_top_no_io/data2mem_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_73_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_74_1 {{port:BRISC_top_no_io/data2mem_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_74_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_75_1 {{port:BRISC_top_no_io/data2mem_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_75_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_76_1 {{port:BRISC_top_no_io/data2mem_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_76_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_77_1 {{port:BRISC_top_no_io/data2mem_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_77_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_78_1 {{port:BRISC_top_no_io/data2mem_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_78_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_79_1 {{port:BRISC_top_no_io/data2mem_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_79_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_80_1 {{port:BRISC_top_no_io/data2mem_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_80_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_81_1 {{port:BRISC_top_no_io/data2mem_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_81_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_82_1 {{port:BRISC_top_no_io/data2mem_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_82_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_83_1 {{port:BRISC_top_no_io/data2mem_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_83_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_84_1 {{port:BRISC_top_no_io/data2mem_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_84_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_85_1 {{port:BRISC_top_no_io/data2mem_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_85_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_86_1 {{port:BRISC_top_no_io/data2mem_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_86_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_87_1 {{port:BRISC_top_no_io/data2mem_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_87_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_88_1 {{port:BRISC_top_no_io/data2mem_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_88_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_89_1 {{port:BRISC_top_no_io/data2mem_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_89_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_90_1 {{port:BRISC_top_no_io/data2mem_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_90_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_91_1 {{port:BRISC_top_no_io/data2mem_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_91_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_92_1 {{port:BRISC_top_no_io/data2mem_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_92_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_93_1 {{port:BRISC_top_no_io/data2mem_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_93_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_94_1 {{port:BRISC_top_no_io/data2mem_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_94_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_95_1 {{port:BRISC_top_no_io/data2mem_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_95_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_96_1 {{port:BRISC_top_no_io/data2mem_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_96_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_97_1 {{port:BRISC_top_no_io/data4io_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_97_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_98_1 {{port:BRISC_top_no_io/data4io_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_98_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_99_1 {{port:BRISC_top_no_io/data4io_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_99_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_100_1 {{port:BRISC_top_no_io/data4io_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_100_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_101_1 {{port:BRISC_top_no_io/data4io_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_101_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_102_1 {{port:BRISC_top_no_io/data4io_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_102_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_103_1 {{port:BRISC_top_no_io/data4io_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_103_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_104_1 {{port:BRISC_top_no_io/data4io_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_104_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_105_1 {{port:BRISC_top_no_io/data4io_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_105_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_106_1 {{port:BRISC_top_no_io/data4io_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_106_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_107_1 {{port:BRISC_top_no_io/data4io_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_107_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_108_1 {{port:BRISC_top_no_io/data4io_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_108_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_109_1 {{port:BRISC_top_no_io/data4io_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_109_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_110_1 {{port:BRISC_top_no_io/data4io_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_110_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_111_1 {{port:BRISC_top_no_io/data4io_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_111_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_112_1 {{port:BRISC_top_no_io/data4io_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_112_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_113_1 {{port:BRISC_top_no_io/data4io_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_113_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_114_1 {{port:BRISC_top_no_io/data4io_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_114_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_115_1 {{port:BRISC_top_no_io/data4io_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_115_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_116_1 {{port:BRISC_top_no_io/data4io_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_116_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_117_1 {{port:BRISC_top_no_io/data4io_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_117_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_118_1 {{port:BRISC_top_no_io/data4io_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_118_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_119_1 {{port:BRISC_top_no_io/data4io_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_119_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_120_1 {{port:BRISC_top_no_io/data4io_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_120_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_121_1 {{port:BRISC_top_no_io/data4io_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_121_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_122_1 {{port:BRISC_top_no_io/data4io_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_122_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_123_1 {{port:BRISC_top_no_io/data4io_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_123_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_124_1 {{port:BRISC_top_no_io/data4io_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_124_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_125_1 {{port:BRISC_top_no_io/data4io_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_125_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_126_1 {{port:BRISC_top_no_io/data4io_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_126_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_127_1 {{port:BRISC_top_no_io/data4io_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_127_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_128_1 {{port:BRISC_top_no_io/data4io_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_128_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_129_1 {{port:BRISC_top_no_io/data2io_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_129_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_130_1 {{port:BRISC_top_no_io/data2io_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_130_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_131_1 {{port:BRISC_top_no_io/data2io_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_131_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_132_1 {{port:BRISC_top_no_io/data2io_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_132_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_133_1 {{port:BRISC_top_no_io/data2io_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_133_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_134_1 {{port:BRISC_top_no_io/data2io_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_134_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_135_1 {{port:BRISC_top_no_io/data2io_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_135_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_136_1 {{port:BRISC_top_no_io/data2io_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_136_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_137_1 {{port:BRISC_top_no_io/data2io_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_137_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_138_1 {{port:BRISC_top_no_io/data2io_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_138_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_139_1 {{port:BRISC_top_no_io/data2io_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_139_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_140_1 {{port:BRISC_top_no_io/data2io_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_140_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_141_1 {{port:BRISC_top_no_io/data2io_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_141_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_142_1 {{port:BRISC_top_no_io/data2io_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_142_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_143_1 {{port:BRISC_top_no_io/data2io_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_143_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_144_1 {{port:BRISC_top_no_io/data2io_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_144_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_145_1 {{port:BRISC_top_no_io/data2io_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_145_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_146_1 {{port:BRISC_top_no_io/data2io_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_146_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_147_1 {{port:BRISC_top_no_io/data2io_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_147_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_148_1 {{port:BRISC_top_no_io/data2io_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_148_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_149_1 {{port:BRISC_top_no_io/data2io_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_149_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_150_1 {{port:BRISC_top_no_io/data2io_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_150_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_151_1 {{port:BRISC_top_no_io/data2io_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_151_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_152_1 {{port:BRISC_top_no_io/data2io_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_152_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_153_1 {{port:BRISC_top_no_io/data2io_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_153_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_154_1 {{port:BRISC_top_no_io/data2io_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_154_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_155_1 {{port:BRISC_top_no_io/data2io_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_155_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_156_1 {{port:BRISC_top_no_io/data2io_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_156_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_157_1 {{port:BRISC_top_no_io/data2io_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_157_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_158_1 {{port:BRISC_top_no_io/data2io_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_158_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_159_1 {{port:BRISC_top_no_io/data2io_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_159_1 .clock_network_latency_included true
external_delay -accumulate -output {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name ou_del_160_1 {{port:BRISC_top_no_io/data2io_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_160_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_161_1 {{port:BRISC_top_no_io/data_addr_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_161_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_162_1 {{port:BRISC_top_no_io/data_addr_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_162_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_163_1 {{port:BRISC_top_no_io/data_addr_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_163_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_164_1 {{port:BRISC_top_no_io/data_addr_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_164_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_165_1 {{port:BRISC_top_no_io/data_addr_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_165_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_166_1 {{port:BRISC_top_no_io/data_addr_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_166_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_167_1 {{port:BRISC_top_no_io/data_addr_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_167_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_168_1 {{port:BRISC_top_no_io/data_addr_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_168_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_169_1 {{port:BRISC_top_no_io/data_addr_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_169_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_170_1 {{port:BRISC_top_no_io/data_addr_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_170_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_171_1 {{port:BRISC_top_no_io/data_addr_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_171_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_172_1 {{port:BRISC_top_no_io/data_addr_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_172_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_173_1 {{port:BRISC_top_no_io/data_addr_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_173_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_174_1 {{port:BRISC_top_no_io/data_addr_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_174_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_175_1 {{port:BRISC_top_no_io/data_addr_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_175_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_176_1 {{port:BRISC_top_no_io/data_addr_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_176_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_177_1 {{port:BRISC_top_no_io/data_addr_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_177_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_178_1 {{port:BRISC_top_no_io/data_addr_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_178_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_179_1 {{port:BRISC_top_no_io/data_addr_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_179_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_180_1 {{port:BRISC_top_no_io/data_addr_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_180_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_181_1 {{port:BRISC_top_no_io/data_addr_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_181_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_182_1 {{port:BRISC_top_no_io/data_addr_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_182_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_183_1 {{port:BRISC_top_no_io/data_addr_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_183_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_184_1 {{port:BRISC_top_no_io/data_addr_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_184_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_185_1 {{port:BRISC_top_no_io/data_addr_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_185_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_186_1 {{port:BRISC_top_no_io/data_addr_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_186_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_187_1 {{port:BRISC_top_no_io/data_addr_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_187_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_188_1 {{port:BRISC_top_no_io/data_addr_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_188_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_189_1 {{port:BRISC_top_no_io/data_addr_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_189_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_190_1 {{port:BRISC_top_no_io/data_addr_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_190_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_191_1 {{port:BRISC_top_no_io/data_addr_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_191_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_192_1 {{port:BRISC_top_no_io/data_addr_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_192_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_193_1 port:BRISC_top_no_io/we_wire_out
set_db -quiet external_delay:BRISC_top_no_io/ou_del_193_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_194_1 {{port:BRISC_top_no_io/data4mem_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_194_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_195_1 {{port:BRISC_top_no_io/data4mem_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_195_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_196_1 {{port:BRISC_top_no_io/data4mem_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_196_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_197_1 {{port:BRISC_top_no_io/data4mem_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_197_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_198_1 {{port:BRISC_top_no_io/data4mem_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_198_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_199_1 {{port:BRISC_top_no_io/data4mem_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_199_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_200_1 {{port:BRISC_top_no_io/data4mem_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_200_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_201_1 {{port:BRISC_top_no_io/data4mem_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_201_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_202_1 {{port:BRISC_top_no_io/data4mem_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_202_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_203_1 {{port:BRISC_top_no_io/data4mem_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_203_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_204_1 {{port:BRISC_top_no_io/data4mem_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_204_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_205_1 {{port:BRISC_top_no_io/data4mem_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_205_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_206_1 {{port:BRISC_top_no_io/data4mem_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_206_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_207_1 {{port:BRISC_top_no_io/data4mem_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_207_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_208_1 {{port:BRISC_top_no_io/data4mem_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_208_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_209_1 {{port:BRISC_top_no_io/data4mem_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_209_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_210_1 {{port:BRISC_top_no_io/data4mem_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_210_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_211_1 {{port:BRISC_top_no_io/data4mem_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_211_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_212_1 {{port:BRISC_top_no_io/data4mem_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_212_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_213_1 {{port:BRISC_top_no_io/data4mem_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_213_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_214_1 {{port:BRISC_top_no_io/data4mem_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_214_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_215_1 {{port:BRISC_top_no_io/data4mem_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_215_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_216_1 {{port:BRISC_top_no_io/data4mem_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_216_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_217_1 {{port:BRISC_top_no_io/data4mem_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_217_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_218_1 {{port:BRISC_top_no_io/data4mem_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_218_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_219_1 {{port:BRISC_top_no_io/data4mem_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_219_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_220_1 {{port:BRISC_top_no_io/data4mem_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_220_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_221_1 {{port:BRISC_top_no_io/data4mem_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_221_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_222_1 {{port:BRISC_top_no_io/data4mem_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_222_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_223_1 {{port:BRISC_top_no_io/data4mem_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_223_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_224_1 {{port:BRISC_top_no_io/data4mem_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_224_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_225_1 {{port:BRISC_top_no_io/data4mem_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_225_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_226_1 {{port:BRISC_top_no_io/data2mem_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_226_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_227_1 {{port:BRISC_top_no_io/data2mem_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_227_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_228_1 {{port:BRISC_top_no_io/data2mem_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_228_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_229_1 {{port:BRISC_top_no_io/data2mem_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_229_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_230_1 {{port:BRISC_top_no_io/data2mem_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_230_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_231_1 {{port:BRISC_top_no_io/data2mem_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_231_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_232_1 {{port:BRISC_top_no_io/data2mem_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_232_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_233_1 {{port:BRISC_top_no_io/data2mem_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_233_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_234_1 {{port:BRISC_top_no_io/data2mem_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_234_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_235_1 {{port:BRISC_top_no_io/data2mem_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_235_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_236_1 {{port:BRISC_top_no_io/data2mem_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_236_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_237_1 {{port:BRISC_top_no_io/data2mem_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_237_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_238_1 {{port:BRISC_top_no_io/data2mem_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_238_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_239_1 {{port:BRISC_top_no_io/data2mem_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_239_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_240_1 {{port:BRISC_top_no_io/data2mem_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_240_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_241_1 {{port:BRISC_top_no_io/data2mem_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_241_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_242_1 {{port:BRISC_top_no_io/data2mem_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_242_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_243_1 {{port:BRISC_top_no_io/data2mem_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_243_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_244_1 {{port:BRISC_top_no_io/data2mem_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_244_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_245_1 {{port:BRISC_top_no_io/data2mem_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_245_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_246_1 {{port:BRISC_top_no_io/data2mem_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_246_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_247_1 {{port:BRISC_top_no_io/data2mem_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_247_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_248_1 {{port:BRISC_top_no_io/data2mem_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_248_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_249_1 {{port:BRISC_top_no_io/data2mem_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_249_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_250_1 {{port:BRISC_top_no_io/data2mem_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_250_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_251_1 {{port:BRISC_top_no_io/data2mem_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_251_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_252_1 {{port:BRISC_top_no_io/data2mem_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_252_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_253_1 {{port:BRISC_top_no_io/data2mem_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_253_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_254_1 {{port:BRISC_top_no_io/data2mem_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_254_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_255_1 {{port:BRISC_top_no_io/data2mem_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_255_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_256_1 {{port:BRISC_top_no_io/data2mem_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_256_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_257_1 {{port:BRISC_top_no_io/data2mem_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_257_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_258_1 {{port:BRISC_top_no_io/data4io_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_258_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_259_1 {{port:BRISC_top_no_io/data4io_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_259_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_260_1 {{port:BRISC_top_no_io/data4io_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_260_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_261_1 {{port:BRISC_top_no_io/data4io_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_261_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_262_1 {{port:BRISC_top_no_io/data4io_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_262_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_263_1 {{port:BRISC_top_no_io/data4io_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_263_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_264_1 {{port:BRISC_top_no_io/data4io_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_264_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_265_1 {{port:BRISC_top_no_io/data4io_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_265_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_266_1 {{port:BRISC_top_no_io/data4io_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_266_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_267_1 {{port:BRISC_top_no_io/data4io_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_267_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_268_1 {{port:BRISC_top_no_io/data4io_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_268_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_269_1 {{port:BRISC_top_no_io/data4io_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_269_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_270_1 {{port:BRISC_top_no_io/data4io_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_270_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_271_1 {{port:BRISC_top_no_io/data4io_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_271_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_272_1 {{port:BRISC_top_no_io/data4io_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_272_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_273_1 {{port:BRISC_top_no_io/data4io_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_273_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_274_1 {{port:BRISC_top_no_io/data4io_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_274_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_275_1 {{port:BRISC_top_no_io/data4io_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_275_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_276_1 {{port:BRISC_top_no_io/data4io_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_276_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_277_1 {{port:BRISC_top_no_io/data4io_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_277_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_278_1 {{port:BRISC_top_no_io/data4io_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_278_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_279_1 {{port:BRISC_top_no_io/data4io_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_279_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_280_1 {{port:BRISC_top_no_io/data4io_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_280_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_281_1 {{port:BRISC_top_no_io/data4io_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_281_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_282_1 {{port:BRISC_top_no_io/data4io_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_282_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_283_1 {{port:BRISC_top_no_io/data4io_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_283_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_284_1 {{port:BRISC_top_no_io/data4io_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_284_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_285_1 {{port:BRISC_top_no_io/data4io_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_285_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_286_1 {{port:BRISC_top_no_io/data4io_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_286_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_287_1 {{port:BRISC_top_no_io/data4io_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_287_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_288_1 {{port:BRISC_top_no_io/data4io_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_288_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_289_1 {{port:BRISC_top_no_io/data4io_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_289_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_290_1 {{port:BRISC_top_no_io/data2io_wire_out[31]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_290_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_291_1 {{port:BRISC_top_no_io/data2io_wire_out[30]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_291_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_292_1 {{port:BRISC_top_no_io/data2io_wire_out[29]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_292_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_293_1 {{port:BRISC_top_no_io/data2io_wire_out[28]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_293_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_294_1 {{port:BRISC_top_no_io/data2io_wire_out[27]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_294_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_295_1 {{port:BRISC_top_no_io/data2io_wire_out[26]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_295_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_296_1 {{port:BRISC_top_no_io/data2io_wire_out[25]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_296_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_297_1 {{port:BRISC_top_no_io/data2io_wire_out[24]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_297_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_298_1 {{port:BRISC_top_no_io/data2io_wire_out[23]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_298_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_299_1 {{port:BRISC_top_no_io/data2io_wire_out[22]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_299_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_300_1 {{port:BRISC_top_no_io/data2io_wire_out[21]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_300_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_301_1 {{port:BRISC_top_no_io/data2io_wire_out[20]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_301_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_302_1 {{port:BRISC_top_no_io/data2io_wire_out[19]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_302_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_303_1 {{port:BRISC_top_no_io/data2io_wire_out[18]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_303_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_304_1 {{port:BRISC_top_no_io/data2io_wire_out[17]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_304_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_305_1 {{port:BRISC_top_no_io/data2io_wire_out[16]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_305_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_306_1 {{port:BRISC_top_no_io/data2io_wire_out[15]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_306_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_307_1 {{port:BRISC_top_no_io/data2io_wire_out[14]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_307_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_308_1 {{port:BRISC_top_no_io/data2io_wire_out[13]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_308_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_309_1 {{port:BRISC_top_no_io/data2io_wire_out[12]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_309_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_310_1 {{port:BRISC_top_no_io/data2io_wire_out[11]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_310_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_311_1 {{port:BRISC_top_no_io/data2io_wire_out[10]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_311_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_312_1 {{port:BRISC_top_no_io/data2io_wire_out[9]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_312_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_313_1 {{port:BRISC_top_no_io/data2io_wire_out[8]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_313_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_314_1 {{port:BRISC_top_no_io/data2io_wire_out[7]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_314_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_315_1 {{port:BRISC_top_no_io/data2io_wire_out[6]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_315_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_316_1 {{port:BRISC_top_no_io/data2io_wire_out[5]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_316_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_317_1 {{port:BRISC_top_no_io/data2io_wire_out[4]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_317_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_318_1 {{port:BRISC_top_no_io/data2io_wire_out[3]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_318_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_319_1 {{port:BRISC_top_no_io/data2io_wire_out[2]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_319_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_320_1 {{port:BRISC_top_no_io/data2io_wire_out[1]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_320_1 .clock_network_latency_included true
external_delay -accumulate -output {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name ou_del_321_1 {{port:BRISC_top_no_io/data2io_wire_out[0]}}
set_db -quiet external_delay:BRISC_top_no_io/ou_del_321_1 .clock_network_latency_included true
external_delay -accumulate -input {no_value no_value 200.0 200.0} -clock clock:BRISC_top_no_io/CLK -name in_del {{port:BRISC_top_no_io/reset[0]}}
set_db -quiet external_delay:BRISC_top_no_io/in_del .clock_network_latency_included true
external_delay -accumulate -input {100.0 100.0 no_value no_value} -clock clock:BRISC_top_no_io/CLK -name in_del_321_1 {{port:BRISC_top_no_io/reset[0]}}
set_db -quiet external_delay:BRISC_top_no_io/in_del_321_1 .clock_network_latency_included true
path_group -paths [specify_paths -lenient -to clock:BRISC_top_no_io/CLK]  -name CLK -group cost_group:BRISC_top_no_io/CLK -user_priority -1047552
path_disable -paths [specify_paths -lenient -from {port:BRISC_top_no_io/reset[0]}]  -name dis_1 -user_priority -770048
# BEGIN DFT SECTION
set_db -quiet dft_scan_style muxed_scan
set_db -quiet dft_scanbit_waveform_analysis false
# END DFT SECTION
set_db -quiet design:BRISC_top_no_io .seq_reason_deleted_internal {{{U4/U0/FIFO_s_data[16]} unloaded {U4/U0/FIFO_s_data[16]}} {{U4/U0/FIFO_s_data[17]} unloaded {U4/U0/FIFO_s_data[17]}} {{U4/U0/FIFO_s_data[18]} unloaded {U4/U0/FIFO_s_data[18]}} {{U4/U0/FIFO_s_data[19]} unloaded {U4/U0/FIFO_s_data[19]}} {{U4/U0/FIFO_s_data[20]} unloaded {U4/U0/FIFO_s_data[20]}} {{U4/U0/FIFO_s_data[21]} unloaded {U4/U0/FIFO_s_data[21]}} {{U4/U0/FIFO_s_data[22]} unloaded {U4/U0/FIFO_s_data[22]}} {{U4/U0/FIFO_s_data[23]} unloaded {U4/U0/FIFO_s_data[23]}} {{U4/U0/FIFO_s_data[24]} unloaded {U4/U0/FIFO_s_data[24]}} {{U4/U0/FIFO_s_data[25]} unloaded {U4/U0/FIFO_s_data[25]}} {{U4/U0/FIFO_s_data[26]} unloaded {U4/U0/FIFO_s_data[26]}} {{U4/U0/FIFO_s_data[27]} unloaded {U4/U0/FIFO_s_data[27]}} {{U4/U0/FIFO_s_data[28]} unloaded {U4/U0/FIFO_s_data[28]}} {{U4/U0/FIFO_s_data[29]} unloaded {U4/U0/FIFO_s_data[29]}} {{U4/U0/FIFO_s_data[30]} unloaded {U4/U0/FIFO_s_data[30]}} {{U4/U0/shift_imm_internal_reg[0]} unloaded {U4/U0/shift_imm_internal[0]}} {{U4/U0/shift_imm_internal_reg[1]} unloaded {U4/U0/shift_imm_internal[1]}} {{U4/U0/shift_imm_internal_reg[2]} unloaded {U4/U0/shift_imm_internal[2]}} {{U4/U0/shift_imm_internal_reg[3]} unloaded {U4/U0/shift_imm_internal[3]}} {{U4/U0/shift_imm_internal_reg[4]} unloaded {U4/U0/shift_imm_internal[4]}} {{U4/result_ready_execution_reg[0]} {{merged with U4/execution_enable_reset_reg[0]}} {U4/result_ready_execution[0]} {U4/execution_enable_reset[0]}} {{U4/writeback_enable_reset_reg[0]} {{merged with U4/load_writeback_enable_reset2_reg[0]}} {U4/writeback_enable_reset[0]} {U4/load_writeback_enable_reset2[0]}} {{U4/writeback_enable_reg[0]} {{merged with U4/need_writeback_reset_reg[0]}} {U4/writeback_enable[0]} {U4/need_writeback_reset[0]}} {{U4/U0_branch_bus_internal_reg[12]} {{constant 0}} {U4/U0/branch_bus_internal[12]}} {{U4/U0_branch_bus_internal_reg[13]} {{constant 0}} {U4/U0/branch_bus_internal[13]}} {{U4/U0_branch_bus_internal_reg[14]} {{constant 0}} {U4/U0/branch_bus_internal[14]}} {{U4/U0_branch_bus_internal_reg[15]} {{constant 0}} {U4/U0/branch_bus_internal[15]}} {{U4/U0_branch_bus_internal_reg[16]} {{constant 0}} {U4/U0/branch_bus_internal[16]}} {{U4/U0_branch_bus_internal_reg[17]} {{constant 0}} {U4/U0/branch_bus_internal[17]}} {{U4/U0_branch_bus_internal_reg[18]} {{constant 0}} {U4/U0/branch_bus_internal[18]}} {{U4/U0_branch_bus_internal_reg[19]} {{constant 0}} {U4/U0/branch_bus_internal[19]}} {{U4/U0_branch_bus_internal_reg[20]} {{constant 0}} {U4/U0/branch_bus_internal[20]}} {{U4/U0_branch_bus_internal_reg[21]} {{constant 0}} {U4/U0/branch_bus_internal[21]}} {{U4/U0_branch_bus_internal_reg[22]} {{constant 0}} {U4/U0/branch_bus_internal[22]}} {{U4/U0_branch_bus_internal_reg[23]} {{constant 0}} {U4/U0/branch_bus_internal[23]}} {{U4/U0_branch_bus_internal_reg[24]} {{constant 0}} {U4/U0/branch_bus_internal[24]}} {{U4/U0_branch_bus_internal_reg[25]} {{constant 0}} {U4/U0/branch_bus_internal[25]}} {{U4/U0_branch_bus_internal_reg[26]} {{constant 0}} {U4/U0/branch_bus_internal[26]}} {{U4/U0_branch_bus_internal_reg[27]} {{constant 0}} {U4/U0/branch_bus_internal[27]}} {{U4/U0_branch_bus_internal_reg[28]} {{constant 0}} {U4/U0/branch_bus_internal[28]}} {{U4/U0_branch_bus_internal_reg[29]} {{constant 0}} {U4/U0/branch_bus_internal[29]}} {{U4/U0_branch_bus_internal_reg[30]} {{constant 0}} {U4/U0/branch_bus_internal[30]}} {{U4/U0_branch_bus_internal_reg[31]} {{constant 0}} {U4/U0/branch_bus_internal[31]}} {{U4/U0_lui_result_internal_reg[0]} {{constant 0}} {U4/U0/lui_result_internal[0]}} {{U4/U0_lui_result_internal_reg[1]} {{constant 0}} {U4/U0/lui_result_internal[1]}} {{U4/U0_lui_result_internal_reg[2]} {{constant 0}} {U4/U0/lui_result_internal[2]}} {{U4/U0_lui_result_internal_reg[3]} {{constant 0}} {U4/U0/lui_result_internal[3]}} {{U4/U0_lui_result_internal_reg[4]} {{constant 0}} {U4/U0/lui_result_internal[4]}} {{U4/U0_lui_result_internal_reg[5]} {{constant 0}} {U4/U0/lui_result_internal[5]}} {{U4/U0_lui_result_internal_reg[6]} {{constant 0}} {U4/U0/lui_result_internal[6]}} {{U4/U0_lui_result_internal_reg[7]} {{constant 0}} {U4/U0/lui_result_internal[7]}} {{U4/U0_lui_result_internal_reg[8]} {{constant 0}} {U4/U0/lui_result_internal[8]}} {{U4/U0_lui_result_internal_reg[9]} {{constant 0}} {U4/U0/lui_result_internal[9]}} {{U4/U0_lui_result_internal_reg[10]} {{constant 0}} {U4/U0/lui_result_internal[10]}} {{U4/U0_lui_result_internal_reg[11]} {{constant 0}} {U4/U0/lui_result_internal[11]}} {{U3/counter_reg[0]} {{constant 0(*)}} {U3/counter[0]}} {{U3_counter_reg[0]} unloaded {U3/counter[0]}} {{U4/U0_send_clk_internal_reg[0]} {{constant 1}} {U4/U0/send_clk_internal[0]}} {{U4/U0_load_result_internal_reg[31]} {{merged with U4/U0_load_result_internal_reg[30]}} {U4/U0/load_result_internal[31]} {U4/U0/load_result_internal[30]}} {{U4/U0_op2_alt_internal_reg[30]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[30]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[29]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[29]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[28]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[28]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[27]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[27]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[26]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[26]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[25]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[25]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[24]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[24]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[23]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[23]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[22]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[22]} {U4/U0/op2_alt_internal[31]}} {{U4/U0_op2_alt_internal_reg[21]} {{merged with U4/U0_op2_alt_internal_reg[31]}} {U4/U0/op2_alt_internal[21]} {U4/U0/op2_alt_internal[31]}}}
set_db -quiet design:BRISC_top_no_io .qos_by_stage {{to_generic {wns -11111111} {tns -111111111} {vep -111111111} {area 34490548} {cell_count 16380} {utilization  0.00} {runtime 125 198 132 205} }{first_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 32070213} {cell_count 22126} {utilization  0.00} {runtime 89 304 132 361} }{second_condense {wns -11111111} {tns -111111111} {vep -111111111} {area 29367144} {cell_count 19951} {utilization  0.00} {runtime 144 467 175 556} }{reify {wns -15780} {tns 9496347} {vep 1498} {area 20329440} {cell_count 23282} {utilization  0.00} {runtime 46 513 84 640} }{global_incr_map {wns -15867} {tns 10350361} {vep 1498} {area 18239680} {cell_count 19102} {utilization  0.00} {runtime 32 545 37 678} }{incr_opt {wns -12159} {tns 8428160} {vep 1496} {area 18933760} {cell_count 20162} {utilization  0.00} {runtime 599 1172 633 1344} }}
set_db -quiet design:BRISC_top_no_io .seq_mbci_coverage 0.0
set_db -quiet design:BRISC_top_no_io .hdl_user_name BRISC_top_no_io
set_db -quiet design:BRISC_top_no_io .hdl_filelist {{default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/program_package.vhdl} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/types_pkg.vhd} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/CiscV.vhdl} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/bs_interface.vhd} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/BRISC_top_no_io.vhdl} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}}}
set_db -quiet design:BRISC_top_no_io .seq_reason_deleted {{{U4/U0/FIFO_s_data[16]} unloaded} {{U4/U0/FIFO_s_data[17]} unloaded} {{U4/U0/FIFO_s_data[18]} unloaded} {{U4/U0/FIFO_s_data[19]} unloaded} {{U4/U0/FIFO_s_data[20]} unloaded} {{U4/U0/FIFO_s_data[21]} unloaded} {{U4/U0/FIFO_s_data[22]} unloaded} {{U4/U0/FIFO_s_data[23]} unloaded} {{U4/U0/FIFO_s_data[24]} unloaded} {{U4/U0/FIFO_s_data[25]} unloaded} {{U4/U0/FIFO_s_data[26]} unloaded} {{U4/U0/FIFO_s_data[27]} unloaded} {{U4/U0/FIFO_s_data[28]} unloaded} {{U4/U0/FIFO_s_data[29]} unloaded} {{U4/U0/FIFO_s_data[30]} unloaded} {{U4/U0/shift_imm_internal_reg[0]} unloaded} {{U4/U0/shift_imm_internal_reg[1]} unloaded} {{U4/U0/shift_imm_internal_reg[2]} unloaded} {{U4/U0/shift_imm_internal_reg[3]} unloaded} {{U4/U0/shift_imm_internal_reg[4]} unloaded} {{U4/result_ready_execution_reg[0]} {{merged with U4/execution_enable_reset_reg[0]}}} {{U4/writeback_enable_reset_reg[0]} {{merged with U4/load_writeback_enable_reset2_reg[0]}}} {{U4/writeback_enable_reg[0]} {{merged with U4/need_writeback_reset_reg[0]}}} {{U4/U0_branch_bus_internal_reg[12]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[13]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[14]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[15]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[16]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[17]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[18]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[19]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[20]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[21]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[22]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[23]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[24]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[25]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[26]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[27]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[28]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[29]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[30]} {{constant 0}}} {{U4/U0_branch_bus_internal_reg[31]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[0]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[1]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[2]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[3]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[4]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[5]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[6]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[7]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[8]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[9]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[10]} {{constant 0}}} {{U4/U0_lui_result_internal_reg[11]} {{constant 0}}} {{U3/counter_reg[0]} {{constant 0(*)}}} {{U3_counter_reg[0]} unloaded} {{U4/U0_send_clk_internal_reg[0]} {{constant 1}}} {{U4/U0_load_result_internal_reg[31]} {{merged with U4/U0_load_result_internal_reg[30]}}} {{U4/U0_op2_alt_internal_reg[30]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[29]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[28]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[27]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[26]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[25]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[24]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[23]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[22]} {{merged with U4/U0_op2_alt_internal_reg[31]}}} {{U4/U0_op2_alt_internal_reg[21]} {{merged with U4/U0_op2_alt_internal_reg[31]}}}}
set_db -quiet design:BRISC_top_no_io .verification_directory fv/BRISC_top_no_io
set_db -quiet design:BRISC_top_no_io .lp_clock_gating_max_flops inf
set_db -quiet port:BRISC_top_no_io/clk .driver_pin_rise_min lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet port:BRISC_top_no_io/clk .driver_pin_fall_min lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet port:BRISC_top_no_io/clk .driver_pin_rise_max lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet port:BRISC_top_no_io/clk .driver_pin_fall_max lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet port:BRISC_top_no_io/clk .original_name clk
set_db -quiet {port:BRISC_top_no_io/reset[0]} .driver_pin_rise_min lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet {port:BRISC_top_no_io/reset[0]} .driver_pin_fall_min lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet {port:BRISC_top_no_io/reset[0]} .driver_pin_rise_max lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet {port:BRISC_top_no_io/reset[0]} .driver_pin_fall_max lib_pin:default_emulate_libset_max/KISTA_SOI_STDLIB2_CCS_TT/BUFX2/Y
set_db -quiet {port:BRISC_top_no_io/reset[0]} .original_name {reset[0]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[31]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[31]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[31]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[31]} .original_name {data_addr_wire_out[31]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[31]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[30]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[30]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[30]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[30]} .original_name {data_addr_wire_out[30]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[30]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[29]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[29]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[29]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[29]} .original_name {data_addr_wire_out[29]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[29]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[28]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[28]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[28]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[28]} .original_name {data_addr_wire_out[28]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[28]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[27]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[27]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[27]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[27]} .original_name {data_addr_wire_out[27]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[27]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[26]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[26]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[26]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[26]} .original_name {data_addr_wire_out[26]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[26]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[25]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[25]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[25]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[25]} .original_name {data_addr_wire_out[25]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[25]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[24]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[24]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[24]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[24]} .original_name {data_addr_wire_out[24]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[24]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[23]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[23]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[23]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[23]} .original_name {data_addr_wire_out[23]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[23]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[22]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[22]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[22]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[22]} .original_name {data_addr_wire_out[22]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[22]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[21]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[21]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[21]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[21]} .original_name {data_addr_wire_out[21]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[21]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[20]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[20]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[20]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[20]} .original_name {data_addr_wire_out[20]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[20]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[19]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[19]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[19]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[19]} .original_name {data_addr_wire_out[19]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[19]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[18]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[18]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[18]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[18]} .original_name {data_addr_wire_out[18]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[18]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[17]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[17]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[17]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[17]} .original_name {data_addr_wire_out[17]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[17]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[16]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[16]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[16]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[16]} .original_name {data_addr_wire_out[16]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[16]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[15]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[15]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[15]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[15]} .original_name {data_addr_wire_out[15]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[15]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[14]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[14]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[14]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[14]} .original_name {data_addr_wire_out[14]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[14]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[13]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[13]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[13]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[13]} .original_name {data_addr_wire_out[13]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[13]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[12]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[12]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[12]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[12]} .original_name {data_addr_wire_out[12]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[12]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[11]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[11]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[11]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[11]} .original_name {data_addr_wire_out[11]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[11]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[10]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[10]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[10]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[10]} .original_name {data_addr_wire_out[10]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[10]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[9]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[9]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[9]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[9]} .original_name {data_addr_wire_out[9]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[9]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[8]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[8]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[8]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[8]} .original_name {data_addr_wire_out[8]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[8]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[7]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[7]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[7]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[7]} .original_name {data_addr_wire_out[7]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[7]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[6]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[6]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[6]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[6]} .original_name {data_addr_wire_out[6]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[6]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[5]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[5]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[5]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[5]} .original_name {data_addr_wire_out[5]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[5]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[4]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[4]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[4]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[4]} .original_name {data_addr_wire_out[4]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[4]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[3]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[3]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[3]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[3]} .original_name {data_addr_wire_out[3]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[3]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[2]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[2]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[2]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[2]} .original_name {data_addr_wire_out[2]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[2]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[1]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[1]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[1]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[1]} .original_name {data_addr_wire_out[1]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[1]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[0]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[0]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[0]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[0]} .original_name {data_addr_wire_out[0]}
set_db -quiet {port:BRISC_top_no_io/data_addr_wire_out[0]} .external_pin_cap {100.0 100.0}
set_db -quiet port:BRISC_top_no_io/we_wire_out .external_pin_cap_min 10.0
set_db -quiet port:BRISC_top_no_io/we_wire_out .external_capacitance_max {100.0 100.0}
set_db -quiet port:BRISC_top_no_io/we_wire_out .external_capacitance_min 10.0
set_db -quiet port:BRISC_top_no_io/we_wire_out .original_name we_wire_out
set_db -quiet port:BRISC_top_no_io/we_wire_out .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[31]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[31]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[31]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[31]} .original_name {data4mem_wire_out[31]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[31]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[30]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[30]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[30]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[30]} .original_name {data4mem_wire_out[30]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[30]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[29]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[29]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[29]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[29]} .original_name {data4mem_wire_out[29]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[29]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[28]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[28]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[28]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[28]} .original_name {data4mem_wire_out[28]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[28]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[27]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[27]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[27]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[27]} .original_name {data4mem_wire_out[27]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[27]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[26]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[26]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[26]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[26]} .original_name {data4mem_wire_out[26]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[26]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[25]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[25]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[25]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[25]} .original_name {data4mem_wire_out[25]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[25]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[24]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[24]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[24]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[24]} .original_name {data4mem_wire_out[24]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[24]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[23]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[23]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[23]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[23]} .original_name {data4mem_wire_out[23]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[23]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[22]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[22]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[22]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[22]} .original_name {data4mem_wire_out[22]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[22]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[21]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[21]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[21]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[21]} .original_name {data4mem_wire_out[21]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[21]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[20]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[20]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[20]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[20]} .original_name {data4mem_wire_out[20]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[20]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[19]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[19]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[19]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[19]} .original_name {data4mem_wire_out[19]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[19]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[18]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[18]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[18]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[18]} .original_name {data4mem_wire_out[18]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[18]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[17]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[17]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[17]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[17]} .original_name {data4mem_wire_out[17]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[17]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[16]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[16]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[16]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[16]} .original_name {data4mem_wire_out[16]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[16]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[15]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[15]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[15]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[15]} .original_name {data4mem_wire_out[15]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[15]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[14]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[14]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[14]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[14]} .original_name {data4mem_wire_out[14]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[14]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[13]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[13]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[13]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[13]} .original_name {data4mem_wire_out[13]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[13]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[12]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[12]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[12]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[12]} .original_name {data4mem_wire_out[12]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[12]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[11]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[11]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[11]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[11]} .original_name {data4mem_wire_out[11]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[11]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[10]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[10]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[10]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[10]} .original_name {data4mem_wire_out[10]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[10]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[9]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[9]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[9]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[9]} .original_name {data4mem_wire_out[9]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[9]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[8]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[8]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[8]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[8]} .original_name {data4mem_wire_out[8]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[8]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[7]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[7]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[7]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[7]} .original_name {data4mem_wire_out[7]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[7]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[6]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[6]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[6]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[6]} .original_name {data4mem_wire_out[6]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[6]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[5]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[5]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[5]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[5]} .original_name {data4mem_wire_out[5]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[5]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[4]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[4]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[4]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[4]} .original_name {data4mem_wire_out[4]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[4]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[3]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[3]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[3]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[3]} .original_name {data4mem_wire_out[3]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[3]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[2]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[2]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[2]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[2]} .original_name {data4mem_wire_out[2]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[2]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[1]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[1]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[1]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[1]} .original_name {data4mem_wire_out[1]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[1]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[0]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[0]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[0]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[0]} .original_name {data4mem_wire_out[0]}
set_db -quiet {port:BRISC_top_no_io/data4mem_wire_out[0]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[31]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[31]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[31]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[31]} .original_name {data2mem_wire_out[31]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[31]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[30]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[30]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[30]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[30]} .original_name {data2mem_wire_out[30]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[30]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[29]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[29]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[29]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[29]} .original_name {data2mem_wire_out[29]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[29]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[28]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[28]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[28]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[28]} .original_name {data2mem_wire_out[28]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[28]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[27]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[27]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[27]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[27]} .original_name {data2mem_wire_out[27]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[27]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[26]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[26]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[26]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[26]} .original_name {data2mem_wire_out[26]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[26]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[25]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[25]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[25]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[25]} .original_name {data2mem_wire_out[25]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[25]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[24]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[24]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[24]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[24]} .original_name {data2mem_wire_out[24]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[24]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[23]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[23]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[23]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[23]} .original_name {data2mem_wire_out[23]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[23]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[22]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[22]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[22]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[22]} .original_name {data2mem_wire_out[22]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[22]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[21]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[21]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[21]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[21]} .original_name {data2mem_wire_out[21]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[21]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[20]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[20]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[20]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[20]} .original_name {data2mem_wire_out[20]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[20]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[19]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[19]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[19]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[19]} .original_name {data2mem_wire_out[19]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[19]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[18]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[18]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[18]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[18]} .original_name {data2mem_wire_out[18]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[18]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[17]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[17]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[17]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[17]} .original_name {data2mem_wire_out[17]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[17]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[16]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[16]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[16]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[16]} .original_name {data2mem_wire_out[16]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[16]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[15]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[15]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[15]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[15]} .original_name {data2mem_wire_out[15]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[15]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[14]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[14]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[14]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[14]} .original_name {data2mem_wire_out[14]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[14]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[13]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[13]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[13]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[13]} .original_name {data2mem_wire_out[13]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[13]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[12]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[12]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[12]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[12]} .original_name {data2mem_wire_out[12]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[12]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[11]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[11]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[11]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[11]} .original_name {data2mem_wire_out[11]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[11]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[10]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[10]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[10]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[10]} .original_name {data2mem_wire_out[10]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[10]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[9]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[9]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[9]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[9]} .original_name {data2mem_wire_out[9]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[9]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[8]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[8]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[8]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[8]} .original_name {data2mem_wire_out[8]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[8]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[7]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[7]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[7]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[7]} .original_name {data2mem_wire_out[7]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[7]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[6]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[6]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[6]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[6]} .original_name {data2mem_wire_out[6]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[6]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[5]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[5]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[5]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[5]} .original_name {data2mem_wire_out[5]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[5]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[4]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[4]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[4]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[4]} .original_name {data2mem_wire_out[4]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[4]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[3]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[3]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[3]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[3]} .original_name {data2mem_wire_out[3]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[3]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[2]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[2]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[2]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[2]} .original_name {data2mem_wire_out[2]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[2]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[1]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[1]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[1]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[1]} .original_name {data2mem_wire_out[1]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[1]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[0]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[0]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[0]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[0]} .original_name {data2mem_wire_out[0]}
set_db -quiet {port:BRISC_top_no_io/data2mem_wire_out[0]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[31]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[31]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[31]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[31]} .original_name {data4io_wire_out[31]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[31]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[30]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[30]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[30]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[30]} .original_name {data4io_wire_out[30]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[30]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[29]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[29]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[29]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[29]} .original_name {data4io_wire_out[29]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[29]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[28]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[28]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[28]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[28]} .original_name {data4io_wire_out[28]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[28]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[27]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[27]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[27]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[27]} .original_name {data4io_wire_out[27]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[27]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[26]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[26]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[26]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[26]} .original_name {data4io_wire_out[26]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[26]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[25]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[25]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[25]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[25]} .original_name {data4io_wire_out[25]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[25]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[24]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[24]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[24]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[24]} .original_name {data4io_wire_out[24]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[24]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[23]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[23]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[23]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[23]} .original_name {data4io_wire_out[23]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[23]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[22]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[22]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[22]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[22]} .original_name {data4io_wire_out[22]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[22]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[21]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[21]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[21]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[21]} .original_name {data4io_wire_out[21]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[21]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[20]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[20]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[20]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[20]} .original_name {data4io_wire_out[20]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[20]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[19]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[19]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[19]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[19]} .original_name {data4io_wire_out[19]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[19]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[18]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[18]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[18]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[18]} .original_name {data4io_wire_out[18]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[18]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[17]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[17]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[17]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[17]} .original_name {data4io_wire_out[17]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[17]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[16]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[16]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[16]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[16]} .original_name {data4io_wire_out[16]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[16]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[15]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[15]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[15]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[15]} .original_name {data4io_wire_out[15]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[15]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[14]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[14]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[14]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[14]} .original_name {data4io_wire_out[14]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[14]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[13]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[13]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[13]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[13]} .original_name {data4io_wire_out[13]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[13]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[12]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[12]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[12]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[12]} .original_name {data4io_wire_out[12]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[12]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[11]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[11]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[11]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[11]} .original_name {data4io_wire_out[11]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[11]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[10]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[10]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[10]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[10]} .original_name {data4io_wire_out[10]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[10]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[9]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[9]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[9]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[9]} .original_name {data4io_wire_out[9]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[9]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[8]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[8]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[8]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[8]} .original_name {data4io_wire_out[8]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[8]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[7]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[7]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[7]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[7]} .original_name {data4io_wire_out[7]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[7]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[6]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[6]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[6]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[6]} .original_name {data4io_wire_out[6]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[6]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[5]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[5]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[5]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[5]} .original_name {data4io_wire_out[5]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[5]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[4]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[4]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[4]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[4]} .original_name {data4io_wire_out[4]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[4]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[3]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[3]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[3]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[3]} .original_name {data4io_wire_out[3]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[3]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[2]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[2]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[2]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[2]} .original_name {data4io_wire_out[2]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[2]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[1]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[1]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[1]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[1]} .original_name {data4io_wire_out[1]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[1]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[0]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[0]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[0]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[0]} .original_name {data4io_wire_out[0]}
set_db -quiet {port:BRISC_top_no_io/data4io_wire_out[0]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[31]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[31]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[31]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[31]} .original_name {data2io_wire_out[31]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[31]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[30]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[30]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[30]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[30]} .original_name {data2io_wire_out[30]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[30]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[29]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[29]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[29]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[29]} .original_name {data2io_wire_out[29]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[29]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[28]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[28]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[28]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[28]} .original_name {data2io_wire_out[28]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[28]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[27]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[27]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[27]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[27]} .original_name {data2io_wire_out[27]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[27]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[26]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[26]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[26]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[26]} .original_name {data2io_wire_out[26]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[26]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[25]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[25]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[25]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[25]} .original_name {data2io_wire_out[25]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[25]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[24]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[24]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[24]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[24]} .original_name {data2io_wire_out[24]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[24]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[23]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[23]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[23]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[23]} .original_name {data2io_wire_out[23]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[23]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[22]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[22]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[22]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[22]} .original_name {data2io_wire_out[22]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[22]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[21]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[21]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[21]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[21]} .original_name {data2io_wire_out[21]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[21]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[20]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[20]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[20]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[20]} .original_name {data2io_wire_out[20]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[20]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[19]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[19]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[19]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[19]} .original_name {data2io_wire_out[19]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[19]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[18]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[18]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[18]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[18]} .original_name {data2io_wire_out[18]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[18]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[17]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[17]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[17]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[17]} .original_name {data2io_wire_out[17]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[17]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[16]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[16]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[16]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[16]} .original_name {data2io_wire_out[16]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[16]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[15]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[15]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[15]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[15]} .original_name {data2io_wire_out[15]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[15]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[14]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[14]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[14]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[14]} .original_name {data2io_wire_out[14]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[14]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[13]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[13]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[13]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[13]} .original_name {data2io_wire_out[13]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[13]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[12]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[12]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[12]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[12]} .original_name {data2io_wire_out[12]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[12]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[11]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[11]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[11]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[11]} .original_name {data2io_wire_out[11]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[11]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[10]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[10]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[10]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[10]} .original_name {data2io_wire_out[10]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[10]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[9]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[9]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[9]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[9]} .original_name {data2io_wire_out[9]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[9]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[8]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[8]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[8]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[8]} .original_name {data2io_wire_out[8]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[8]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[7]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[7]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[7]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[7]} .original_name {data2io_wire_out[7]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[7]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[6]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[6]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[6]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[6]} .original_name {data2io_wire_out[6]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[6]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[5]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[5]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[5]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[5]} .original_name {data2io_wire_out[5]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[5]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[4]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[4]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[4]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[4]} .original_name {data2io_wire_out[4]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[4]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[3]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[3]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[3]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[3]} .original_name {data2io_wire_out[3]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[3]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[2]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[2]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[2]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[2]} .original_name {data2io_wire_out[2]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[2]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[1]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[1]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[1]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[1]} .original_name {data2io_wire_out[1]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[1]} .external_pin_cap {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[0]} .external_pin_cap_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[0]} .external_capacitance_max {100.0 100.0}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[0]} .external_capacitance_min 10.0
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[0]} .original_name {data2io_wire_out[0]}
set_db -quiet {port:BRISC_top_no_io/data2io_wire_out[0]} .external_pin_cap {100.0 100.0}
set_db -quiet module:BRISC_top_no_io/CiscV .hdl_user_name CiscV
set_db -quiet module:BRISC_top_no_io/CiscV .hdl_filelist {{default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/program_package.vhdl} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/types_pkg.vhd} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}} {default -vhdl1993 {SYNTHESIS} {/home/christopher/Bit-Serial-RISC-V/source/brisc/CiscV.vhdl} {/home/christopher/Bit-Serial-RISC-V/syn/soi/../../source/brisc/} {}}}
set_db -quiet module:BRISC_top_no_io/CiscV .lp_clock_gating_max_flops inf
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]} .original_name {{U4/U0/FIFO_s_data[1][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[1][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]/Q} .original_name {U4/U0/FIFO_s_data[1][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][0]/QN} .original_name {U4/U0/FIFO_s_data[1][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]} .original_name {{U4/U0/FIFO_s_data[1][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[1][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]/Q} .original_name {U4/U0/FIFO_s_data[1][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[1][1]/QN} .original_name {U4/U0/FIFO_s_data[1][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]} .original_name {{U4/U0/FIFO_s_data[2][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[2][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]/Q} .original_name {U4/U0/FIFO_s_data[2][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][0]/QN} .original_name {U4/U0/FIFO_s_data[2][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]} .original_name {{U4/U0/FIFO_s_data[2][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[2][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]/Q} .original_name {U4/U0/FIFO_s_data[2][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[2][1]/QN} .original_name {U4/U0/FIFO_s_data[2][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]} .original_name {{U4/U0/FIFO_s_data[3][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[3][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]/Q} .original_name {U4/U0/FIFO_s_data[3][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][0]/QN} .original_name {U4/U0/FIFO_s_data[3][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]} .original_name {{U4/U0/FIFO_s_data[3][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[3][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]/Q} .original_name {U4/U0/FIFO_s_data[3][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[3][1]/QN} .original_name {U4/U0/FIFO_s_data[3][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]} .original_name {{U4/U0/FIFO_s_data[4][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[4][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]/Q} .original_name {U4/U0/FIFO_s_data[4][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][0]/QN} .original_name {U4/U0/FIFO_s_data[4][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]} .original_name {{U4/U0/FIFO_s_data[4][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[4][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]/Q} .original_name {U4/U0/FIFO_s_data[4][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[4][1]/QN} .original_name {U4/U0/FIFO_s_data[4][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]} .original_name {{U4/U0/FIFO_s_data[5][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[5][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]/Q} .original_name {U4/U0/FIFO_s_data[5][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][0]/QN} .original_name {U4/U0/FIFO_s_data[5][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]} .original_name {{U4/U0/FIFO_s_data[5][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[5][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]/Q} .original_name {U4/U0/FIFO_s_data[5][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[5][1]/QN} .original_name {U4/U0/FIFO_s_data[5][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]} .original_name {{U4/U0/FIFO_s_data[6][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[6][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]/Q} .original_name {U4/U0/FIFO_s_data[6][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][0]/QN} .original_name {U4/U0/FIFO_s_data[6][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]} .original_name {{U4/U0/FIFO_s_data[6][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[6][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]/Q} .original_name {U4/U0/FIFO_s_data[6][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[6][1]/QN} .original_name {U4/U0/FIFO_s_data[6][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]} .original_name {{U4/U0/FIFO_s_data[7][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[7][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]/Q} .original_name {U4/U0/FIFO_s_data[7][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][0]/QN} .original_name {U4/U0/FIFO_s_data[7][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]} .original_name {{U4/U0/FIFO_s_data[7][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[7][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]/Q} .original_name {U4/U0/FIFO_s_data[7][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[7][1]/QN} .original_name {U4/U0/FIFO_s_data[7][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]} .original_name {{U4/U0/FIFO_s_data[8][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[8][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]/Q} .original_name {U4/U0/FIFO_s_data[8][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][0]/QN} .original_name {U4/U0/FIFO_s_data[8][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]} .original_name {{U4/U0/FIFO_s_data[8][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[8][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]/Q} .original_name {U4/U0/FIFO_s_data[8][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[8][1]/QN} .original_name {U4/U0/FIFO_s_data[8][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]} .original_name {{U4/U0/FIFO_s_data[9][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[9][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]/Q} .original_name {U4/U0/FIFO_s_data[9][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][0]/QN} .original_name {U4/U0/FIFO_s_data[9][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]} .original_name {{U4/U0/FIFO_s_data[9][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[9][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]/Q} .original_name {U4/U0/FIFO_s_data[9][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[9][1]/QN} .original_name {U4/U0/FIFO_s_data[9][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]} .original_name {{U4/U0/FIFO_s_data[10][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[10][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]/Q} .original_name {U4/U0/FIFO_s_data[10][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][0]/QN} .original_name {U4/U0/FIFO_s_data[10][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]} .original_name {{U4/U0/FIFO_s_data[10][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[10][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]/Q} .original_name {U4/U0/FIFO_s_data[10][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[10][1]/QN} .original_name {U4/U0/FIFO_s_data[10][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]} .original_name {{U4/U0/FIFO_s_data[11][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[11][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]/Q} .original_name {U4/U0/FIFO_s_data[11][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][0]/QN} .original_name {U4/U0/FIFO_s_data[11][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]} .original_name {{U4/U0/FIFO_s_data[11][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[11][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]/Q} .original_name {U4/U0/FIFO_s_data[11][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[11][1]/QN} .original_name {U4/U0/FIFO_s_data[11][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]} .original_name {{U4/U0/FIFO_s_data[12][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[12][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]/Q} .original_name {U4/U0/FIFO_s_data[12][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][0]/QN} .original_name {U4/U0/FIFO_s_data[12][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]} .original_name {{U4/U0/FIFO_s_data[12][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[12][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]/Q} .original_name {U4/U0/FIFO_s_data[12][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[12][1]/QN} .original_name {U4/U0/FIFO_s_data[12][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]} .original_name {{U4/U0/FIFO_s_data[13][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[13][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]/Q} .original_name {U4/U0/FIFO_s_data[13][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][0]/QN} .original_name {U4/U0/FIFO_s_data[13][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]} .original_name {{U4/U0/FIFO_s_data[13][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[13][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]/Q} .original_name {U4/U0/FIFO_s_data[13][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[13][1]/QN} .original_name {U4/U0/FIFO_s_data[13][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]} .original_name {{U4/U0/FIFO_s_data[14][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[14][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]/Q} .original_name {U4/U0/FIFO_s_data[14][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][0]/QN} .original_name {U4/U0/FIFO_s_data[14][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]} .original_name {{U4/U0/FIFO_s_data[14][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[14][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]/Q} .original_name {U4/U0/FIFO_s_data[14][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[14][1]/QN} .original_name {U4/U0/FIFO_s_data[14][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]} .original_name {{U4/U0/FIFO_s_data[15][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]} .single_bit_orig_name {U4/U0/FIFO_s_data[15][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]/Q} .original_name {U4/U0/FIFO_s_data[15][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][0]/QN} .original_name {U4/U0/FIFO_s_data[15][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]} .original_name {{U4/U0/FIFO_s_data[15][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]} .single_bit_orig_name {U4/U0/FIFO_s_data[15][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]/Q} .original_name {U4/U0/FIFO_s_data[15][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_FIFO_s_data_reg[15][1]/QN} .original_name {U4/U0/FIFO_s_data[15][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[0]} .original_name {{U4/last_pc_sel[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[0]} .single_bit_orig_name {U4/last_pc_sel[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[0]/Q} .original_name {U4/last_pc_sel[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[0]/QN} .original_name {U4/last_pc_sel[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[1]} .original_name {{U4/last_pc_sel[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[1]} .single_bit_orig_name {U4/last_pc_sel[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[1]/Q} .original_name {U4/last_pc_sel[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[1]/QN} .original_name {U4/last_pc_sel[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[2]} .original_name {{U4/last_pc_sel[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[2]} .single_bit_orig_name {U4/last_pc_sel[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/last_pc_sel_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[2]/Q} .original_name {U4/last_pc_sel[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/last_pc_sel_reg[2]/QN} .original_name {U4/last_pc_sel[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_reset_reg[0]} .original_name {{U4/result_ready_reset[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_reset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_reset_reg[0]} .single_bit_orig_name {U4/result_ready_reset[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_reset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_ready_reset_reg[0]/Q} .original_name {U4/result_ready_reset[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_ready_reset_reg[0]/QN} .original_name {U4/result_ready_reset[0]/q}
set_db -quiet inst:BRISC_top_no_io/U4/g267282 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g267502 .seq_dup_name_count 1
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]} .original_name {{U4/U0/alu_ctrl_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]} .single_bit_orig_name {U4/U0/alu_ctrl_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]/Q} .original_name {U4/U0/alu_ctrl_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[0]/QN} .original_name {U4/U0/alu_ctrl_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]} .original_name {{U4/U0/alu_ctrl_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]} .single_bit_orig_name {U4/U0/alu_ctrl_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]/Q} .original_name {U4/U0/alu_ctrl_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[1]/QN} .original_name {U4/U0/alu_ctrl_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]} .original_name {{U4/U0/alu_ctrl_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]} .single_bit_orig_name {U4/U0/alu_ctrl_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]/Q} .original_name {U4/U0/alu_ctrl_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_ctrl_internal_reg[2]/QN} .original_name {U4/U0/alu_ctrl_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]} .original_name {{U4/U0/alu_funct_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]} .single_bit_orig_name {U4/U0/alu_funct_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]/Q} .original_name {U4/U0/alu_funct_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_alu_funct_internal_reg[0]/QN} .original_name {U4/U0/alu_funct_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]} .original_name {{U4/U0/branch_bus_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]} .single_bit_orig_name {U4/U0/branch_bus_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]/Q} .original_name {U4/U0/branch_bus_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[0]/QN} .original_name {U4/U0/branch_bus_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]} .original_name {{U4/U0/branch_bus_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]} .single_bit_orig_name {U4/U0/branch_bus_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]/Q} .original_name {U4/U0/branch_bus_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[1]/QN} .original_name {U4/U0/branch_bus_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]} .original_name {{U4/U0/branch_bus_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]} .single_bit_orig_name {U4/U0/branch_bus_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]/Q} .original_name {U4/U0/branch_bus_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[2]/QN} .original_name {U4/U0/branch_bus_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]} .original_name {{U4/U0/branch_bus_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]} .single_bit_orig_name {U4/U0/branch_bus_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]/Q} .original_name {U4/U0/branch_bus_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[3]/QN} .original_name {U4/U0/branch_bus_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]} .original_name {{U4/U0/branch_bus_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]} .single_bit_orig_name {U4/U0/branch_bus_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]/Q} .original_name {U4/U0/branch_bus_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[4]/QN} .original_name {U4/U0/branch_bus_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]} .original_name {{U4/U0/branch_bus_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]} .single_bit_orig_name {U4/U0/branch_bus_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]/Q} .original_name {U4/U0/branch_bus_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[5]/QN} .original_name {U4/U0/branch_bus_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]} .original_name {{U4/U0/branch_bus_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]} .single_bit_orig_name {U4/U0/branch_bus_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]/Q} .original_name {U4/U0/branch_bus_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[6]/QN} .original_name {U4/U0/branch_bus_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]} .original_name {{U4/U0/branch_bus_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]} .single_bit_orig_name {U4/U0/branch_bus_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]/Q} .original_name {U4/U0/branch_bus_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[7]/QN} .original_name {U4/U0/branch_bus_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]} .original_name {{U4/U0/branch_bus_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]} .single_bit_orig_name {U4/U0/branch_bus_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]/Q} .original_name {U4/U0/branch_bus_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[8]/QN} .original_name {U4/U0/branch_bus_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]} .original_name {{U4/U0/branch_bus_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]} .single_bit_orig_name {U4/U0/branch_bus_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]/Q} .original_name {U4/U0/branch_bus_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[9]/QN} .original_name {U4/U0/branch_bus_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]} .original_name {{U4/U0/branch_bus_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]} .single_bit_orig_name {U4/U0/branch_bus_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]/Q} .original_name {U4/U0/branch_bus_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[10]/QN} .original_name {U4/U0/branch_bus_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]} .original_name {{U4/U0/branch_bus_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]} .single_bit_orig_name {U4/U0/branch_bus_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]/Q} .original_name {U4/U0/branch_bus_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_bus_internal_reg[11]/QN} .original_name {U4/U0/branch_bus_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]} .original_name {{U4/U0/branch_funct_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]} .single_bit_orig_name {U4/U0/branch_funct_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]/Q} .original_name {U4/U0/branch_funct_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[0]/QN} .original_name {U4/U0/branch_funct_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]} .original_name {{U4/U0/branch_funct_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]} .single_bit_orig_name {U4/U0/branch_funct_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]/Q} .original_name {U4/U0/branch_funct_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[1]/QN} .original_name {U4/U0/branch_funct_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]} .original_name {{U4/U0/branch_funct_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]} .single_bit_orig_name {U4/U0/branch_funct_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]/Q} .original_name {U4/U0/branch_funct_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_branch_funct_internal_reg[2]/QN} .original_name {U4/U0/branch_funct_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]} .original_name {{U4/U0/com_enable_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]} .single_bit_orig_name {U4/U0/com_enable_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]/Q} .original_name {U4/U0/com_enable_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_com_enable_internal_reg[0]/QN} .original_name {U4/U0/com_enable_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]} .original_name {{U4/U0/execution_enable_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]} .single_bit_orig_name {U4/U0/execution_enable_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]/Q} .original_name {U4/U0/execution_enable_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_execution_enable_internal_reg[0]/QN} .original_name {U4/U0/execution_enable_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]} .original_name {{U4/U0/execution_type_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]} .single_bit_orig_name {U4/U0/execution_type_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]/Q} .original_name {U4/U0/execution_type_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_execution_type_internal_reg[0]/QN} .original_name {U4/U0/execution_type_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]} .original_name {{U4/U0/imm5_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]} .single_bit_orig_name {U4/U0/imm5_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]/Q} .original_name {U4/U0/imm5_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[0]/QN} .original_name {U4/U0/imm5_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]} .original_name {{U4/U0/imm5_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]} .single_bit_orig_name {U4/U0/imm5_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]/Q} .original_name {U4/U0/imm5_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[1]/QN} .original_name {U4/U0/imm5_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]} .original_name {{U4/U0/imm5_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]} .single_bit_orig_name {U4/U0/imm5_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]/Q} .original_name {U4/U0/imm5_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[2]/QN} .original_name {U4/U0/imm5_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]} .original_name {{U4/U0/imm5_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]} .single_bit_orig_name {U4/U0/imm5_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]/Q} .original_name {U4/U0/imm5_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[3]/QN} .original_name {U4/U0/imm5_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]} .original_name {{U4/U0/imm5_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]} .single_bit_orig_name {U4/U0/imm5_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]/Q} .original_name {U4/U0/imm5_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm5_data_internal_reg[4]/QN} .original_name {U4/U0/imm5_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]} .original_name {{U4/U0/imm7_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]} .single_bit_orig_name {U4/U0/imm7_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]/Q} .original_name {U4/U0/imm7_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[0]/QN} .original_name {U4/U0/imm7_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]} .original_name {{U4/U0/imm7_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]} .single_bit_orig_name {U4/U0/imm7_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]/Q} .original_name {U4/U0/imm7_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[1]/QN} .original_name {U4/U0/imm7_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]} .original_name {{U4/U0/imm7_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]} .single_bit_orig_name {U4/U0/imm7_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]/Q} .original_name {U4/U0/imm7_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[2]/QN} .original_name {U4/U0/imm7_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]} .original_name {{U4/U0/imm7_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]} .single_bit_orig_name {U4/U0/imm7_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]/Q} .original_name {U4/U0/imm7_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[3]/QN} .original_name {U4/U0/imm7_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]} .original_name {{U4/U0/imm7_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]} .single_bit_orig_name {U4/U0/imm7_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]/Q} .original_name {U4/U0/imm7_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[4]/QN} .original_name {U4/U0/imm7_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]} .original_name {{U4/U0/imm7_data_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]} .single_bit_orig_name {U4/U0/imm7_data_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]/Q} .original_name {U4/U0/imm7_data_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[5]/QN} .original_name {U4/U0/imm7_data_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]} .original_name {{U4/U0/imm7_data_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]} .single_bit_orig_name {U4/U0/imm7_data_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]/Q} .original_name {U4/U0/imm7_data_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm7_data_internal_reg[6]/QN} .original_name {U4/U0/imm7_data_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]} .original_name {{U4/U0/imm12_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]} .single_bit_orig_name {U4/U0/imm12_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]/Q} .original_name {U4/U0/imm12_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[0]/QN} .original_name {U4/U0/imm12_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]} .original_name {{U4/U0/imm12_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]} .single_bit_orig_name {U4/U0/imm12_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]/Q} .original_name {U4/U0/imm12_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[1]/QN} .original_name {U4/U0/imm12_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]} .original_name {{U4/U0/imm12_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]} .single_bit_orig_name {U4/U0/imm12_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]/Q} .original_name {U4/U0/imm12_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[2]/QN} .original_name {U4/U0/imm12_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]} .original_name {{U4/U0/imm12_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]} .single_bit_orig_name {U4/U0/imm12_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]/Q} .original_name {U4/U0/imm12_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[3]/QN} .original_name {U4/U0/imm12_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]} .original_name {{U4/U0/imm12_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]} .single_bit_orig_name {U4/U0/imm12_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]/Q} .original_name {U4/U0/imm12_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[4]/QN} .original_name {U4/U0/imm12_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]} .original_name {{U4/U0/imm12_data_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]} .single_bit_orig_name {U4/U0/imm12_data_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]/Q} .original_name {U4/U0/imm12_data_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[5]/QN} .original_name {U4/U0/imm12_data_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]} .original_name {{U4/U0/imm12_data_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]} .single_bit_orig_name {U4/U0/imm12_data_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]/Q} .original_name {U4/U0/imm12_data_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[6]/QN} .original_name {U4/U0/imm12_data_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]} .original_name {{U4/U0/imm12_data_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]} .single_bit_orig_name {U4/U0/imm12_data_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]/Q} .original_name {U4/U0/imm12_data_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[7]/QN} .original_name {U4/U0/imm12_data_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]} .original_name {{U4/U0/imm12_data_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]} .single_bit_orig_name {U4/U0/imm12_data_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]/Q} .original_name {U4/U0/imm12_data_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[8]/QN} .original_name {U4/U0/imm12_data_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]} .original_name {{U4/U0/imm12_data_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]} .single_bit_orig_name {U4/U0/imm12_data_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]/Q} .original_name {U4/U0/imm12_data_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[9]/QN} .original_name {U4/U0/imm12_data_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]} .original_name {{U4/U0/imm12_data_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]} .single_bit_orig_name {U4/U0/imm12_data_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]/Q} .original_name {U4/U0/imm12_data_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[10]/QN} .original_name {U4/U0/imm12_data_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]} .original_name {{U4/U0/imm12_data_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]} .single_bit_orig_name {U4/U0/imm12_data_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]/Q} .original_name {U4/U0/imm12_data_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm12_data_internal_reg[11]/QN} .original_name {U4/U0/imm12_data_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]} .original_name {{U4/U0/imm20_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]} .single_bit_orig_name {U4/U0/imm20_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]/Q} .original_name {U4/U0/imm20_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[0]/QN} .original_name {U4/U0/imm20_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]} .original_name {{U4/U0/imm20_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]} .single_bit_orig_name {U4/U0/imm20_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]/Q} .original_name {U4/U0/imm20_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[1]/QN} .original_name {U4/U0/imm20_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]} .original_name {{U4/U0/imm20_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]} .single_bit_orig_name {U4/U0/imm20_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]/Q} .original_name {U4/U0/imm20_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[2]/QN} .original_name {U4/U0/imm20_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]} .original_name {{U4/U0/imm20_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]} .single_bit_orig_name {U4/U0/imm20_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]/Q} .original_name {U4/U0/imm20_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[3]/QN} .original_name {U4/U0/imm20_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]} .original_name {{U4/U0/imm20_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]} .single_bit_orig_name {U4/U0/imm20_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]/Q} .original_name {U4/U0/imm20_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[4]/QN} .original_name {U4/U0/imm20_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]} .original_name {{U4/U0/imm20_data_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]} .single_bit_orig_name {U4/U0/imm20_data_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]/Q} .original_name {U4/U0/imm20_data_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[5]/QN} .original_name {U4/U0/imm20_data_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]} .original_name {{U4/U0/imm20_data_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]} .single_bit_orig_name {U4/U0/imm20_data_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]/Q} .original_name {U4/U0/imm20_data_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[6]/QN} .original_name {U4/U0/imm20_data_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]} .original_name {{U4/U0/imm20_data_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]} .single_bit_orig_name {U4/U0/imm20_data_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]/Q} .original_name {U4/U0/imm20_data_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[7]/QN} .original_name {U4/U0/imm20_data_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]} .original_name {{U4/U0/imm20_data_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]} .single_bit_orig_name {U4/U0/imm20_data_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]/Q} .original_name {U4/U0/imm20_data_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[8]/QN} .original_name {U4/U0/imm20_data_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]} .original_name {{U4/U0/imm20_data_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]} .single_bit_orig_name {U4/U0/imm20_data_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]/Q} .original_name {U4/U0/imm20_data_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[9]/QN} .original_name {U4/U0/imm20_data_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]} .original_name {{U4/U0/imm20_data_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]} .single_bit_orig_name {U4/U0/imm20_data_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]/Q} .original_name {U4/U0/imm20_data_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[10]/QN} .original_name {U4/U0/imm20_data_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]} .original_name {{U4/U0/imm20_data_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]} .single_bit_orig_name {U4/U0/imm20_data_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]/Q} .original_name {U4/U0/imm20_data_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[11]/QN} .original_name {U4/U0/imm20_data_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]} .original_name {{U4/U0/imm20_data_internal[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]} .single_bit_orig_name {U4/U0/imm20_data_internal[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]/Q} .original_name {U4/U0/imm20_data_internal[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[12]/QN} .original_name {U4/U0/imm20_data_internal[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]} .original_name {{U4/U0/imm20_data_internal[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]} .single_bit_orig_name {U4/U0/imm20_data_internal[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]/Q} .original_name {U4/U0/imm20_data_internal[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[13]/QN} .original_name {U4/U0/imm20_data_internal[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]} .original_name {{U4/U0/imm20_data_internal[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]} .single_bit_orig_name {U4/U0/imm20_data_internal[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]/Q} .original_name {U4/U0/imm20_data_internal[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[14]/QN} .original_name {U4/U0/imm20_data_internal[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]} .original_name {{U4/U0/imm20_data_internal[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]} .single_bit_orig_name {U4/U0/imm20_data_internal[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]/Q} .original_name {U4/U0/imm20_data_internal[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[15]/QN} .original_name {U4/U0/imm20_data_internal[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]} .original_name {{U4/U0/imm20_data_internal[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]} .single_bit_orig_name {U4/U0/imm20_data_internal[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]/Q} .original_name {U4/U0/imm20_data_internal[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[16]/QN} .original_name {U4/U0/imm20_data_internal[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]} .original_name {{U4/U0/imm20_data_internal[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]} .single_bit_orig_name {U4/U0/imm20_data_internal[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]/Q} .original_name {U4/U0/imm20_data_internal[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[17]/QN} .original_name {U4/U0/imm20_data_internal[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]} .original_name {{U4/U0/imm20_data_internal[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]} .single_bit_orig_name {U4/U0/imm20_data_internal[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]/Q} .original_name {U4/U0/imm20_data_internal[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[18]/QN} .original_name {U4/U0/imm20_data_internal[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]} .original_name {{U4/U0/imm20_data_internal[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]} .single_bit_orig_name {U4/U0/imm20_data_internal[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]/Q} .original_name {U4/U0/imm20_data_internal[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_imm20_data_internal_reg[19]/QN} .original_name {U4/U0/imm20_data_internal[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]} .original_name {{U4/U0/internal_addr_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]} .single_bit_orig_name {U4/U0/internal_addr_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]/Q} .original_name {U4/U0/internal_addr_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[0]/QN} .original_name {U4/U0/internal_addr_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]} .original_name {{U4/U0/internal_addr_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]} .single_bit_orig_name {U4/U0/internal_addr_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]/Q} .original_name {U4/U0/internal_addr_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_addr_internal_reg[1]/QN} .original_name {U4/U0/internal_addr_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]} .original_name {{U4/U0/internal_m_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]} .single_bit_orig_name {U4/U0/internal_m_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]/Q} .original_name {U4/U0/internal_m_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[0]/QN} .original_name {U4/U0/internal_m_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]} .original_name {{U4/U0/internal_m_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]} .single_bit_orig_name {U4/U0/internal_m_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]/Q} .original_name {U4/U0/internal_m_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_internal_m_data_internal_reg[1]/QN} .original_name {U4/U0/internal_m_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]} .original_name {{U4/U0/load_result_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]} .single_bit_orig_name {U4/U0/load_result_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]/Q} .original_name {U4/U0/load_result_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[0]/QN} .original_name {U4/U0/load_result_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]} .original_name {{U4/U0/load_result_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]} .single_bit_orig_name {U4/U0/load_result_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]/Q} .original_name {U4/U0/load_result_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[1]/QN} .original_name {U4/U0/load_result_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]} .original_name {{U4/U0/load_result_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]} .single_bit_orig_name {U4/U0/load_result_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]/Q} .original_name {U4/U0/load_result_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[2]/QN} .original_name {U4/U0/load_result_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]} .original_name {{U4/U0/load_result_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]} .single_bit_orig_name {U4/U0/load_result_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]/Q} .original_name {U4/U0/load_result_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[3]/QN} .original_name {U4/U0/load_result_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]} .original_name {{U4/U0/load_result_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]} .single_bit_orig_name {U4/U0/load_result_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]/Q} .original_name {U4/U0/load_result_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[4]/QN} .original_name {U4/U0/load_result_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]} .original_name {{U4/U0/load_result_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]} .single_bit_orig_name {U4/U0/load_result_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]/Q} .original_name {U4/U0/load_result_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[5]/QN} .original_name {U4/U0/load_result_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]} .original_name {{U4/U0/load_result_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]} .single_bit_orig_name {U4/U0/load_result_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]/Q} .original_name {U4/U0/load_result_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[6]/QN} .original_name {U4/U0/load_result_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]} .original_name {{U4/U0/load_result_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]} .single_bit_orig_name {U4/U0/load_result_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]/Q} .original_name {U4/U0/load_result_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[7]/QN} .original_name {U4/U0/load_result_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]} .original_name {{U4/U0/load_result_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]} .single_bit_orig_name {U4/U0/load_result_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]/Q} .original_name {U4/U0/load_result_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[8]/QN} .original_name {U4/U0/load_result_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]} .original_name {{U4/U0/load_result_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]} .single_bit_orig_name {U4/U0/load_result_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]/Q} .original_name {U4/U0/load_result_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[9]/QN} .original_name {U4/U0/load_result_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]} .original_name {{U4/U0/load_result_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]} .single_bit_orig_name {U4/U0/load_result_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]/Q} .original_name {U4/U0/load_result_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[10]/QN} .original_name {U4/U0/load_result_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]} .original_name {{U4/U0/load_result_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]} .single_bit_orig_name {U4/U0/load_result_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]/Q} .original_name {U4/U0/load_result_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[11]/QN} .original_name {U4/U0/load_result_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]} .original_name {{U4/U0/load_result_internal[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]} .single_bit_orig_name {U4/U0/load_result_internal[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]/Q} .original_name {U4/U0/load_result_internal[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[12]/QN} .original_name {U4/U0/load_result_internal[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]} .original_name {{U4/U0/load_result_internal[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]} .single_bit_orig_name {U4/U0/load_result_internal[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]/Q} .original_name {U4/U0/load_result_internal[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[13]/QN} .original_name {U4/U0/load_result_internal[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]} .original_name {{U4/U0/load_result_internal[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]} .single_bit_orig_name {U4/U0/load_result_internal[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]/Q} .original_name {U4/U0/load_result_internal[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[14]/QN} .original_name {U4/U0/load_result_internal[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]} .original_name {{U4/U0/load_result_internal[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]} .single_bit_orig_name {U4/U0/load_result_internal[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]/Q} .original_name {U4/U0/load_result_internal[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[15]/QN} .original_name {U4/U0/load_result_internal[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]} .original_name {{U4/U0/load_result_internal[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]} .single_bit_orig_name {U4/U0/load_result_internal[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]/Q} .original_name {U4/U0/load_result_internal[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[16]/QN} .original_name {U4/U0/load_result_internal[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]} .original_name {{U4/U0/load_result_internal[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]} .single_bit_orig_name {U4/U0/load_result_internal[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]/Q} .original_name {U4/U0/load_result_internal[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[17]/QN} .original_name {U4/U0/load_result_internal[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]} .original_name {{U4/U0/load_result_internal[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]} .single_bit_orig_name {U4/U0/load_result_internal[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]/Q} .original_name {U4/U0/load_result_internal[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[18]/QN} .original_name {U4/U0/load_result_internal[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]} .original_name {{U4/U0/load_result_internal[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]} .single_bit_orig_name {U4/U0/load_result_internal[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]/Q} .original_name {U4/U0/load_result_internal[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[19]/QN} .original_name {U4/U0/load_result_internal[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]} .original_name {{U4/U0/load_result_internal[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]} .single_bit_orig_name {U4/U0/load_result_internal[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]/Q} .original_name {U4/U0/load_result_internal[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[20]/QN} .original_name {U4/U0/load_result_internal[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]} .original_name {{U4/U0/load_result_internal[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]} .single_bit_orig_name {U4/U0/load_result_internal[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]/Q} .original_name {U4/U0/load_result_internal[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[21]/QN} .original_name {U4/U0/load_result_internal[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]} .original_name {{U4/U0/load_result_internal[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]} .single_bit_orig_name {U4/U0/load_result_internal[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]/Q} .original_name {U4/U0/load_result_internal[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[22]/QN} .original_name {U4/U0/load_result_internal[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]} .original_name {{U4/U0/load_result_internal[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]} .single_bit_orig_name {U4/U0/load_result_internal[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]/Q} .original_name {U4/U0/load_result_internal[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[23]/QN} .original_name {U4/U0/load_result_internal[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]} .original_name {{U4/U0/load_result_internal[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]} .single_bit_orig_name {U4/U0/load_result_internal[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]/Q} .original_name {U4/U0/load_result_internal[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[24]/QN} .original_name {U4/U0/load_result_internal[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]} .original_name {{U4/U0/load_result_internal[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]} .single_bit_orig_name {U4/U0/load_result_internal[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]/Q} .original_name {U4/U0/load_result_internal[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[25]/QN} .original_name {U4/U0/load_result_internal[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]} .original_name {{U4/U0/load_result_internal[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]} .single_bit_orig_name {U4/U0/load_result_internal[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]/Q} .original_name {U4/U0/load_result_internal[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[26]/QN} .original_name {U4/U0/load_result_internal[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]} .original_name {{U4/U0/load_result_internal[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]} .single_bit_orig_name {U4/U0/load_result_internal[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]/Q} .original_name {U4/U0/load_result_internal[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[27]/QN} .original_name {U4/U0/load_result_internal[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]} .original_name {{U4/U0/load_result_internal[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]} .single_bit_orig_name {U4/U0/load_result_internal[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]/Q} .original_name {U4/U0/load_result_internal[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[28]/QN} .original_name {U4/U0/load_result_internal[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]} .original_name {{U4/U0/load_result_internal[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]} .single_bit_orig_name {U4/U0/load_result_internal[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]/Q} .original_name {U4/U0/load_result_internal[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[29]/QN} .original_name {U4/U0/load_result_internal[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]} .original_name {{U4/U0/load_result_internal[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]} .single_bit_orig_name {U4/U0/load_result_internal[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]/Q} .original_name {U4/U0/load_result_internal[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_result_internal_reg[30]/QN} .original_name {U4/U0/load_result_internal[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]} .original_name {{U4/U0/load_writeback_enable_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]} .single_bit_orig_name {U4/U0/load_writeback_enable_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]/Q} .original_name {U4/U0/load_writeback_enable_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_load_writeback_enable_internal_reg[0]/QN} .original_name {U4/U0/load_writeback_enable_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]} .original_name {{U4/U0/lui_result_internal[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]} .single_bit_orig_name {U4/U0/lui_result_internal[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]/Q} .original_name {U4/U0/lui_result_internal[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[12]/QN} .original_name {U4/U0/lui_result_internal[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]} .original_name {{U4/U0/lui_result_internal[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]} .single_bit_orig_name {U4/U0/lui_result_internal[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]/Q} .original_name {U4/U0/lui_result_internal[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[13]/QN} .original_name {U4/U0/lui_result_internal[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]} .original_name {{U4/U0/lui_result_internal[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]} .single_bit_orig_name {U4/U0/lui_result_internal[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]/Q} .original_name {U4/U0/lui_result_internal[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[14]/QN} .original_name {U4/U0/lui_result_internal[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]} .original_name {{U4/U0/lui_result_internal[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]} .single_bit_orig_name {U4/U0/lui_result_internal[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]/Q} .original_name {U4/U0/lui_result_internal[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[15]/QN} .original_name {U4/U0/lui_result_internal[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]} .original_name {{U4/U0/lui_result_internal[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]} .single_bit_orig_name {U4/U0/lui_result_internal[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]/Q} .original_name {U4/U0/lui_result_internal[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[16]/QN} .original_name {U4/U0/lui_result_internal[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]} .original_name {{U4/U0/lui_result_internal[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]} .single_bit_orig_name {U4/U0/lui_result_internal[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]/Q} .original_name {U4/U0/lui_result_internal[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[17]/QN} .original_name {U4/U0/lui_result_internal[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]} .original_name {{U4/U0/lui_result_internal[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]} .single_bit_orig_name {U4/U0/lui_result_internal[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]/Q} .original_name {U4/U0/lui_result_internal[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[18]/QN} .original_name {U4/U0/lui_result_internal[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]} .original_name {{U4/U0/lui_result_internal[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]} .single_bit_orig_name {U4/U0/lui_result_internal[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]/Q} .original_name {U4/U0/lui_result_internal[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[19]/QN} .original_name {U4/U0/lui_result_internal[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]} .original_name {{U4/U0/lui_result_internal[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]} .single_bit_orig_name {U4/U0/lui_result_internal[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]/Q} .original_name {U4/U0/lui_result_internal[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[20]/QN} .original_name {U4/U0/lui_result_internal[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]} .original_name {{U4/U0/lui_result_internal[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]} .single_bit_orig_name {U4/U0/lui_result_internal[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]/Q} .original_name {U4/U0/lui_result_internal[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[21]/QN} .original_name {U4/U0/lui_result_internal[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]} .original_name {{U4/U0/lui_result_internal[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]} .single_bit_orig_name {U4/U0/lui_result_internal[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]/Q} .original_name {U4/U0/lui_result_internal[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[22]/QN} .original_name {U4/U0/lui_result_internal[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]} .original_name {{U4/U0/lui_result_internal[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]} .single_bit_orig_name {U4/U0/lui_result_internal[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]/Q} .original_name {U4/U0/lui_result_internal[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[23]/QN} .original_name {U4/U0/lui_result_internal[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]} .original_name {{U4/U0/lui_result_internal[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]} .single_bit_orig_name {U4/U0/lui_result_internal[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]/Q} .original_name {U4/U0/lui_result_internal[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[24]/QN} .original_name {U4/U0/lui_result_internal[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]} .original_name {{U4/U0/lui_result_internal[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]} .single_bit_orig_name {U4/U0/lui_result_internal[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]/Q} .original_name {U4/U0/lui_result_internal[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[25]/QN} .original_name {U4/U0/lui_result_internal[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]} .original_name {{U4/U0/lui_result_internal[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]} .single_bit_orig_name {U4/U0/lui_result_internal[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]/Q} .original_name {U4/U0/lui_result_internal[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[26]/QN} .original_name {U4/U0/lui_result_internal[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]} .original_name {{U4/U0/lui_result_internal[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]} .single_bit_orig_name {U4/U0/lui_result_internal[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]/Q} .original_name {U4/U0/lui_result_internal[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[27]/QN} .original_name {U4/U0/lui_result_internal[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]} .original_name {{U4/U0/lui_result_internal[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]} .single_bit_orig_name {U4/U0/lui_result_internal[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]/Q} .original_name {U4/U0/lui_result_internal[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[28]/QN} .original_name {U4/U0/lui_result_internal[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]} .original_name {{U4/U0/lui_result_internal[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]} .single_bit_orig_name {U4/U0/lui_result_internal[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]/Q} .original_name {U4/U0/lui_result_internal[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[29]/QN} .original_name {U4/U0/lui_result_internal[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]} .original_name {{U4/U0/lui_result_internal[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]} .single_bit_orig_name {U4/U0/lui_result_internal[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]/Q} .original_name {U4/U0/lui_result_internal[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[30]/QN} .original_name {U4/U0/lui_result_internal[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]} .original_name {{U4/U0/lui_result_internal[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]} .single_bit_orig_name {U4/U0/lui_result_internal[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]/Q} .original_name {U4/U0/lui_result_internal[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_lui_result_internal_reg[31]/QN} .original_name {U4/U0/lui_result_internal[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]} .original_name {{U4/U0/m_active_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]} .single_bit_orig_name {U4/U0/m_active_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]/Q} .original_name {U4/U0/m_active_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_m_active_internal_reg[0]/QN} .original_name {U4/U0/m_active_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]} .original_name {{U4/U0/need_writeback_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]} .single_bit_orig_name {U4/U0/need_writeback_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]/Q} .original_name {U4/U0/need_writeback_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_need_writeback_internal_reg[0]/QN} .original_name {U4/U0/need_writeback_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]} .original_name {{U4/U0/op1_alt_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]} .single_bit_orig_name {U4/U0/op1_alt_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]/Q} .original_name {U4/U0/op1_alt_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[0]/QN} .original_name {U4/U0/op1_alt_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]} .original_name {{U4/U0/op1_alt_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]} .single_bit_orig_name {U4/U0/op1_alt_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]/Q} .original_name {U4/U0/op1_alt_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[1]/QN} .original_name {U4/U0/op1_alt_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]} .original_name {{U4/U0/op1_alt_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]} .single_bit_orig_name {U4/U0/op1_alt_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]/Q} .original_name {U4/U0/op1_alt_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[2]/QN} .original_name {U4/U0/op1_alt_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]} .original_name {{U4/U0/op1_alt_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]} .single_bit_orig_name {U4/U0/op1_alt_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]/Q} .original_name {U4/U0/op1_alt_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[3]/QN} .original_name {U4/U0/op1_alt_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]} .original_name {{U4/U0/op1_alt_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]} .single_bit_orig_name {U4/U0/op1_alt_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]/Q} .original_name {U4/U0/op1_alt_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[4]/QN} .original_name {U4/U0/op1_alt_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]} .original_name {{U4/U0/op1_alt_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]} .single_bit_orig_name {U4/U0/op1_alt_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]/Q} .original_name {U4/U0/op1_alt_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[5]/QN} .original_name {U4/U0/op1_alt_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]} .original_name {{U4/U0/op1_alt_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]} .single_bit_orig_name {U4/U0/op1_alt_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]/Q} .original_name {U4/U0/op1_alt_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[6]/QN} .original_name {U4/U0/op1_alt_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]} .original_name {{U4/U0/op1_alt_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]} .single_bit_orig_name {U4/U0/op1_alt_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]/Q} .original_name {U4/U0/op1_alt_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[7]/QN} .original_name {U4/U0/op1_alt_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]} .original_name {{U4/U0/op1_alt_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]} .single_bit_orig_name {U4/U0/op1_alt_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]/Q} .original_name {U4/U0/op1_alt_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[8]/QN} .original_name {U4/U0/op1_alt_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]} .original_name {{U4/U0/op1_alt_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]} .single_bit_orig_name {U4/U0/op1_alt_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]/Q} .original_name {U4/U0/op1_alt_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[9]/QN} .original_name {U4/U0/op1_alt_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]} .original_name {{U4/U0/op1_alt_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]} .single_bit_orig_name {U4/U0/op1_alt_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]/Q} .original_name {U4/U0/op1_alt_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[10]/QN} .original_name {U4/U0/op1_alt_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]} .original_name {{U4/U0/op1_alt_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]} .single_bit_orig_name {U4/U0/op1_alt_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]/Q} .original_name {U4/U0/op1_alt_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[11]/QN} .original_name {U4/U0/op1_alt_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]} .original_name {{U4/U0/op1_alt_internal[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]} .single_bit_orig_name {U4/U0/op1_alt_internal[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]/Q} .original_name {U4/U0/op1_alt_internal[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[12]/QN} .original_name {U4/U0/op1_alt_internal[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]} .original_name {{U4/U0/op1_alt_internal[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]} .single_bit_orig_name {U4/U0/op1_alt_internal[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]/Q} .original_name {U4/U0/op1_alt_internal[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[13]/QN} .original_name {U4/U0/op1_alt_internal[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]} .original_name {{U4/U0/op1_alt_internal[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]} .single_bit_orig_name {U4/U0/op1_alt_internal[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]/Q} .original_name {U4/U0/op1_alt_internal[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[14]/QN} .original_name {U4/U0/op1_alt_internal[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]} .original_name {{U4/U0/op1_alt_internal[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]} .single_bit_orig_name {U4/U0/op1_alt_internal[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]/Q} .original_name {U4/U0/op1_alt_internal[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[15]/QN} .original_name {U4/U0/op1_alt_internal[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]} .original_name {{U4/U0/op1_alt_internal[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]} .single_bit_orig_name {U4/U0/op1_alt_internal[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]/Q} .original_name {U4/U0/op1_alt_internal[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[16]/QN} .original_name {U4/U0/op1_alt_internal[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]} .original_name {{U4/U0/op1_alt_internal[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]} .single_bit_orig_name {U4/U0/op1_alt_internal[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]/Q} .original_name {U4/U0/op1_alt_internal[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[17]/QN} .original_name {U4/U0/op1_alt_internal[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]} .original_name {{U4/U0/op1_alt_internal[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]} .single_bit_orig_name {U4/U0/op1_alt_internal[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]/Q} .original_name {U4/U0/op1_alt_internal[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[18]/QN} .original_name {U4/U0/op1_alt_internal[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]} .original_name {{U4/U0/op1_alt_internal[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]} .single_bit_orig_name {U4/U0/op1_alt_internal[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]/Q} .original_name {U4/U0/op1_alt_internal[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[19]/QN} .original_name {U4/U0/op1_alt_internal[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]} .original_name {{U4/U0/op1_alt_internal[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]} .single_bit_orig_name {U4/U0/op1_alt_internal[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]/Q} .original_name {U4/U0/op1_alt_internal[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[20]/QN} .original_name {U4/U0/op1_alt_internal[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]} .original_name {{U4/U0/op1_alt_internal[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]} .single_bit_orig_name {U4/U0/op1_alt_internal[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]/Q} .original_name {U4/U0/op1_alt_internal[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[21]/QN} .original_name {U4/U0/op1_alt_internal[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]} .original_name {{U4/U0/op1_alt_internal[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]} .single_bit_orig_name {U4/U0/op1_alt_internal[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]/Q} .original_name {U4/U0/op1_alt_internal[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[22]/QN} .original_name {U4/U0/op1_alt_internal[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]} .original_name {{U4/U0/op1_alt_internal[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]} .single_bit_orig_name {U4/U0/op1_alt_internal[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]/Q} .original_name {U4/U0/op1_alt_internal[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[23]/QN} .original_name {U4/U0/op1_alt_internal[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]} .original_name {{U4/U0/op1_alt_internal[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]} .single_bit_orig_name {U4/U0/op1_alt_internal[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]/Q} .original_name {U4/U0/op1_alt_internal[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[24]/QN} .original_name {U4/U0/op1_alt_internal[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]} .original_name {{U4/U0/op1_alt_internal[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]} .single_bit_orig_name {U4/U0/op1_alt_internal[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]/Q} .original_name {U4/U0/op1_alt_internal[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[25]/QN} .original_name {U4/U0/op1_alt_internal[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]} .original_name {{U4/U0/op1_alt_internal[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]} .single_bit_orig_name {U4/U0/op1_alt_internal[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]/Q} .original_name {U4/U0/op1_alt_internal[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[26]/QN} .original_name {U4/U0/op1_alt_internal[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]} .original_name {{U4/U0/op1_alt_internal[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]} .single_bit_orig_name {U4/U0/op1_alt_internal[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]/Q} .original_name {U4/U0/op1_alt_internal[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[27]/QN} .original_name {U4/U0/op1_alt_internal[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]} .original_name {{U4/U0/op1_alt_internal[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]} .single_bit_orig_name {U4/U0/op1_alt_internal[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]/Q} .original_name {U4/U0/op1_alt_internal[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[28]/QN} .original_name {U4/U0/op1_alt_internal[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]} .original_name {{U4/U0/op1_alt_internal[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]} .single_bit_orig_name {U4/U0/op1_alt_internal[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]/Q} .original_name {U4/U0/op1_alt_internal[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[29]/QN} .original_name {U4/U0/op1_alt_internal[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]} .original_name {{U4/U0/op1_alt_internal[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]} .single_bit_orig_name {U4/U0/op1_alt_internal[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]/Q} .original_name {U4/U0/op1_alt_internal[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[30]/QN} .original_name {U4/U0/op1_alt_internal[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]} .original_name {{U4/U0/op1_alt_internal[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]} .single_bit_orig_name {U4/U0/op1_alt_internal[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]/Q} .original_name {U4/U0/op1_alt_internal[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op1_alt_internal_reg[31]/QN} .original_name {U4/U0/op1_alt_internal[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]} .original_name {{U4/U0/op2_alt_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]} .single_bit_orig_name {U4/U0/op2_alt_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]/Q} .original_name {U4/U0/op2_alt_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[0]/QN} .original_name {U4/U0/op2_alt_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]} .original_name {{U4/U0/op2_alt_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]} .single_bit_orig_name {U4/U0/op2_alt_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]/Q} .original_name {U4/U0/op2_alt_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[1]/QN} .original_name {U4/U0/op2_alt_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]} .original_name {{U4/U0/op2_alt_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]} .single_bit_orig_name {U4/U0/op2_alt_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]/Q} .original_name {U4/U0/op2_alt_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[2]/QN} .original_name {U4/U0/op2_alt_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]} .original_name {{U4/U0/op2_alt_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]} .single_bit_orig_name {U4/U0/op2_alt_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]/Q} .original_name {U4/U0/op2_alt_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[3]/QN} .original_name {U4/U0/op2_alt_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]} .original_name {{U4/U0/op2_alt_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]} .single_bit_orig_name {U4/U0/op2_alt_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]/Q} .original_name {U4/U0/op2_alt_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[4]/QN} .original_name {U4/U0/op2_alt_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]} .original_name {{U4/U0/op2_alt_internal[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]} .single_bit_orig_name {U4/U0/op2_alt_internal[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]/Q} .original_name {U4/U0/op2_alt_internal[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[5]/QN} .original_name {U4/U0/op2_alt_internal[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]} .original_name {{U4/U0/op2_alt_internal[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]} .single_bit_orig_name {U4/U0/op2_alt_internal[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]/Q} .original_name {U4/U0/op2_alt_internal[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[6]/QN} .original_name {U4/U0/op2_alt_internal[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]} .original_name {{U4/U0/op2_alt_internal[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]} .single_bit_orig_name {U4/U0/op2_alt_internal[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]/Q} .original_name {U4/U0/op2_alt_internal[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[7]/QN} .original_name {U4/U0/op2_alt_internal[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]} .original_name {{U4/U0/op2_alt_internal[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]} .single_bit_orig_name {U4/U0/op2_alt_internal[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]/Q} .original_name {U4/U0/op2_alt_internal[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[8]/QN} .original_name {U4/U0/op2_alt_internal[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]} .original_name {{U4/U0/op2_alt_internal[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]} .single_bit_orig_name {U4/U0/op2_alt_internal[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]/Q} .original_name {U4/U0/op2_alt_internal[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[9]/QN} .original_name {U4/U0/op2_alt_internal[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]} .original_name {{U4/U0/op2_alt_internal[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]} .single_bit_orig_name {U4/U0/op2_alt_internal[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]/Q} .original_name {U4/U0/op2_alt_internal[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[10]/QN} .original_name {U4/U0/op2_alt_internal[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]} .original_name {{U4/U0/op2_alt_internal[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]} .single_bit_orig_name {U4/U0/op2_alt_internal[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]/Q} .original_name {U4/U0/op2_alt_internal[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[11]/QN} .original_name {U4/U0/op2_alt_internal[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]} .original_name {{U4/U0/op2_alt_internal[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]} .single_bit_orig_name {U4/U0/op2_alt_internal[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]/Q} .original_name {U4/U0/op2_alt_internal[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[12]/QN} .original_name {U4/U0/op2_alt_internal[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]} .original_name {{U4/U0/op2_alt_internal[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]} .single_bit_orig_name {U4/U0/op2_alt_internal[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]/Q} .original_name {U4/U0/op2_alt_internal[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[13]/QN} .original_name {U4/U0/op2_alt_internal[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]} .original_name {{U4/U0/op2_alt_internal[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]} .single_bit_orig_name {U4/U0/op2_alt_internal[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]/Q} .original_name {U4/U0/op2_alt_internal[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[14]/QN} .original_name {U4/U0/op2_alt_internal[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]} .original_name {{U4/U0/op2_alt_internal[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]} .single_bit_orig_name {U4/U0/op2_alt_internal[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]/Q} .original_name {U4/U0/op2_alt_internal[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[15]/QN} .original_name {U4/U0/op2_alt_internal[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]} .original_name {{U4/U0/op2_alt_internal[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]} .single_bit_orig_name {U4/U0/op2_alt_internal[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]/Q} .original_name {U4/U0/op2_alt_internal[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[16]/QN} .original_name {U4/U0/op2_alt_internal[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]} .original_name {{U4/U0/op2_alt_internal[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]} .single_bit_orig_name {U4/U0/op2_alt_internal[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]/Q} .original_name {U4/U0/op2_alt_internal[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[17]/QN} .original_name {U4/U0/op2_alt_internal[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]} .original_name {{U4/U0/op2_alt_internal[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]} .single_bit_orig_name {U4/U0/op2_alt_internal[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]/Q} .original_name {U4/U0/op2_alt_internal[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[18]/QN} .original_name {U4/U0/op2_alt_internal[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]} .original_name {{U4/U0/op2_alt_internal[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]} .single_bit_orig_name {U4/U0/op2_alt_internal[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]/Q} .original_name {U4/U0/op2_alt_internal[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[19]/QN} .original_name {U4/U0/op2_alt_internal[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]} .original_name {{U4/U0/op2_alt_internal[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]} .single_bit_orig_name {U4/U0/op2_alt_internal[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]/Q} .original_name {U4/U0/op2_alt_internal[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[20]/QN} .original_name {U4/U0/op2_alt_internal[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]} .original_name {{U4/U0/op2_alt_internal[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]} .single_bit_orig_name {U4/U0/op2_alt_internal[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]/Q} .original_name {U4/U0/op2_alt_internal[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_op2_alt_internal_reg[31]/QN} .original_name {U4/U0/op2_alt_internal[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]} .original_name {{U4/U0/pc_sel_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]} .single_bit_orig_name {U4/U0/pc_sel_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]/Q} .original_name {U4/U0/pc_sel_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[0]/QN} .original_name {U4/U0/pc_sel_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]} .original_name {{U4/U0/pc_sel_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]} .single_bit_orig_name {U4/U0/pc_sel_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]/Q} .original_name {U4/U0/pc_sel_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[1]/QN} .original_name {U4/U0/pc_sel_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]} .original_name {{U4/U0/pc_sel_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]} .single_bit_orig_name {U4/U0/pc_sel_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]/Q} .original_name {U4/U0/pc_sel_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pc_sel_internal_reg[2]/QN} .original_name {U4/U0/pc_sel_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[0]} .original_name {{U4/U0/pres_state[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[0]} .single_bit_orig_name {U4/U0/pres_state[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[0]/Q} .original_name {U4/U0/pres_state[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[0]/QN} .original_name {U4/U0/pres_state[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[1]} .original_name {{U4/U0/pres_state[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[1]} .single_bit_orig_name {U4/U0/pres_state[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[1]/Q} .original_name {U4/U0/pres_state[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[1]/QN} .original_name {U4/U0/pres_state[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[2]} .original_name {{U4/U0/pres_state[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[2]} .single_bit_orig_name {U4/U0/pres_state[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[2]/Q} .original_name {U4/U0/pres_state[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[2]/QN} .original_name {U4/U0/pres_state[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[3]} .original_name {{U4/U0/pres_state[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[3]} .single_bit_orig_name {U4/U0/pres_state[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[3]/Q} .original_name {U4/U0/pres_state[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[3]/QN} .original_name {U4/U0/pres_state[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[4]} .original_name {{U4/U0/pres_state[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[4]} .single_bit_orig_name {U4/U0/pres_state[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[4]/Q} .original_name {U4/U0/pres_state[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[4]/QN} .original_name {U4/U0/pres_state[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[5]} .original_name {{U4/U0/pres_state[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[5]} .single_bit_orig_name {U4/U0/pres_state[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[5]/Q} .original_name {U4/U0/pres_state[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[5]/QN} .original_name {U4/U0/pres_state[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[6]} .original_name {{U4/U0/pres_state[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[6]} .single_bit_orig_name {U4/U0/pres_state[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[6]/Q} .original_name {U4/U0/pres_state[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[6]/QN} .original_name {U4/U0/pres_state[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[7]} .original_name {{U4/U0/pres_state[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[7]} .single_bit_orig_name {U4/U0/pres_state[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[7]/Q} .original_name {U4/U0/pres_state[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[7]/QN} .original_name {U4/U0/pres_state[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[8]} .original_name {{U4/U0/pres_state[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[8]} .single_bit_orig_name {U4/U0/pres_state[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[8]/Q} .original_name {U4/U0/pres_state[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[8]/QN} .original_name {U4/U0/pres_state[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[9]} .original_name {{U4/U0/pres_state[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[9]} .single_bit_orig_name {U4/U0/pres_state[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_pres_state_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[9]/Q} .original_name {U4/U0/pres_state[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_pres_state_reg[9]/QN} .original_name {U4/U0/pres_state[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]} .original_name {{U4/U0/rd_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]} .single_bit_orig_name {U4/U0/rd_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]/Q} .original_name {U4/U0/rd_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[0]/QN} .original_name {U4/U0/rd_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]} .original_name {{U4/U0/rd_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]} .single_bit_orig_name {U4/U0/rd_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]/Q} .original_name {U4/U0/rd_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[1]/QN} .original_name {U4/U0/rd_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]} .original_name {{U4/U0/rd_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]} .single_bit_orig_name {U4/U0/rd_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]/Q} .original_name {U4/U0/rd_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[2]/QN} .original_name {U4/U0/rd_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]} .original_name {{U4/U0/rd_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]} .single_bit_orig_name {U4/U0/rd_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]/Q} .original_name {U4/U0/rd_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[3]/QN} .original_name {U4/U0/rd_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]} .original_name {{U4/U0/rd_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]} .single_bit_orig_name {U4/U0/rd_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]/Q} .original_name {U4/U0/rd_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rd_data_internal_reg[4]/QN} .original_name {U4/U0/rd_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]} .original_name {{U4/U0/receiving_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]} .single_bit_orig_name {U4/U0/receiving_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]/Q} .original_name {U4/U0/receiving_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_receiving_internal_reg[0]/QN} .original_name {U4/U0/receiving_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]} .original_name {{U4/U0/reset_parity_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]} .single_bit_orig_name {U4/U0/reset_parity_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]/Q} .original_name {U4/U0/reset_parity_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_reset_parity_internal_reg[0]/QN} .original_name {U4/U0/reset_parity_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]} .original_name {{U4/U0/result_ready_decode_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]} .single_bit_orig_name {U4/U0/result_ready_decode_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]/Q} .original_name {U4/U0/result_ready_decode_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_ready_decode_internal_reg[0]/QN} .original_name {U4/U0/result_ready_decode_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]} .original_name {{U4/U0/result_select_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]} .single_bit_orig_name {U4/U0/result_select_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]/Q} .original_name {U4/U0/result_select_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[0]/QN} .original_name {U4/U0/result_select_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]} .original_name {{U4/U0/result_select_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]} .single_bit_orig_name {U4/U0/result_select_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]/Q} .original_name {U4/U0/result_select_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[1]/QN} .original_name {U4/U0/result_select_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]} .original_name {{U4/U0/result_select_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]} .single_bit_orig_name {U4/U0/result_select_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]/Q} .original_name {U4/U0/result_select_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_result_select_internal_reg[2]/QN} .original_name {U4/U0/result_select_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]} .original_name {{U4/U0/rs1_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]} .single_bit_orig_name {U4/U0/rs1_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]/Q} .original_name {U4/U0/rs1_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[0]/QN} .original_name {U4/U0/rs1_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]} .original_name {{U4/U0/rs1_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]} .single_bit_orig_name {U4/U0/rs1_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]/Q} .original_name {U4/U0/rs1_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[1]/QN} .original_name {U4/U0/rs1_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]} .original_name {{U4/U0/rs1_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]} .single_bit_orig_name {U4/U0/rs1_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]/Q} .original_name {U4/U0/rs1_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[2]/QN} .original_name {U4/U0/rs1_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]} .original_name {{U4/U0/rs1_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]} .single_bit_orig_name {U4/U0/rs1_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]/Q} .original_name {U4/U0/rs1_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[3]/QN} .original_name {U4/U0/rs1_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]} .original_name {{U4/U0/rs1_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]} .single_bit_orig_name {U4/U0/rs1_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]/Q} .original_name {U4/U0/rs1_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs1_data_internal_reg[4]/QN} .original_name {U4/U0/rs1_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]} .original_name {{U4/U0/rs2_data_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]} .single_bit_orig_name {U4/U0/rs2_data_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]/Q} .original_name {U4/U0/rs2_data_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[0]/QN} .original_name {U4/U0/rs2_data_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]} .original_name {{U4/U0/rs2_data_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]} .single_bit_orig_name {U4/U0/rs2_data_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]/Q} .original_name {U4/U0/rs2_data_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[1]/QN} .original_name {U4/U0/rs2_data_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]} .original_name {{U4/U0/rs2_data_internal[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]} .single_bit_orig_name {U4/U0/rs2_data_internal[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]/Q} .original_name {U4/U0/rs2_data_internal[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[2]/QN} .original_name {U4/U0/rs2_data_internal[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]} .original_name {{U4/U0/rs2_data_internal[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]} .single_bit_orig_name {U4/U0/rs2_data_internal[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]/Q} .original_name {U4/U0/rs2_data_internal[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[3]/QN} .original_name {U4/U0/rs2_data_internal[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]} .original_name {{U4/U0/rs2_data_internal[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]} .single_bit_orig_name {U4/U0/rs2_data_internal[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]/Q} .original_name {U4/U0/rs2_data_internal[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs2_data_internal_reg[4]/QN} .original_name {U4/U0/rs2_data_internal[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]} .original_name {{U4/U0/rs_sel_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]} .single_bit_orig_name {U4/U0/rs_sel_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]/Q} .original_name {U4/U0/rs_sel_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[0]/QN} .original_name {U4/U0/rs_sel_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]} .original_name {{U4/U0/store_enable_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]} .single_bit_orig_name {U4/U0/store_enable_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]/Q} .original_name {U4/U0/store_enable_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_store_enable_internal_reg[0]/QN} .original_name {U4/U0/store_enable_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]} .original_name {{U4/U0/transmitting_internal[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]} .single_bit_orig_name {U4/U0/transmitting_internal[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]/Q} .original_name {U4/U0/transmitting_internal[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_transmitting_internal_reg[0]/QN} .original_name {U4/U0/transmitting_internal[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[0]} .original_name {{U4/alu_result[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[0]} .single_bit_orig_name {U4/alu_result[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[0]/Q} .original_name {U4/alu_result[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[0]/QN} .original_name {U4/alu_result[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[1]} .original_name {{U4/alu_result[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[1]} .single_bit_orig_name {U4/alu_result[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[1]/Q} .original_name {U4/alu_result[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[1]/QN} .original_name {U4/alu_result[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[2]} .original_name {{U4/alu_result[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[2]} .single_bit_orig_name {U4/alu_result[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[2]/Q} .original_name {U4/alu_result[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[2]/QN} .original_name {U4/alu_result[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[3]} .original_name {{U4/alu_result[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[3]} .single_bit_orig_name {U4/alu_result[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[3]/Q} .original_name {U4/alu_result[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[3]/QN} .original_name {U4/alu_result[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[4]} .original_name {{U4/alu_result[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[4]} .single_bit_orig_name {U4/alu_result[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[4]/Q} .original_name {U4/alu_result[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[4]/QN} .original_name {U4/alu_result[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[5]} .original_name {{U4/alu_result[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[5]} .single_bit_orig_name {U4/alu_result[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[5]/Q} .original_name {U4/alu_result[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[5]/QN} .original_name {U4/alu_result[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[6]} .original_name {{U4/alu_result[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[6]} .single_bit_orig_name {U4/alu_result[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[6]/Q} .original_name {U4/alu_result[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[6]/QN} .original_name {U4/alu_result[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[7]} .original_name {{U4/alu_result[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[7]} .single_bit_orig_name {U4/alu_result[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[7]/Q} .original_name {U4/alu_result[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[7]/QN} .original_name {U4/alu_result[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[8]} .original_name {{U4/alu_result[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[8]} .single_bit_orig_name {U4/alu_result[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[8]/Q} .original_name {U4/alu_result[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[8]/QN} .original_name {U4/alu_result[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[9]} .original_name {{U4/alu_result[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[9]} .single_bit_orig_name {U4/alu_result[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[9]/Q} .original_name {U4/alu_result[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[9]/QN} .original_name {U4/alu_result[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[10]} .original_name {{U4/alu_result[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[10]} .single_bit_orig_name {U4/alu_result[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[10]/Q} .original_name {U4/alu_result[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[10]/QN} .original_name {U4/alu_result[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[11]} .original_name {{U4/alu_result[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[11]} .single_bit_orig_name {U4/alu_result[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[11]/Q} .original_name {U4/alu_result[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[11]/QN} .original_name {U4/alu_result[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[12]} .original_name {{U4/alu_result[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[12]} .single_bit_orig_name {U4/alu_result[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[12]/Q} .original_name {U4/alu_result[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[12]/QN} .original_name {U4/alu_result[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[13]} .original_name {{U4/alu_result[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[13]} .single_bit_orig_name {U4/alu_result[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[13]/Q} .original_name {U4/alu_result[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[13]/QN} .original_name {U4/alu_result[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[14]} .original_name {{U4/alu_result[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[14]} .single_bit_orig_name {U4/alu_result[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[14]/Q} .original_name {U4/alu_result[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[14]/QN} .original_name {U4/alu_result[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[15]} .original_name {{U4/alu_result[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[15]} .single_bit_orig_name {U4/alu_result[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[15]/Q} .original_name {U4/alu_result[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[15]/QN} .original_name {U4/alu_result[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[16]} .original_name {{U4/alu_result[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[16]} .single_bit_orig_name {U4/alu_result[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[16]/Q} .original_name {U4/alu_result[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[16]/QN} .original_name {U4/alu_result[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[17]} .original_name {{U4/alu_result[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[17]} .single_bit_orig_name {U4/alu_result[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[17]/Q} .original_name {U4/alu_result[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[17]/QN} .original_name {U4/alu_result[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[18]} .original_name {{U4/alu_result[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[18]} .single_bit_orig_name {U4/alu_result[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[18]/Q} .original_name {U4/alu_result[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[18]/QN} .original_name {U4/alu_result[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[19]} .original_name {{U4/alu_result[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[19]} .single_bit_orig_name {U4/alu_result[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[19]/Q} .original_name {U4/alu_result[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[19]/QN} .original_name {U4/alu_result[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[20]} .original_name {{U4/alu_result[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[20]} .single_bit_orig_name {U4/alu_result[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[20]/Q} .original_name {U4/alu_result[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[20]/QN} .original_name {U4/alu_result[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[21]} .original_name {{U4/alu_result[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[21]} .single_bit_orig_name {U4/alu_result[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[21]/Q} .original_name {U4/alu_result[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[21]/QN} .original_name {U4/alu_result[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[22]} .original_name {{U4/alu_result[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[22]} .single_bit_orig_name {U4/alu_result[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[22]/Q} .original_name {U4/alu_result[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[22]/QN} .original_name {U4/alu_result[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[23]} .original_name {{U4/alu_result[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[23]} .single_bit_orig_name {U4/alu_result[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[23]/Q} .original_name {U4/alu_result[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[23]/QN} .original_name {U4/alu_result[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[24]} .original_name {{U4/alu_result[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[24]} .single_bit_orig_name {U4/alu_result[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[24]/Q} .original_name {U4/alu_result[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[24]/QN} .original_name {U4/alu_result[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[25]} .original_name {{U4/alu_result[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[25]} .single_bit_orig_name {U4/alu_result[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[25]/Q} .original_name {U4/alu_result[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[25]/QN} .original_name {U4/alu_result[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[26]} .original_name {{U4/alu_result[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[26]} .single_bit_orig_name {U4/alu_result[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[26]/Q} .original_name {U4/alu_result[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[26]/QN} .original_name {U4/alu_result[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[27]} .original_name {{U4/alu_result[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[27]} .single_bit_orig_name {U4/alu_result[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[27]/Q} .original_name {U4/alu_result[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[27]/QN} .original_name {U4/alu_result[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[28]} .original_name {{U4/alu_result[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[28]} .single_bit_orig_name {U4/alu_result[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[28]/Q} .original_name {U4/alu_result[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[28]/QN} .original_name {U4/alu_result[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[29]} .original_name {{U4/alu_result[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[29]} .single_bit_orig_name {U4/alu_result[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[29]/Q} .original_name {U4/alu_result[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[29]/QN} .original_name {U4/alu_result[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[30]} .original_name {{U4/alu_result[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[30]} .single_bit_orig_name {U4/alu_result[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[30]/Q} .original_name {U4/alu_result[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[30]/QN} .original_name {U4/alu_result[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[31]} .original_name {{U4/alu_result[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[31]} .single_bit_orig_name {U4/alu_result[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/alu_result_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[31]/Q} .original_name {U4/alu_result[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/alu_result_reg[31]/QN} .original_name {U4/alu_result[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_bool_reg[0]} .original_name {{U4/branch_bool[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_bool_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/branch_bool_reg[0]} .single_bit_orig_name {U4/branch_bool[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_bool_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/branch_bool_reg[0]/Q} .original_name {U4/branch_bool[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/branch_bool_reg[0]/QN} .original_name {U4/branch_bool[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_type_reg[0]} .original_name {{U4/branch_type[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_type_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/branch_type_reg[0]} .single_bit_orig_name {U4/branch_type[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/branch_type_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/branch_type_reg[0]/Q} .original_name {U4/branch_type[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/branch_type_reg[0]/QN} .original_name {U4/branch_type[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]} .original_name {{U4/execution_enable_buffer[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]} .single_bit_orig_name {U4/execution_enable_buffer[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]/Q} .original_name {U4/execution_enable_buffer[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/execution_enable_buffer_reg[0]/QN} .original_name {U4/execution_enable_buffer[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_reset_reg[0]} .original_name {{U4/execution_enable_reset[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_reset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_reset_reg[0]} .single_bit_orig_name {U4/execution_enable_reset[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/execution_enable_reset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/execution_enable_reset_reg[0]/Q} .original_name {U4/execution_enable_reset[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/execution_enable_reset_reg[0]/QN} .original_name {U4/execution_enable_reset[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]} .original_name {{U4/load_writeback_enable_buffer2[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]} .single_bit_orig_name {U4/load_writeback_enable_buffer2[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]/Q} .original_name {U4/load_writeback_enable_buffer2[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_buffer2_reg[0]/QN} .original_name {U4/load_writeback_enable_buffer2[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]} .original_name {{U4/load_writeback_enable_buffer[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]} .single_bit_orig_name {U4/load_writeback_enable_buffer[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]/Q} .original_name {U4/load_writeback_enable_buffer[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_buffer_reg[0]/QN} .original_name {U4/load_writeback_enable_buffer[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]} .original_name {{U4/load_writeback_enable_reset2[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]} .single_bit_orig_name {U4/load_writeback_enable_reset2[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]/Q} .original_name {U4/load_writeback_enable_reset2[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_reset2_reg[0]/QN} .original_name {U4/load_writeback_enable_reset2[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]} .original_name {{U4/load_writeback_enable_reset[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]} .single_bit_orig_name {U4/load_writeback_enable_reset[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]/Q} .original_name {U4/load_writeback_enable_reset[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/load_writeback_enable_reset_reg[0]/QN} .original_name {U4/load_writeback_enable_reset[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]} .original_name {{U4/need_writeback_buffer[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]} .single_bit_orig_name {U4/need_writeback_buffer[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]/Q} .original_name {U4/need_writeback_buffer[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/need_writeback_buffer_reg[0]/QN} .original_name {U4/need_writeback_buffer[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_reset_reg[0]} .original_name {{U4/need_writeback_reset[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_reset_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_reset_reg[0]} .single_bit_orig_name {U4/need_writeback_reset[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/need_writeback_reset_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/need_writeback_reset_reg[0]/Q} .original_name {U4/need_writeback_reset[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/need_writeback_reset_reg[0]/QN} .original_name {U4/need_writeback_reset[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[0]} .original_name {{U4/parity_addr[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[0]} .single_bit_orig_name {U4/parity_addr[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/parity_addr_reg[0]/Q} .original_name {U4/parity_addr[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/parity_addr_reg[0]/QN} .original_name {U4/parity_addr[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[1]} .original_name {{U4/parity_addr[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[1]} .single_bit_orig_name {U4/parity_addr[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/parity_addr_reg[1]/Q} .original_name {U4/parity_addr[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/parity_addr_reg[1]/QN} .original_name {U4/parity_addr[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[0]} .original_name {{U4/parity_data[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[0]} .single_bit_orig_name {U4/parity_data[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/parity_data_reg[0]/Q} .original_name {U4/parity_data[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/parity_data_reg[0]/QN} .original_name {U4/parity_data[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[1]} .original_name {{U4/parity_data[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[1]} .single_bit_orig_name {U4/parity_data[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/parity_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/parity_data_reg[1]/Q} .original_name {U4/parity_data[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/parity_data_reg[1]/QN} .original_name {U4/parity_data[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[0]} .original_name {{U4/pc[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[0]} .single_bit_orig_name {U4/pc[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[0]/Q} .original_name {U4/pc[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[0]/QN} .original_name {U4/pc[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[1]} .original_name {{U4/pc[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[1]} .single_bit_orig_name {U4/pc[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[1]/Q} .original_name {U4/pc[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[1]/QN} .original_name {U4/pc[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[2]} .original_name {{U4/pc[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[2]} .single_bit_orig_name {U4/pc[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[2]/Q} .original_name {U4/pc[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[2]/QN} .original_name {U4/pc[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[3]} .original_name {{U4/pc[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[3]} .single_bit_orig_name {U4/pc[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[3]/Q} .original_name {U4/pc[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[3]/QN} .original_name {U4/pc[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[4]} .original_name {{U4/pc[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[4]} .single_bit_orig_name {U4/pc[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[4]/Q} .original_name {U4/pc[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[4]/QN} .original_name {U4/pc[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[5]} .original_name {{U4/pc[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[5]} .single_bit_orig_name {U4/pc[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[5]/Q} .original_name {U4/pc[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[5]/QN} .original_name {U4/pc[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[6]} .original_name {{U4/pc[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[6]} .single_bit_orig_name {U4/pc[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[6]/Q} .original_name {U4/pc[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[6]/QN} .original_name {U4/pc[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[7]} .original_name {{U4/pc[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[7]} .single_bit_orig_name {U4/pc[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[7]/Q} .original_name {U4/pc[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[7]/QN} .original_name {U4/pc[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[8]} .original_name {{U4/pc[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[8]} .single_bit_orig_name {U4/pc[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[8]/Q} .original_name {U4/pc[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[8]/QN} .original_name {U4/pc[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[9]} .original_name {{U4/pc[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[9]} .single_bit_orig_name {U4/pc[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[9]/Q} .original_name {U4/pc[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[9]/QN} .original_name {U4/pc[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[10]} .original_name {{U4/pc[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[10]} .single_bit_orig_name {U4/pc[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[10]/Q} .original_name {U4/pc[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[10]/QN} .original_name {U4/pc[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[11]} .original_name {{U4/pc[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[11]} .single_bit_orig_name {U4/pc[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[11]/Q} .original_name {U4/pc[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[11]/QN} .original_name {U4/pc[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[12]} .original_name {{U4/pc[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[12]} .single_bit_orig_name {U4/pc[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[12]/Q} .original_name {U4/pc[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[12]/QN} .original_name {U4/pc[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[13]} .original_name {{U4/pc[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[13]} .single_bit_orig_name {U4/pc[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[13]/Q} .original_name {U4/pc[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[13]/QN} .original_name {U4/pc[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[14]} .original_name {{U4/pc[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[14]} .single_bit_orig_name {U4/pc[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[14]/Q} .original_name {U4/pc[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[14]/QN} .original_name {U4/pc[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[15]} .original_name {{U4/pc[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[15]} .single_bit_orig_name {U4/pc[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[15]/Q} .original_name {U4/pc[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[15]/QN} .original_name {U4/pc[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[16]} .original_name {{U4/pc[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[16]} .single_bit_orig_name {U4/pc[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[16]/Q} .original_name {U4/pc[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[16]/QN} .original_name {U4/pc[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[17]} .original_name {{U4/pc[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[17]} .single_bit_orig_name {U4/pc[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[17]/Q} .original_name {U4/pc[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[17]/QN} .original_name {U4/pc[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[18]} .original_name {{U4/pc[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[18]} .single_bit_orig_name {U4/pc[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[18]/Q} .original_name {U4/pc[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[18]/QN} .original_name {U4/pc[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[19]} .original_name {{U4/pc[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[19]} .single_bit_orig_name {U4/pc[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[19]/Q} .original_name {U4/pc[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[19]/QN} .original_name {U4/pc[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[20]} .original_name {{U4/pc[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[20]} .single_bit_orig_name {U4/pc[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[20]/Q} .original_name {U4/pc[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[20]/QN} .original_name {U4/pc[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[21]} .original_name {{U4/pc[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[21]} .single_bit_orig_name {U4/pc[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[21]/Q} .original_name {U4/pc[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[21]/QN} .original_name {U4/pc[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[22]} .original_name {{U4/pc[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[22]} .single_bit_orig_name {U4/pc[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[22]/Q} .original_name {U4/pc[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[22]/QN} .original_name {U4/pc[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[23]} .original_name {{U4/pc[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[23]} .single_bit_orig_name {U4/pc[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[23]/Q} .original_name {U4/pc[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[23]/QN} .original_name {U4/pc[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[24]} .original_name {{U4/pc[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[24]} .single_bit_orig_name {U4/pc[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[24]/Q} .original_name {U4/pc[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[24]/QN} .original_name {U4/pc[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[25]} .original_name {{U4/pc[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[25]} .single_bit_orig_name {U4/pc[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[25]/Q} .original_name {U4/pc[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[25]/QN} .original_name {U4/pc[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[26]} .original_name {{U4/pc[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[26]} .single_bit_orig_name {U4/pc[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[26]/Q} .original_name {U4/pc[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[26]/QN} .original_name {U4/pc[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[27]} .original_name {{U4/pc[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[27]} .single_bit_orig_name {U4/pc[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[27]/Q} .original_name {U4/pc[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[27]/QN} .original_name {U4/pc[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[28]} .original_name {{U4/pc[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[28]} .single_bit_orig_name {U4/pc[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[28]/Q} .original_name {U4/pc[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[28]/QN} .original_name {U4/pc[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[29]} .original_name {{U4/pc[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[29]} .single_bit_orig_name {U4/pc[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[29]/Q} .original_name {U4/pc[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[29]/QN} .original_name {U4/pc[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[30]} .original_name {{U4/pc[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[30]} .single_bit_orig_name {U4/pc[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[30]/Q} .original_name {U4/pc[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[30]/QN} .original_name {U4/pc[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[31]} .original_name {{U4/pc[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[31]} .single_bit_orig_name {U4/pc[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/pc_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[31]/Q} .original_name {U4/pc[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/pc_reg[31]/QN} .original_name {U4/pc[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][0]} .original_name {{U4/regs[0][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][0]} .single_bit_orig_name {U4/regs[0][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][0]/Q} .original_name {U4/regs[0][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][0]/QN} .original_name {U4/regs[0][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][1]} .original_name {{U4/regs[0][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][1]} .single_bit_orig_name {U4/regs[0][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][1]/Q} .original_name {U4/regs[0][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][1]/QN} .original_name {U4/regs[0][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][2]} .original_name {{U4/regs[0][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][2]} .single_bit_orig_name {U4/regs[0][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][2]/Q} .original_name {U4/regs[0][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][2]/QN} .original_name {U4/regs[0][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][3]} .original_name {{U4/regs[0][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][3]} .single_bit_orig_name {U4/regs[0][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][3]/Q} .original_name {U4/regs[0][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][3]/QN} .original_name {U4/regs[0][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][4]} .original_name {{U4/regs[0][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][4]} .single_bit_orig_name {U4/regs[0][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][4]/Q} .original_name {U4/regs[0][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][4]/QN} .original_name {U4/regs[0][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][5]} .original_name {{U4/regs[0][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][5]} .single_bit_orig_name {U4/regs[0][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][5]/Q} .original_name {U4/regs[0][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][5]/QN} .original_name {U4/regs[0][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][6]} .original_name {{U4/regs[0][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][6]} .single_bit_orig_name {U4/regs[0][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][6]/Q} .original_name {U4/regs[0][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][6]/QN} .original_name {U4/regs[0][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][7]} .original_name {{U4/regs[0][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][7]} .single_bit_orig_name {U4/regs[0][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][7]/Q} .original_name {U4/regs[0][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][7]/QN} .original_name {U4/regs[0][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][8]} .original_name {{U4/regs[0][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][8]} .single_bit_orig_name {U4/regs[0][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][8]/Q} .original_name {U4/regs[0][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][8]/QN} .original_name {U4/regs[0][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][9]} .original_name {{U4/regs[0][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][9]} .single_bit_orig_name {U4/regs[0][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][9]/Q} .original_name {U4/regs[0][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][9]/QN} .original_name {U4/regs[0][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][10]} .original_name {{U4/regs[0][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][10]} .single_bit_orig_name {U4/regs[0][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][10]/Q} .original_name {U4/regs[0][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][10]/QN} .original_name {U4/regs[0][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][11]} .original_name {{U4/regs[0][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][11]} .single_bit_orig_name {U4/regs[0][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][11]/Q} .original_name {U4/regs[0][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][11]/QN} .original_name {U4/regs[0][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][12]} .original_name {{U4/regs[0][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][12]} .single_bit_orig_name {U4/regs[0][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][12]/Q} .original_name {U4/regs[0][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][12]/QN} .original_name {U4/regs[0][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][13]} .original_name {{U4/regs[0][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][13]} .single_bit_orig_name {U4/regs[0][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][13]/Q} .original_name {U4/regs[0][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][13]/QN} .original_name {U4/regs[0][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][14]} .original_name {{U4/regs[0][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][14]} .single_bit_orig_name {U4/regs[0][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][14]/Q} .original_name {U4/regs[0][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][14]/QN} .original_name {U4/regs[0][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][15]} .original_name {{U4/regs[0][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][15]} .single_bit_orig_name {U4/regs[0][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][15]/Q} .original_name {U4/regs[0][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][15]/QN} .original_name {U4/regs[0][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][16]} .original_name {{U4/regs[0][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][16]} .single_bit_orig_name {U4/regs[0][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][16]/Q} .original_name {U4/regs[0][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][16]/QN} .original_name {U4/regs[0][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][17]} .original_name {{U4/regs[0][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][17]} .single_bit_orig_name {U4/regs[0][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][17]/Q} .original_name {U4/regs[0][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][17]/QN} .original_name {U4/regs[0][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][18]} .original_name {{U4/regs[0][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][18]} .single_bit_orig_name {U4/regs[0][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][18]/Q} .original_name {U4/regs[0][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][18]/QN} .original_name {U4/regs[0][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][19]} .original_name {{U4/regs[0][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][19]} .single_bit_orig_name {U4/regs[0][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][19]/Q} .original_name {U4/regs[0][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][19]/QN} .original_name {U4/regs[0][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][20]} .original_name {{U4/regs[0][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][20]} .single_bit_orig_name {U4/regs[0][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][20]/Q} .original_name {U4/regs[0][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][20]/QN} .original_name {U4/regs[0][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][21]} .original_name {{U4/regs[0][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][21]} .single_bit_orig_name {U4/regs[0][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][21]/Q} .original_name {U4/regs[0][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][21]/QN} .original_name {U4/regs[0][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][22]} .original_name {{U4/regs[0][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][22]} .single_bit_orig_name {U4/regs[0][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][22]/Q} .original_name {U4/regs[0][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][22]/QN} .original_name {U4/regs[0][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][23]} .original_name {{U4/regs[0][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][23]} .single_bit_orig_name {U4/regs[0][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][23]/Q} .original_name {U4/regs[0][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][23]/QN} .original_name {U4/regs[0][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][24]} .original_name {{U4/regs[0][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][24]} .single_bit_orig_name {U4/regs[0][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][24]/Q} .original_name {U4/regs[0][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][24]/QN} .original_name {U4/regs[0][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][25]} .original_name {{U4/regs[0][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][25]} .single_bit_orig_name {U4/regs[0][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][25]/Q} .original_name {U4/regs[0][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][25]/QN} .original_name {U4/regs[0][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][26]} .original_name {{U4/regs[0][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][26]} .single_bit_orig_name {U4/regs[0][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][26]/Q} .original_name {U4/regs[0][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][26]/QN} .original_name {U4/regs[0][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][27]} .original_name {{U4/regs[0][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][27]} .single_bit_orig_name {U4/regs[0][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][27]/Q} .original_name {U4/regs[0][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][27]/QN} .original_name {U4/regs[0][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][28]} .original_name {{U4/regs[0][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][28]} .single_bit_orig_name {U4/regs[0][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][28]/Q} .original_name {U4/regs[0][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][28]/QN} .original_name {U4/regs[0][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][29]} .original_name {{U4/regs[0][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][29]} .single_bit_orig_name {U4/regs[0][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][29]/Q} .original_name {U4/regs[0][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][29]/QN} .original_name {U4/regs[0][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][30]} .original_name {{U4/regs[0][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][30]} .single_bit_orig_name {U4/regs[0][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][30]/Q} .original_name {U4/regs[0][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][30]/QN} .original_name {U4/regs[0][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][31]} .original_name {{U4/regs[0][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][31]} .single_bit_orig_name {U4/regs[0][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[0][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][31]/Q} .original_name {U4/regs[0][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[0][31]/QN} .original_name {U4/regs[0][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][0]} .original_name {{U4/regs[1][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][0]} .single_bit_orig_name {U4/regs[1][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][0]/Q} .original_name {U4/regs[1][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][0]/QN} .original_name {U4/regs[1][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][1]} .original_name {{U4/regs[1][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][1]} .single_bit_orig_name {U4/regs[1][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][1]/Q} .original_name {U4/regs[1][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][1]/QN} .original_name {U4/regs[1][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][2]} .original_name {{U4/regs[1][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][2]} .single_bit_orig_name {U4/regs[1][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][2]/Q} .original_name {U4/regs[1][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][2]/QN} .original_name {U4/regs[1][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][3]} .original_name {{U4/regs[1][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][3]} .single_bit_orig_name {U4/regs[1][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][3]/Q} .original_name {U4/regs[1][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][3]/QN} .original_name {U4/regs[1][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][4]} .original_name {{U4/regs[1][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][4]} .single_bit_orig_name {U4/regs[1][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][4]/Q} .original_name {U4/regs[1][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][4]/QN} .original_name {U4/regs[1][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][5]} .original_name {{U4/regs[1][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][5]} .single_bit_orig_name {U4/regs[1][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][5]/Q} .original_name {U4/regs[1][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][5]/QN} .original_name {U4/regs[1][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][6]} .original_name {{U4/regs[1][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][6]} .single_bit_orig_name {U4/regs[1][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][6]/Q} .original_name {U4/regs[1][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][6]/QN} .original_name {U4/regs[1][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][7]} .original_name {{U4/regs[1][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][7]} .single_bit_orig_name {U4/regs[1][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][7]/Q} .original_name {U4/regs[1][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][7]/QN} .original_name {U4/regs[1][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][8]} .original_name {{U4/regs[1][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][8]} .single_bit_orig_name {U4/regs[1][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][8]/Q} .original_name {U4/regs[1][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][8]/QN} .original_name {U4/regs[1][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][9]} .original_name {{U4/regs[1][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][9]} .single_bit_orig_name {U4/regs[1][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][9]/Q} .original_name {U4/regs[1][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][9]/QN} .original_name {U4/regs[1][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][10]} .original_name {{U4/regs[1][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][10]} .single_bit_orig_name {U4/regs[1][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][10]/Q} .original_name {U4/regs[1][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][10]/QN} .original_name {U4/regs[1][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][11]} .original_name {{U4/regs[1][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][11]} .single_bit_orig_name {U4/regs[1][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][11]/Q} .original_name {U4/regs[1][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][11]/QN} .original_name {U4/regs[1][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][12]} .original_name {{U4/regs[1][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][12]} .single_bit_orig_name {U4/regs[1][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][12]/Q} .original_name {U4/regs[1][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][12]/QN} .original_name {U4/regs[1][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][13]} .original_name {{U4/regs[1][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][13]} .single_bit_orig_name {U4/regs[1][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][13]/Q} .original_name {U4/regs[1][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][13]/QN} .original_name {U4/regs[1][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][14]} .original_name {{U4/regs[1][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][14]} .single_bit_orig_name {U4/regs[1][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][14]/Q} .original_name {U4/regs[1][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][14]/QN} .original_name {U4/regs[1][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][15]} .original_name {{U4/regs[1][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][15]} .single_bit_orig_name {U4/regs[1][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][15]/Q} .original_name {U4/regs[1][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][15]/QN} .original_name {U4/regs[1][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][16]} .original_name {{U4/regs[1][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][16]} .single_bit_orig_name {U4/regs[1][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][16]/Q} .original_name {U4/regs[1][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][16]/QN} .original_name {U4/regs[1][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][17]} .original_name {{U4/regs[1][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][17]} .single_bit_orig_name {U4/regs[1][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][17]/Q} .original_name {U4/regs[1][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][17]/QN} .original_name {U4/regs[1][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][18]} .original_name {{U4/regs[1][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][18]} .single_bit_orig_name {U4/regs[1][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][18]/Q} .original_name {U4/regs[1][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][18]/QN} .original_name {U4/regs[1][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][19]} .original_name {{U4/regs[1][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][19]} .single_bit_orig_name {U4/regs[1][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][19]/Q} .original_name {U4/regs[1][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][19]/QN} .original_name {U4/regs[1][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][20]} .original_name {{U4/regs[1][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][20]} .single_bit_orig_name {U4/regs[1][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][20]/Q} .original_name {U4/regs[1][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][20]/QN} .original_name {U4/regs[1][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][21]} .original_name {{U4/regs[1][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][21]} .single_bit_orig_name {U4/regs[1][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][21]/Q} .original_name {U4/regs[1][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][21]/QN} .original_name {U4/regs[1][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][22]} .original_name {{U4/regs[1][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][22]} .single_bit_orig_name {U4/regs[1][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][22]/Q} .original_name {U4/regs[1][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][22]/QN} .original_name {U4/regs[1][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][23]} .original_name {{U4/regs[1][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][23]} .single_bit_orig_name {U4/regs[1][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][23]/Q} .original_name {U4/regs[1][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][23]/QN} .original_name {U4/regs[1][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][24]} .original_name {{U4/regs[1][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][24]} .single_bit_orig_name {U4/regs[1][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][24]/Q} .original_name {U4/regs[1][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][24]/QN} .original_name {U4/regs[1][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][25]} .original_name {{U4/regs[1][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][25]} .single_bit_orig_name {U4/regs[1][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][25]/Q} .original_name {U4/regs[1][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][25]/QN} .original_name {U4/regs[1][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][26]} .original_name {{U4/regs[1][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][26]} .single_bit_orig_name {U4/regs[1][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][26]/Q} .original_name {U4/regs[1][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][26]/QN} .original_name {U4/regs[1][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][27]} .original_name {{U4/regs[1][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][27]} .single_bit_orig_name {U4/regs[1][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][27]/Q} .original_name {U4/regs[1][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][27]/QN} .original_name {U4/regs[1][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][28]} .original_name {{U4/regs[1][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][28]} .single_bit_orig_name {U4/regs[1][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][28]/Q} .original_name {U4/regs[1][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][28]/QN} .original_name {U4/regs[1][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][29]} .original_name {{U4/regs[1][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][29]} .single_bit_orig_name {U4/regs[1][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][29]/Q} .original_name {U4/regs[1][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][29]/QN} .original_name {U4/regs[1][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][30]} .original_name {{U4/regs[1][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][30]} .single_bit_orig_name {U4/regs[1][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][30]/Q} .original_name {U4/regs[1][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][30]/QN} .original_name {U4/regs[1][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][31]} .original_name {{U4/regs[1][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][31]} .single_bit_orig_name {U4/regs[1][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[1][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][31]/Q} .original_name {U4/regs[1][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[1][31]/QN} .original_name {U4/regs[1][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][0]} .original_name {{U4/regs[2][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][0]} .single_bit_orig_name {U4/regs[2][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][0]/Q} .original_name {U4/regs[2][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][0]/QN} .original_name {U4/regs[2][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][1]} .original_name {{U4/regs[2][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][1]} .single_bit_orig_name {U4/regs[2][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][1]/Q} .original_name {U4/regs[2][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][1]/QN} .original_name {U4/regs[2][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][2]} .original_name {{U4/regs[2][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][2]} .single_bit_orig_name {U4/regs[2][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][2]/Q} .original_name {U4/regs[2][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][2]/QN} .original_name {U4/regs[2][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][3]} .original_name {{U4/regs[2][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][3]} .single_bit_orig_name {U4/regs[2][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][3]/Q} .original_name {U4/regs[2][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][3]/QN} .original_name {U4/regs[2][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][4]} .original_name {{U4/regs[2][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][4]} .single_bit_orig_name {U4/regs[2][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][4]/Q} .original_name {U4/regs[2][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][4]/QN} .original_name {U4/regs[2][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][5]} .original_name {{U4/regs[2][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][5]} .single_bit_orig_name {U4/regs[2][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][5]/Q} .original_name {U4/regs[2][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][5]/QN} .original_name {U4/regs[2][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][6]} .original_name {{U4/regs[2][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][6]} .single_bit_orig_name {U4/regs[2][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][6]/Q} .original_name {U4/regs[2][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][6]/QN} .original_name {U4/regs[2][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][7]} .original_name {{U4/regs[2][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][7]} .single_bit_orig_name {U4/regs[2][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][7]/Q} .original_name {U4/regs[2][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][7]/QN} .original_name {U4/regs[2][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][8]} .original_name {{U4/regs[2][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][8]} .single_bit_orig_name {U4/regs[2][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][8]/Q} .original_name {U4/regs[2][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][8]/QN} .original_name {U4/regs[2][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][9]} .original_name {{U4/regs[2][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][9]} .single_bit_orig_name {U4/regs[2][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][9]/Q} .original_name {U4/regs[2][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][9]/QN} .original_name {U4/regs[2][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][10]} .original_name {{U4/regs[2][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][10]} .single_bit_orig_name {U4/regs[2][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][10]/Q} .original_name {U4/regs[2][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][10]/QN} .original_name {U4/regs[2][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][11]} .original_name {{U4/regs[2][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][11]} .single_bit_orig_name {U4/regs[2][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][11]/Q} .original_name {U4/regs[2][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][11]/QN} .original_name {U4/regs[2][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][12]} .original_name {{U4/regs[2][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][12]} .single_bit_orig_name {U4/regs[2][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][12]/Q} .original_name {U4/regs[2][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][12]/QN} .original_name {U4/regs[2][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][13]} .original_name {{U4/regs[2][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][13]} .single_bit_orig_name {U4/regs[2][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][13]/Q} .original_name {U4/regs[2][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][13]/QN} .original_name {U4/regs[2][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][14]} .original_name {{U4/regs[2][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][14]} .single_bit_orig_name {U4/regs[2][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][14]/Q} .original_name {U4/regs[2][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][14]/QN} .original_name {U4/regs[2][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][15]} .original_name {{U4/regs[2][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][15]} .single_bit_orig_name {U4/regs[2][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][15]/Q} .original_name {U4/regs[2][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][15]/QN} .original_name {U4/regs[2][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][16]} .original_name {{U4/regs[2][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][16]} .single_bit_orig_name {U4/regs[2][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][16]/Q} .original_name {U4/regs[2][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][16]/QN} .original_name {U4/regs[2][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][17]} .original_name {{U4/regs[2][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][17]} .single_bit_orig_name {U4/regs[2][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][17]/Q} .original_name {U4/regs[2][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][17]/QN} .original_name {U4/regs[2][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][18]} .original_name {{U4/regs[2][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][18]} .single_bit_orig_name {U4/regs[2][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][18]/Q} .original_name {U4/regs[2][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][18]/QN} .original_name {U4/regs[2][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][19]} .original_name {{U4/regs[2][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][19]} .single_bit_orig_name {U4/regs[2][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][19]/Q} .original_name {U4/regs[2][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][19]/QN} .original_name {U4/regs[2][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][20]} .original_name {{U4/regs[2][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][20]} .single_bit_orig_name {U4/regs[2][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][20]/Q} .original_name {U4/regs[2][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][20]/QN} .original_name {U4/regs[2][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][21]} .original_name {{U4/regs[2][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][21]} .single_bit_orig_name {U4/regs[2][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][21]/Q} .original_name {U4/regs[2][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][21]/QN} .original_name {U4/regs[2][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][22]} .original_name {{U4/regs[2][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][22]} .single_bit_orig_name {U4/regs[2][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][22]/Q} .original_name {U4/regs[2][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][22]/QN} .original_name {U4/regs[2][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][23]} .original_name {{U4/regs[2][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][23]} .single_bit_orig_name {U4/regs[2][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][23]/Q} .original_name {U4/regs[2][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][23]/QN} .original_name {U4/regs[2][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][24]} .original_name {{U4/regs[2][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][24]} .single_bit_orig_name {U4/regs[2][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][24]/Q} .original_name {U4/regs[2][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][24]/QN} .original_name {U4/regs[2][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][25]} .original_name {{U4/regs[2][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][25]} .single_bit_orig_name {U4/regs[2][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][25]/Q} .original_name {U4/regs[2][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][25]/QN} .original_name {U4/regs[2][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][26]} .original_name {{U4/regs[2][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][26]} .single_bit_orig_name {U4/regs[2][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][26]/Q} .original_name {U4/regs[2][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][26]/QN} .original_name {U4/regs[2][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][27]} .original_name {{U4/regs[2][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][27]} .single_bit_orig_name {U4/regs[2][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][27]/Q} .original_name {U4/regs[2][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][27]/QN} .original_name {U4/regs[2][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][28]} .original_name {{U4/regs[2][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][28]} .single_bit_orig_name {U4/regs[2][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][28]/Q} .original_name {U4/regs[2][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][28]/QN} .original_name {U4/regs[2][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][29]} .original_name {{U4/regs[2][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][29]} .single_bit_orig_name {U4/regs[2][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][29]/Q} .original_name {U4/regs[2][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][29]/QN} .original_name {U4/regs[2][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][30]} .original_name {{U4/regs[2][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][30]} .single_bit_orig_name {U4/regs[2][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][30]/Q} .original_name {U4/regs[2][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][30]/QN} .original_name {U4/regs[2][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][31]} .original_name {{U4/regs[2][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][31]} .single_bit_orig_name {U4/regs[2][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[2][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][31]/Q} .original_name {U4/regs[2][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[2][31]/QN} .original_name {U4/regs[2][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][0]} .original_name {{U4/regs[3][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][0]} .single_bit_orig_name {U4/regs[3][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][0]/Q} .original_name {U4/regs[3][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][0]/QN} .original_name {U4/regs[3][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][1]} .original_name {{U4/regs[3][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][1]} .single_bit_orig_name {U4/regs[3][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][1]/Q} .original_name {U4/regs[3][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][1]/QN} .original_name {U4/regs[3][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][2]} .original_name {{U4/regs[3][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][2]} .single_bit_orig_name {U4/regs[3][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][2]/Q} .original_name {U4/regs[3][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][2]/QN} .original_name {U4/regs[3][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][3]} .original_name {{U4/regs[3][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][3]} .single_bit_orig_name {U4/regs[3][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][3]/Q} .original_name {U4/regs[3][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][3]/QN} .original_name {U4/regs[3][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][4]} .original_name {{U4/regs[3][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][4]} .single_bit_orig_name {U4/regs[3][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][4]/Q} .original_name {U4/regs[3][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][4]/QN} .original_name {U4/regs[3][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][5]} .original_name {{U4/regs[3][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][5]} .single_bit_orig_name {U4/regs[3][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][5]/Q} .original_name {U4/regs[3][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][5]/QN} .original_name {U4/regs[3][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][6]} .original_name {{U4/regs[3][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][6]} .single_bit_orig_name {U4/regs[3][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][6]/Q} .original_name {U4/regs[3][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][6]/QN} .original_name {U4/regs[3][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][7]} .original_name {{U4/regs[3][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][7]} .single_bit_orig_name {U4/regs[3][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][7]/Q} .original_name {U4/regs[3][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][7]/QN} .original_name {U4/regs[3][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][8]} .original_name {{U4/regs[3][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][8]} .single_bit_orig_name {U4/regs[3][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][8]/Q} .original_name {U4/regs[3][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][8]/QN} .original_name {U4/regs[3][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][9]} .original_name {{U4/regs[3][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][9]} .single_bit_orig_name {U4/regs[3][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][9]/Q} .original_name {U4/regs[3][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][9]/QN} .original_name {U4/regs[3][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][10]} .original_name {{U4/regs[3][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][10]} .single_bit_orig_name {U4/regs[3][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][10]/Q} .original_name {U4/regs[3][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][10]/QN} .original_name {U4/regs[3][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][11]} .original_name {{U4/regs[3][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][11]} .single_bit_orig_name {U4/regs[3][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][11]/Q} .original_name {U4/regs[3][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][11]/QN} .original_name {U4/regs[3][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][12]} .original_name {{U4/regs[3][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][12]} .single_bit_orig_name {U4/regs[3][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][12]/Q} .original_name {U4/regs[3][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][12]/QN} .original_name {U4/regs[3][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][13]} .original_name {{U4/regs[3][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][13]} .single_bit_orig_name {U4/regs[3][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][13]/Q} .original_name {U4/regs[3][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][13]/QN} .original_name {U4/regs[3][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][14]} .original_name {{U4/regs[3][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][14]} .single_bit_orig_name {U4/regs[3][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][14]/Q} .original_name {U4/regs[3][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][14]/QN} .original_name {U4/regs[3][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][15]} .original_name {{U4/regs[3][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][15]} .single_bit_orig_name {U4/regs[3][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][15]/Q} .original_name {U4/regs[3][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][15]/QN} .original_name {U4/regs[3][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][16]} .original_name {{U4/regs[3][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][16]} .single_bit_orig_name {U4/regs[3][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][16]/Q} .original_name {U4/regs[3][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][16]/QN} .original_name {U4/regs[3][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][17]} .original_name {{U4/regs[3][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][17]} .single_bit_orig_name {U4/regs[3][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][17]/Q} .original_name {U4/regs[3][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][17]/QN} .original_name {U4/regs[3][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][18]} .original_name {{U4/regs[3][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][18]} .single_bit_orig_name {U4/regs[3][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][18]/Q} .original_name {U4/regs[3][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][18]/QN} .original_name {U4/regs[3][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][19]} .original_name {{U4/regs[3][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][19]} .single_bit_orig_name {U4/regs[3][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][19]/Q} .original_name {U4/regs[3][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][19]/QN} .original_name {U4/regs[3][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][20]} .original_name {{U4/regs[3][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][20]} .single_bit_orig_name {U4/regs[3][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][20]/Q} .original_name {U4/regs[3][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][20]/QN} .original_name {U4/regs[3][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][21]} .original_name {{U4/regs[3][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][21]} .single_bit_orig_name {U4/regs[3][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][21]/Q} .original_name {U4/regs[3][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][21]/QN} .original_name {U4/regs[3][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][22]} .original_name {{U4/regs[3][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][22]} .single_bit_orig_name {U4/regs[3][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][22]/Q} .original_name {U4/regs[3][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][22]/QN} .original_name {U4/regs[3][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][23]} .original_name {{U4/regs[3][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][23]} .single_bit_orig_name {U4/regs[3][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][23]/Q} .original_name {U4/regs[3][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][23]/QN} .original_name {U4/regs[3][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][24]} .original_name {{U4/regs[3][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][24]} .single_bit_orig_name {U4/regs[3][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][24]/Q} .original_name {U4/regs[3][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][24]/QN} .original_name {U4/regs[3][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][25]} .original_name {{U4/regs[3][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][25]} .single_bit_orig_name {U4/regs[3][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][25]/Q} .original_name {U4/regs[3][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][25]/QN} .original_name {U4/regs[3][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][26]} .original_name {{U4/regs[3][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][26]} .single_bit_orig_name {U4/regs[3][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][26]/Q} .original_name {U4/regs[3][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][26]/QN} .original_name {U4/regs[3][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][27]} .original_name {{U4/regs[3][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][27]} .single_bit_orig_name {U4/regs[3][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][27]/Q} .original_name {U4/regs[3][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][27]/QN} .original_name {U4/regs[3][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][28]} .original_name {{U4/regs[3][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][28]} .single_bit_orig_name {U4/regs[3][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][28]/Q} .original_name {U4/regs[3][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][28]/QN} .original_name {U4/regs[3][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][29]} .original_name {{U4/regs[3][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][29]} .single_bit_orig_name {U4/regs[3][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][29]/Q} .original_name {U4/regs[3][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][29]/QN} .original_name {U4/regs[3][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][30]} .original_name {{U4/regs[3][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][30]} .single_bit_orig_name {U4/regs[3][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][30]/Q} .original_name {U4/regs[3][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][30]/QN} .original_name {U4/regs[3][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][31]} .original_name {{U4/regs[3][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][31]} .single_bit_orig_name {U4/regs[3][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[3][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][31]/Q} .original_name {U4/regs[3][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[3][31]/QN} .original_name {U4/regs[3][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][0]} .original_name {{U4/regs[4][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][0]} .single_bit_orig_name {U4/regs[4][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][0]/Q} .original_name {U4/regs[4][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][0]/QN} .original_name {U4/regs[4][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][1]} .original_name {{U4/regs[4][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][1]} .single_bit_orig_name {U4/regs[4][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][1]/Q} .original_name {U4/regs[4][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][1]/QN} .original_name {U4/regs[4][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][2]} .original_name {{U4/regs[4][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][2]} .single_bit_orig_name {U4/regs[4][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][2]/Q} .original_name {U4/regs[4][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][2]/QN} .original_name {U4/regs[4][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][3]} .original_name {{U4/regs[4][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][3]} .single_bit_orig_name {U4/regs[4][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][3]/Q} .original_name {U4/regs[4][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][3]/QN} .original_name {U4/regs[4][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][4]} .original_name {{U4/regs[4][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][4]} .single_bit_orig_name {U4/regs[4][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][4]/Q} .original_name {U4/regs[4][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][4]/QN} .original_name {U4/regs[4][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][5]} .original_name {{U4/regs[4][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][5]} .single_bit_orig_name {U4/regs[4][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][5]/Q} .original_name {U4/regs[4][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][5]/QN} .original_name {U4/regs[4][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][6]} .original_name {{U4/regs[4][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][6]} .single_bit_orig_name {U4/regs[4][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][6]/Q} .original_name {U4/regs[4][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][6]/QN} .original_name {U4/regs[4][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][7]} .original_name {{U4/regs[4][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][7]} .single_bit_orig_name {U4/regs[4][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][7]/Q} .original_name {U4/regs[4][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][7]/QN} .original_name {U4/regs[4][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][8]} .original_name {{U4/regs[4][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][8]} .single_bit_orig_name {U4/regs[4][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][8]/Q} .original_name {U4/regs[4][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][8]/QN} .original_name {U4/regs[4][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][9]} .original_name {{U4/regs[4][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][9]} .single_bit_orig_name {U4/regs[4][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][9]/Q} .original_name {U4/regs[4][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][9]/QN} .original_name {U4/regs[4][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][10]} .original_name {{U4/regs[4][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][10]} .single_bit_orig_name {U4/regs[4][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][10]/Q} .original_name {U4/regs[4][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][10]/QN} .original_name {U4/regs[4][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][11]} .original_name {{U4/regs[4][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][11]} .single_bit_orig_name {U4/regs[4][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][11]/Q} .original_name {U4/regs[4][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][11]/QN} .original_name {U4/regs[4][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][12]} .original_name {{U4/regs[4][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][12]} .single_bit_orig_name {U4/regs[4][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][12]/Q} .original_name {U4/regs[4][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][12]/QN} .original_name {U4/regs[4][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][13]} .original_name {{U4/regs[4][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][13]} .single_bit_orig_name {U4/regs[4][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][13]/Q} .original_name {U4/regs[4][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][13]/QN} .original_name {U4/regs[4][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][14]} .original_name {{U4/regs[4][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][14]} .single_bit_orig_name {U4/regs[4][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][14]/Q} .original_name {U4/regs[4][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][14]/QN} .original_name {U4/regs[4][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][15]} .original_name {{U4/regs[4][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][15]} .single_bit_orig_name {U4/regs[4][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][15]/Q} .original_name {U4/regs[4][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][15]/QN} .original_name {U4/regs[4][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][16]} .original_name {{U4/regs[4][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][16]} .single_bit_orig_name {U4/regs[4][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][16]/Q} .original_name {U4/regs[4][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][16]/QN} .original_name {U4/regs[4][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][17]} .original_name {{U4/regs[4][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][17]} .single_bit_orig_name {U4/regs[4][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][17]/Q} .original_name {U4/regs[4][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][17]/QN} .original_name {U4/regs[4][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][18]} .original_name {{U4/regs[4][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][18]} .single_bit_orig_name {U4/regs[4][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][18]/Q} .original_name {U4/regs[4][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][18]/QN} .original_name {U4/regs[4][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][19]} .original_name {{U4/regs[4][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][19]} .single_bit_orig_name {U4/regs[4][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][19]/Q} .original_name {U4/regs[4][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][19]/QN} .original_name {U4/regs[4][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][20]} .original_name {{U4/regs[4][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][20]} .single_bit_orig_name {U4/regs[4][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][20]/Q} .original_name {U4/regs[4][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][20]/QN} .original_name {U4/regs[4][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][21]} .original_name {{U4/regs[4][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][21]} .single_bit_orig_name {U4/regs[4][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][21]/Q} .original_name {U4/regs[4][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][21]/QN} .original_name {U4/regs[4][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][22]} .original_name {{U4/regs[4][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][22]} .single_bit_orig_name {U4/regs[4][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][22]/Q} .original_name {U4/regs[4][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][22]/QN} .original_name {U4/regs[4][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][23]} .original_name {{U4/regs[4][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][23]} .single_bit_orig_name {U4/regs[4][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][23]/Q} .original_name {U4/regs[4][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][23]/QN} .original_name {U4/regs[4][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][24]} .original_name {{U4/regs[4][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][24]} .single_bit_orig_name {U4/regs[4][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][24]/Q} .original_name {U4/regs[4][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][24]/QN} .original_name {U4/regs[4][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][25]} .original_name {{U4/regs[4][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][25]} .single_bit_orig_name {U4/regs[4][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][25]/Q} .original_name {U4/regs[4][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][25]/QN} .original_name {U4/regs[4][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][26]} .original_name {{U4/regs[4][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][26]} .single_bit_orig_name {U4/regs[4][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][26]/Q} .original_name {U4/regs[4][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][26]/QN} .original_name {U4/regs[4][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][27]} .original_name {{U4/regs[4][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][27]} .single_bit_orig_name {U4/regs[4][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][27]/Q} .original_name {U4/regs[4][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][27]/QN} .original_name {U4/regs[4][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][28]} .original_name {{U4/regs[4][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][28]} .single_bit_orig_name {U4/regs[4][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][28]/Q} .original_name {U4/regs[4][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][28]/QN} .original_name {U4/regs[4][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][29]} .original_name {{U4/regs[4][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][29]} .single_bit_orig_name {U4/regs[4][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][29]/Q} .original_name {U4/regs[4][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][29]/QN} .original_name {U4/regs[4][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][30]} .original_name {{U4/regs[4][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][30]} .single_bit_orig_name {U4/regs[4][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][30]/Q} .original_name {U4/regs[4][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][30]/QN} .original_name {U4/regs[4][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][31]} .original_name {{U4/regs[4][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][31]} .single_bit_orig_name {U4/regs[4][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[4][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][31]/Q} .original_name {U4/regs[4][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[4][31]/QN} .original_name {U4/regs[4][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][0]} .original_name {{U4/regs[5][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][0]} .single_bit_orig_name {U4/regs[5][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][0]/Q} .original_name {U4/regs[5][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][0]/QN} .original_name {U4/regs[5][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][1]} .original_name {{U4/regs[5][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][1]} .single_bit_orig_name {U4/regs[5][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][1]/Q} .original_name {U4/regs[5][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][1]/QN} .original_name {U4/regs[5][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][2]} .original_name {{U4/regs[5][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][2]} .single_bit_orig_name {U4/regs[5][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][2]/Q} .original_name {U4/regs[5][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][2]/QN} .original_name {U4/regs[5][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][3]} .original_name {{U4/regs[5][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][3]} .single_bit_orig_name {U4/regs[5][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][3]/Q} .original_name {U4/regs[5][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][3]/QN} .original_name {U4/regs[5][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][4]} .original_name {{U4/regs[5][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][4]} .single_bit_orig_name {U4/regs[5][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][4]/Q} .original_name {U4/regs[5][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][4]/QN} .original_name {U4/regs[5][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][5]} .original_name {{U4/regs[5][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][5]} .single_bit_orig_name {U4/regs[5][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][5]/Q} .original_name {U4/regs[5][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][5]/QN} .original_name {U4/regs[5][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][6]} .original_name {{U4/regs[5][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][6]} .single_bit_orig_name {U4/regs[5][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][6]/Q} .original_name {U4/regs[5][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][6]/QN} .original_name {U4/regs[5][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][7]} .original_name {{U4/regs[5][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][7]} .single_bit_orig_name {U4/regs[5][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][7]/Q} .original_name {U4/regs[5][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][7]/QN} .original_name {U4/regs[5][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][8]} .original_name {{U4/regs[5][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][8]} .single_bit_orig_name {U4/regs[5][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][8]/Q} .original_name {U4/regs[5][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][8]/QN} .original_name {U4/regs[5][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][9]} .original_name {{U4/regs[5][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][9]} .single_bit_orig_name {U4/regs[5][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][9]/Q} .original_name {U4/regs[5][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][9]/QN} .original_name {U4/regs[5][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][10]} .original_name {{U4/regs[5][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][10]} .single_bit_orig_name {U4/regs[5][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][10]/Q} .original_name {U4/regs[5][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][10]/QN} .original_name {U4/regs[5][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][11]} .original_name {{U4/regs[5][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][11]} .single_bit_orig_name {U4/regs[5][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][11]/Q} .original_name {U4/regs[5][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][11]/QN} .original_name {U4/regs[5][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][12]} .original_name {{U4/regs[5][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][12]} .single_bit_orig_name {U4/regs[5][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][12]/Q} .original_name {U4/regs[5][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][12]/QN} .original_name {U4/regs[5][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][13]} .original_name {{U4/regs[5][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][13]} .single_bit_orig_name {U4/regs[5][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][13]/Q} .original_name {U4/regs[5][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][13]/QN} .original_name {U4/regs[5][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][14]} .original_name {{U4/regs[5][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][14]} .single_bit_orig_name {U4/regs[5][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][14]/Q} .original_name {U4/regs[5][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][14]/QN} .original_name {U4/regs[5][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][15]} .original_name {{U4/regs[5][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][15]} .single_bit_orig_name {U4/regs[5][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][15]/Q} .original_name {U4/regs[5][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][15]/QN} .original_name {U4/regs[5][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][16]} .original_name {{U4/regs[5][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][16]} .single_bit_orig_name {U4/regs[5][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][16]/Q} .original_name {U4/regs[5][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][16]/QN} .original_name {U4/regs[5][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][17]} .original_name {{U4/regs[5][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][17]} .single_bit_orig_name {U4/regs[5][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][17]/Q} .original_name {U4/regs[5][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][17]/QN} .original_name {U4/regs[5][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][18]} .original_name {{U4/regs[5][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][18]} .single_bit_orig_name {U4/regs[5][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][18]/Q} .original_name {U4/regs[5][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][18]/QN} .original_name {U4/regs[5][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][19]} .original_name {{U4/regs[5][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][19]} .single_bit_orig_name {U4/regs[5][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][19]/Q} .original_name {U4/regs[5][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][19]/QN} .original_name {U4/regs[5][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][20]} .original_name {{U4/regs[5][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][20]} .single_bit_orig_name {U4/regs[5][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][20]/Q} .original_name {U4/regs[5][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][20]/QN} .original_name {U4/regs[5][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][21]} .original_name {{U4/regs[5][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][21]} .single_bit_orig_name {U4/regs[5][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][21]/Q} .original_name {U4/regs[5][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][21]/QN} .original_name {U4/regs[5][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][22]} .original_name {{U4/regs[5][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][22]} .single_bit_orig_name {U4/regs[5][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][22]/Q} .original_name {U4/regs[5][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][22]/QN} .original_name {U4/regs[5][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][23]} .original_name {{U4/regs[5][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][23]} .single_bit_orig_name {U4/regs[5][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][23]/Q} .original_name {U4/regs[5][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][23]/QN} .original_name {U4/regs[5][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][24]} .original_name {{U4/regs[5][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][24]} .single_bit_orig_name {U4/regs[5][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][24]/Q} .original_name {U4/regs[5][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][24]/QN} .original_name {U4/regs[5][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][25]} .original_name {{U4/regs[5][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][25]} .single_bit_orig_name {U4/regs[5][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][25]/Q} .original_name {U4/regs[5][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][25]/QN} .original_name {U4/regs[5][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][26]} .original_name {{U4/regs[5][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][26]} .single_bit_orig_name {U4/regs[5][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][26]/Q} .original_name {U4/regs[5][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][26]/QN} .original_name {U4/regs[5][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][27]} .original_name {{U4/regs[5][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][27]} .single_bit_orig_name {U4/regs[5][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][27]/Q} .original_name {U4/regs[5][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][27]/QN} .original_name {U4/regs[5][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][28]} .original_name {{U4/regs[5][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][28]} .single_bit_orig_name {U4/regs[5][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][28]/Q} .original_name {U4/regs[5][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][28]/QN} .original_name {U4/regs[5][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][29]} .original_name {{U4/regs[5][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][29]} .single_bit_orig_name {U4/regs[5][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][29]/Q} .original_name {U4/regs[5][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][29]/QN} .original_name {U4/regs[5][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][30]} .original_name {{U4/regs[5][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][30]} .single_bit_orig_name {U4/regs[5][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][30]/Q} .original_name {U4/regs[5][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][30]/QN} .original_name {U4/regs[5][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][31]} .original_name {{U4/regs[5][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][31]} .single_bit_orig_name {U4/regs[5][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[5][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][31]/Q} .original_name {U4/regs[5][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[5][31]/QN} .original_name {U4/regs[5][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][0]} .original_name {{U4/regs[6][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][0]} .single_bit_orig_name {U4/regs[6][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][0]/Q} .original_name {U4/regs[6][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][0]/QN} .original_name {U4/regs[6][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][1]} .original_name {{U4/regs[6][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][1]} .single_bit_orig_name {U4/regs[6][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][1]/Q} .original_name {U4/regs[6][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][1]/QN} .original_name {U4/regs[6][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][2]} .original_name {{U4/regs[6][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][2]} .single_bit_orig_name {U4/regs[6][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][2]/Q} .original_name {U4/regs[6][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][2]/QN} .original_name {U4/regs[6][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][3]} .original_name {{U4/regs[6][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][3]} .single_bit_orig_name {U4/regs[6][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][3]/Q} .original_name {U4/regs[6][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][3]/QN} .original_name {U4/regs[6][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][4]} .original_name {{U4/regs[6][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][4]} .single_bit_orig_name {U4/regs[6][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][4]/Q} .original_name {U4/regs[6][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][4]/QN} .original_name {U4/regs[6][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][5]} .original_name {{U4/regs[6][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][5]} .single_bit_orig_name {U4/regs[6][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][5]/Q} .original_name {U4/regs[6][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][5]/QN} .original_name {U4/regs[6][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][6]} .original_name {{U4/regs[6][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][6]} .single_bit_orig_name {U4/regs[6][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][6]/Q} .original_name {U4/regs[6][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][6]/QN} .original_name {U4/regs[6][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][7]} .original_name {{U4/regs[6][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][7]} .single_bit_orig_name {U4/regs[6][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][7]/Q} .original_name {U4/regs[6][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][7]/QN} .original_name {U4/regs[6][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][8]} .original_name {{U4/regs[6][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][8]} .single_bit_orig_name {U4/regs[6][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][8]/Q} .original_name {U4/regs[6][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][8]/QN} .original_name {U4/regs[6][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][9]} .original_name {{U4/regs[6][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][9]} .single_bit_orig_name {U4/regs[6][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][9]/Q} .original_name {U4/regs[6][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][9]/QN} .original_name {U4/regs[6][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][10]} .original_name {{U4/regs[6][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][10]} .single_bit_orig_name {U4/regs[6][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][10]/Q} .original_name {U4/regs[6][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][10]/QN} .original_name {U4/regs[6][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][11]} .original_name {{U4/regs[6][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][11]} .single_bit_orig_name {U4/regs[6][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][11]/Q} .original_name {U4/regs[6][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][11]/QN} .original_name {U4/regs[6][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][12]} .original_name {{U4/regs[6][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][12]} .single_bit_orig_name {U4/regs[6][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][12]/Q} .original_name {U4/regs[6][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][12]/QN} .original_name {U4/regs[6][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][13]} .original_name {{U4/regs[6][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][13]} .single_bit_orig_name {U4/regs[6][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][13]/Q} .original_name {U4/regs[6][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][13]/QN} .original_name {U4/regs[6][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][14]} .original_name {{U4/regs[6][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][14]} .single_bit_orig_name {U4/regs[6][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][14]/Q} .original_name {U4/regs[6][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][14]/QN} .original_name {U4/regs[6][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][15]} .original_name {{U4/regs[6][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][15]} .single_bit_orig_name {U4/regs[6][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][15]/Q} .original_name {U4/regs[6][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][15]/QN} .original_name {U4/regs[6][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][16]} .original_name {{U4/regs[6][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][16]} .single_bit_orig_name {U4/regs[6][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][16]/Q} .original_name {U4/regs[6][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][16]/QN} .original_name {U4/regs[6][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][17]} .original_name {{U4/regs[6][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][17]} .single_bit_orig_name {U4/regs[6][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][17]/Q} .original_name {U4/regs[6][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][17]/QN} .original_name {U4/regs[6][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][18]} .original_name {{U4/regs[6][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][18]} .single_bit_orig_name {U4/regs[6][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][18]/Q} .original_name {U4/regs[6][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][18]/QN} .original_name {U4/regs[6][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][19]} .original_name {{U4/regs[6][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][19]} .single_bit_orig_name {U4/regs[6][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][19]/Q} .original_name {U4/regs[6][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][19]/QN} .original_name {U4/regs[6][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][20]} .original_name {{U4/regs[6][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][20]} .single_bit_orig_name {U4/regs[6][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][20]/Q} .original_name {U4/regs[6][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][20]/QN} .original_name {U4/regs[6][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][21]} .original_name {{U4/regs[6][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][21]} .single_bit_orig_name {U4/regs[6][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][21]/Q} .original_name {U4/regs[6][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][21]/QN} .original_name {U4/regs[6][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][22]} .original_name {{U4/regs[6][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][22]} .single_bit_orig_name {U4/regs[6][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][22]/Q} .original_name {U4/regs[6][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][22]/QN} .original_name {U4/regs[6][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][23]} .original_name {{U4/regs[6][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][23]} .single_bit_orig_name {U4/regs[6][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][23]/Q} .original_name {U4/regs[6][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][23]/QN} .original_name {U4/regs[6][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][24]} .original_name {{U4/regs[6][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][24]} .single_bit_orig_name {U4/regs[6][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][24]/Q} .original_name {U4/regs[6][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][24]/QN} .original_name {U4/regs[6][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][25]} .original_name {{U4/regs[6][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][25]} .single_bit_orig_name {U4/regs[6][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][25]/Q} .original_name {U4/regs[6][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][25]/QN} .original_name {U4/regs[6][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][26]} .original_name {{U4/regs[6][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][26]} .single_bit_orig_name {U4/regs[6][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][26]/Q} .original_name {U4/regs[6][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][26]/QN} .original_name {U4/regs[6][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][27]} .original_name {{U4/regs[6][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][27]} .single_bit_orig_name {U4/regs[6][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][27]/Q} .original_name {U4/regs[6][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][27]/QN} .original_name {U4/regs[6][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][28]} .original_name {{U4/regs[6][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][28]} .single_bit_orig_name {U4/regs[6][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][28]/Q} .original_name {U4/regs[6][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][28]/QN} .original_name {U4/regs[6][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][29]} .original_name {{U4/regs[6][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][29]} .single_bit_orig_name {U4/regs[6][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][29]/Q} .original_name {U4/regs[6][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][29]/QN} .original_name {U4/regs[6][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][30]} .original_name {{U4/regs[6][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][30]} .single_bit_orig_name {U4/regs[6][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][30]/Q} .original_name {U4/regs[6][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][30]/QN} .original_name {U4/regs[6][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][31]} .original_name {{U4/regs[6][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][31]} .single_bit_orig_name {U4/regs[6][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[6][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][31]/Q} .original_name {U4/regs[6][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[6][31]/QN} .original_name {U4/regs[6][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][0]} .original_name {{U4/regs[7][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][0]} .single_bit_orig_name {U4/regs[7][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][0]/Q} .original_name {U4/regs[7][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][0]/QN} .original_name {U4/regs[7][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][1]} .original_name {{U4/regs[7][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][1]} .single_bit_orig_name {U4/regs[7][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][1]/Q} .original_name {U4/regs[7][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][1]/QN} .original_name {U4/regs[7][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][2]} .original_name {{U4/regs[7][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][2]} .single_bit_orig_name {U4/regs[7][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][2]/Q} .original_name {U4/regs[7][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][2]/QN} .original_name {U4/regs[7][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][3]} .original_name {{U4/regs[7][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][3]} .single_bit_orig_name {U4/regs[7][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][3]/Q} .original_name {U4/regs[7][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][3]/QN} .original_name {U4/regs[7][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][4]} .original_name {{U4/regs[7][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][4]} .single_bit_orig_name {U4/regs[7][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][4]/Q} .original_name {U4/regs[7][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][4]/QN} .original_name {U4/regs[7][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][5]} .original_name {{U4/regs[7][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][5]} .single_bit_orig_name {U4/regs[7][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][5]/Q} .original_name {U4/regs[7][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][5]/QN} .original_name {U4/regs[7][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][6]} .original_name {{U4/regs[7][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][6]} .single_bit_orig_name {U4/regs[7][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][6]/Q} .original_name {U4/regs[7][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][6]/QN} .original_name {U4/regs[7][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][7]} .original_name {{U4/regs[7][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][7]} .single_bit_orig_name {U4/regs[7][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][7]/Q} .original_name {U4/regs[7][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][7]/QN} .original_name {U4/regs[7][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][8]} .original_name {{U4/regs[7][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][8]} .single_bit_orig_name {U4/regs[7][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][8]/Q} .original_name {U4/regs[7][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][8]/QN} .original_name {U4/regs[7][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][9]} .original_name {{U4/regs[7][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][9]} .single_bit_orig_name {U4/regs[7][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][9]/Q} .original_name {U4/regs[7][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][9]/QN} .original_name {U4/regs[7][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][10]} .original_name {{U4/regs[7][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][10]} .single_bit_orig_name {U4/regs[7][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][10]/Q} .original_name {U4/regs[7][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][10]/QN} .original_name {U4/regs[7][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][11]} .original_name {{U4/regs[7][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][11]} .single_bit_orig_name {U4/regs[7][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][11]/Q} .original_name {U4/regs[7][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][11]/QN} .original_name {U4/regs[7][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][12]} .original_name {{U4/regs[7][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][12]} .single_bit_orig_name {U4/regs[7][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][12]/Q} .original_name {U4/regs[7][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][12]/QN} .original_name {U4/regs[7][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][13]} .original_name {{U4/regs[7][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][13]} .single_bit_orig_name {U4/regs[7][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][13]/Q} .original_name {U4/regs[7][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][13]/QN} .original_name {U4/regs[7][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][14]} .original_name {{U4/regs[7][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][14]} .single_bit_orig_name {U4/regs[7][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][14]/Q} .original_name {U4/regs[7][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][14]/QN} .original_name {U4/regs[7][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][15]} .original_name {{U4/regs[7][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][15]} .single_bit_orig_name {U4/regs[7][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][15]/Q} .original_name {U4/regs[7][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][15]/QN} .original_name {U4/regs[7][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][16]} .original_name {{U4/regs[7][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][16]} .single_bit_orig_name {U4/regs[7][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][16]/Q} .original_name {U4/regs[7][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][16]/QN} .original_name {U4/regs[7][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][17]} .original_name {{U4/regs[7][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][17]} .single_bit_orig_name {U4/regs[7][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][17]/Q} .original_name {U4/regs[7][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][17]/QN} .original_name {U4/regs[7][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][18]} .original_name {{U4/regs[7][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][18]} .single_bit_orig_name {U4/regs[7][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][18]/Q} .original_name {U4/regs[7][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][18]/QN} .original_name {U4/regs[7][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][19]} .original_name {{U4/regs[7][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][19]} .single_bit_orig_name {U4/regs[7][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][19]/Q} .original_name {U4/regs[7][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][19]/QN} .original_name {U4/regs[7][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][20]} .original_name {{U4/regs[7][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][20]} .single_bit_orig_name {U4/regs[7][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][20]/Q} .original_name {U4/regs[7][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][20]/QN} .original_name {U4/regs[7][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][21]} .original_name {{U4/regs[7][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][21]} .single_bit_orig_name {U4/regs[7][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][21]/Q} .original_name {U4/regs[7][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][21]/QN} .original_name {U4/regs[7][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][22]} .original_name {{U4/regs[7][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][22]} .single_bit_orig_name {U4/regs[7][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][22]/Q} .original_name {U4/regs[7][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][22]/QN} .original_name {U4/regs[7][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][23]} .original_name {{U4/regs[7][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][23]} .single_bit_orig_name {U4/regs[7][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][23]/Q} .original_name {U4/regs[7][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][23]/QN} .original_name {U4/regs[7][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][24]} .original_name {{U4/regs[7][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][24]} .single_bit_orig_name {U4/regs[7][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][24]/Q} .original_name {U4/regs[7][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][24]/QN} .original_name {U4/regs[7][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][25]} .original_name {{U4/regs[7][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][25]} .single_bit_orig_name {U4/regs[7][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][25]/Q} .original_name {U4/regs[7][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][25]/QN} .original_name {U4/regs[7][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][26]} .original_name {{U4/regs[7][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][26]} .single_bit_orig_name {U4/regs[7][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][26]/Q} .original_name {U4/regs[7][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][26]/QN} .original_name {U4/regs[7][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][27]} .original_name {{U4/regs[7][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][27]} .single_bit_orig_name {U4/regs[7][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][27]/Q} .original_name {U4/regs[7][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][27]/QN} .original_name {U4/regs[7][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][28]} .original_name {{U4/regs[7][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][28]} .single_bit_orig_name {U4/regs[7][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][28]/Q} .original_name {U4/regs[7][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][28]/QN} .original_name {U4/regs[7][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][29]} .original_name {{U4/regs[7][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][29]} .single_bit_orig_name {U4/regs[7][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][29]/Q} .original_name {U4/regs[7][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][29]/QN} .original_name {U4/regs[7][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][30]} .original_name {{U4/regs[7][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][30]} .single_bit_orig_name {U4/regs[7][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][30]/Q} .original_name {U4/regs[7][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][30]/QN} .original_name {U4/regs[7][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][31]} .original_name {{U4/regs[7][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][31]} .single_bit_orig_name {U4/regs[7][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[7][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][31]/Q} .original_name {U4/regs[7][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[7][31]/QN} .original_name {U4/regs[7][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][0]} .original_name {{U4/regs[8][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][0]} .single_bit_orig_name {U4/regs[8][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][0]/Q} .original_name {U4/regs[8][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][0]/QN} .original_name {U4/regs[8][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][1]} .original_name {{U4/regs[8][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][1]} .single_bit_orig_name {U4/regs[8][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][1]/Q} .original_name {U4/regs[8][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][1]/QN} .original_name {U4/regs[8][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][2]} .original_name {{U4/regs[8][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][2]} .single_bit_orig_name {U4/regs[8][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][2]/Q} .original_name {U4/regs[8][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][2]/QN} .original_name {U4/regs[8][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][3]} .original_name {{U4/regs[8][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][3]} .single_bit_orig_name {U4/regs[8][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][3]/Q} .original_name {U4/regs[8][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][3]/QN} .original_name {U4/regs[8][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][4]} .original_name {{U4/regs[8][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][4]} .single_bit_orig_name {U4/regs[8][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][4]/Q} .original_name {U4/regs[8][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][4]/QN} .original_name {U4/regs[8][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][5]} .original_name {{U4/regs[8][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][5]} .single_bit_orig_name {U4/regs[8][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][5]/Q} .original_name {U4/regs[8][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][5]/QN} .original_name {U4/regs[8][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][6]} .original_name {{U4/regs[8][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][6]} .single_bit_orig_name {U4/regs[8][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][6]/Q} .original_name {U4/regs[8][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][6]/QN} .original_name {U4/regs[8][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][7]} .original_name {{U4/regs[8][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][7]} .single_bit_orig_name {U4/regs[8][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][7]/Q} .original_name {U4/regs[8][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][7]/QN} .original_name {U4/regs[8][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][8]} .original_name {{U4/regs[8][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][8]} .single_bit_orig_name {U4/regs[8][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][8]/Q} .original_name {U4/regs[8][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][8]/QN} .original_name {U4/regs[8][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][9]} .original_name {{U4/regs[8][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][9]} .single_bit_orig_name {U4/regs[8][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][9]/Q} .original_name {U4/regs[8][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][9]/QN} .original_name {U4/regs[8][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][10]} .original_name {{U4/regs[8][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][10]} .single_bit_orig_name {U4/regs[8][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][10]/Q} .original_name {U4/regs[8][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][10]/QN} .original_name {U4/regs[8][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][11]} .original_name {{U4/regs[8][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][11]} .single_bit_orig_name {U4/regs[8][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][11]/Q} .original_name {U4/regs[8][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][11]/QN} .original_name {U4/regs[8][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][12]} .original_name {{U4/regs[8][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][12]} .single_bit_orig_name {U4/regs[8][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][12]/Q} .original_name {U4/regs[8][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][12]/QN} .original_name {U4/regs[8][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][13]} .original_name {{U4/regs[8][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][13]} .single_bit_orig_name {U4/regs[8][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][13]/Q} .original_name {U4/regs[8][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][13]/QN} .original_name {U4/regs[8][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][14]} .original_name {{U4/regs[8][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][14]} .single_bit_orig_name {U4/regs[8][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][14]/Q} .original_name {U4/regs[8][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][14]/QN} .original_name {U4/regs[8][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][15]} .original_name {{U4/regs[8][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][15]} .single_bit_orig_name {U4/regs[8][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][15]/Q} .original_name {U4/regs[8][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][15]/QN} .original_name {U4/regs[8][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][16]} .original_name {{U4/regs[8][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][16]} .single_bit_orig_name {U4/regs[8][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][16]/Q} .original_name {U4/regs[8][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][16]/QN} .original_name {U4/regs[8][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][17]} .original_name {{U4/regs[8][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][17]} .single_bit_orig_name {U4/regs[8][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][17]/Q} .original_name {U4/regs[8][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][17]/QN} .original_name {U4/regs[8][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][18]} .original_name {{U4/regs[8][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][18]} .single_bit_orig_name {U4/regs[8][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][18]/Q} .original_name {U4/regs[8][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][18]/QN} .original_name {U4/regs[8][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][19]} .original_name {{U4/regs[8][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][19]} .single_bit_orig_name {U4/regs[8][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][19]/Q} .original_name {U4/regs[8][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][19]/QN} .original_name {U4/regs[8][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][20]} .original_name {{U4/regs[8][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][20]} .single_bit_orig_name {U4/regs[8][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][20]/Q} .original_name {U4/regs[8][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][20]/QN} .original_name {U4/regs[8][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][21]} .original_name {{U4/regs[8][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][21]} .single_bit_orig_name {U4/regs[8][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][21]/Q} .original_name {U4/regs[8][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][21]/QN} .original_name {U4/regs[8][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][22]} .original_name {{U4/regs[8][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][22]} .single_bit_orig_name {U4/regs[8][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][22]/Q} .original_name {U4/regs[8][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][22]/QN} .original_name {U4/regs[8][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][23]} .original_name {{U4/regs[8][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][23]} .single_bit_orig_name {U4/regs[8][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][23]/Q} .original_name {U4/regs[8][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][23]/QN} .original_name {U4/regs[8][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][24]} .original_name {{U4/regs[8][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][24]} .single_bit_orig_name {U4/regs[8][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][24]/Q} .original_name {U4/regs[8][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][24]/QN} .original_name {U4/regs[8][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][25]} .original_name {{U4/regs[8][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][25]} .single_bit_orig_name {U4/regs[8][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][25]/Q} .original_name {U4/regs[8][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][25]/QN} .original_name {U4/regs[8][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][26]} .original_name {{U4/regs[8][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][26]} .single_bit_orig_name {U4/regs[8][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][26]/Q} .original_name {U4/regs[8][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][26]/QN} .original_name {U4/regs[8][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][27]} .original_name {{U4/regs[8][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][27]} .single_bit_orig_name {U4/regs[8][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][27]/Q} .original_name {U4/regs[8][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][27]/QN} .original_name {U4/regs[8][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][28]} .original_name {{U4/regs[8][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][28]} .single_bit_orig_name {U4/regs[8][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][28]/Q} .original_name {U4/regs[8][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][28]/QN} .original_name {U4/regs[8][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][29]} .original_name {{U4/regs[8][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][29]} .single_bit_orig_name {U4/regs[8][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][29]/Q} .original_name {U4/regs[8][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][29]/QN} .original_name {U4/regs[8][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][30]} .original_name {{U4/regs[8][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][30]} .single_bit_orig_name {U4/regs[8][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][30]/Q} .original_name {U4/regs[8][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][30]/QN} .original_name {U4/regs[8][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][31]} .original_name {{U4/regs[8][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][31]} .single_bit_orig_name {U4/regs[8][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[8][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][31]/Q} .original_name {U4/regs[8][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[8][31]/QN} .original_name {U4/regs[8][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][0]} .original_name {{U4/regs[9][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][0]} .single_bit_orig_name {U4/regs[9][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][0]/Q} .original_name {U4/regs[9][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][0]/QN} .original_name {U4/regs[9][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][1]} .original_name {{U4/regs[9][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][1]} .single_bit_orig_name {U4/regs[9][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][1]/Q} .original_name {U4/regs[9][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][1]/QN} .original_name {U4/regs[9][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][2]} .original_name {{U4/regs[9][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][2]} .single_bit_orig_name {U4/regs[9][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][2]/Q} .original_name {U4/regs[9][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][2]/QN} .original_name {U4/regs[9][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][3]} .original_name {{U4/regs[9][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][3]} .single_bit_orig_name {U4/regs[9][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][3]/Q} .original_name {U4/regs[9][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][3]/QN} .original_name {U4/regs[9][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][4]} .original_name {{U4/regs[9][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][4]} .single_bit_orig_name {U4/regs[9][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][4]/Q} .original_name {U4/regs[9][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][4]/QN} .original_name {U4/regs[9][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][5]} .original_name {{U4/regs[9][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][5]} .single_bit_orig_name {U4/regs[9][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][5]/Q} .original_name {U4/regs[9][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][5]/QN} .original_name {U4/regs[9][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][6]} .original_name {{U4/regs[9][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][6]} .single_bit_orig_name {U4/regs[9][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][6]/Q} .original_name {U4/regs[9][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][6]/QN} .original_name {U4/regs[9][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][7]} .original_name {{U4/regs[9][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][7]} .single_bit_orig_name {U4/regs[9][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][7]/Q} .original_name {U4/regs[9][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][7]/QN} .original_name {U4/regs[9][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][8]} .original_name {{U4/regs[9][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][8]} .single_bit_orig_name {U4/regs[9][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][8]/Q} .original_name {U4/regs[9][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][8]/QN} .original_name {U4/regs[9][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][9]} .original_name {{U4/regs[9][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][9]} .single_bit_orig_name {U4/regs[9][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][9]/Q} .original_name {U4/regs[9][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][9]/QN} .original_name {U4/regs[9][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][10]} .original_name {{U4/regs[9][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][10]} .single_bit_orig_name {U4/regs[9][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][10]/Q} .original_name {U4/regs[9][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][10]/QN} .original_name {U4/regs[9][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][11]} .original_name {{U4/regs[9][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][11]} .single_bit_orig_name {U4/regs[9][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][11]/Q} .original_name {U4/regs[9][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][11]/QN} .original_name {U4/regs[9][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][12]} .original_name {{U4/regs[9][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][12]} .single_bit_orig_name {U4/regs[9][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][12]/Q} .original_name {U4/regs[9][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][12]/QN} .original_name {U4/regs[9][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][13]} .original_name {{U4/regs[9][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][13]} .single_bit_orig_name {U4/regs[9][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][13]/Q} .original_name {U4/regs[9][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][13]/QN} .original_name {U4/regs[9][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][14]} .original_name {{U4/regs[9][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][14]} .single_bit_orig_name {U4/regs[9][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][14]/Q} .original_name {U4/regs[9][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][14]/QN} .original_name {U4/regs[9][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][15]} .original_name {{U4/regs[9][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][15]} .single_bit_orig_name {U4/regs[9][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][15]/Q} .original_name {U4/regs[9][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][15]/QN} .original_name {U4/regs[9][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][16]} .original_name {{U4/regs[9][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][16]} .single_bit_orig_name {U4/regs[9][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][16]/Q} .original_name {U4/regs[9][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][16]/QN} .original_name {U4/regs[9][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][17]} .original_name {{U4/regs[9][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][17]} .single_bit_orig_name {U4/regs[9][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][17]/Q} .original_name {U4/regs[9][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][17]/QN} .original_name {U4/regs[9][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][18]} .original_name {{U4/regs[9][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][18]} .single_bit_orig_name {U4/regs[9][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][18]/Q} .original_name {U4/regs[9][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][18]/QN} .original_name {U4/regs[9][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][19]} .original_name {{U4/regs[9][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][19]} .single_bit_orig_name {U4/regs[9][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][19]/Q} .original_name {U4/regs[9][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][19]/QN} .original_name {U4/regs[9][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][20]} .original_name {{U4/regs[9][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][20]} .single_bit_orig_name {U4/regs[9][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][20]/Q} .original_name {U4/regs[9][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][20]/QN} .original_name {U4/regs[9][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][21]} .original_name {{U4/regs[9][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][21]} .single_bit_orig_name {U4/regs[9][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][21]/Q} .original_name {U4/regs[9][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][21]/QN} .original_name {U4/regs[9][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][22]} .original_name {{U4/regs[9][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][22]} .single_bit_orig_name {U4/regs[9][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][22]/Q} .original_name {U4/regs[9][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][22]/QN} .original_name {U4/regs[9][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][23]} .original_name {{U4/regs[9][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][23]} .single_bit_orig_name {U4/regs[9][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][23]/Q} .original_name {U4/regs[9][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][23]/QN} .original_name {U4/regs[9][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][24]} .original_name {{U4/regs[9][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][24]} .single_bit_orig_name {U4/regs[9][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][24]/Q} .original_name {U4/regs[9][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][24]/QN} .original_name {U4/regs[9][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][25]} .original_name {{U4/regs[9][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][25]} .single_bit_orig_name {U4/regs[9][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][25]/Q} .original_name {U4/regs[9][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][25]/QN} .original_name {U4/regs[9][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][26]} .original_name {{U4/regs[9][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][26]} .single_bit_orig_name {U4/regs[9][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][26]/Q} .original_name {U4/regs[9][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][26]/QN} .original_name {U4/regs[9][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][27]} .original_name {{U4/regs[9][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][27]} .single_bit_orig_name {U4/regs[9][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][27]/Q} .original_name {U4/regs[9][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][27]/QN} .original_name {U4/regs[9][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][28]} .original_name {{U4/regs[9][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][28]} .single_bit_orig_name {U4/regs[9][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][28]/Q} .original_name {U4/regs[9][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][28]/QN} .original_name {U4/regs[9][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][29]} .original_name {{U4/regs[9][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][29]} .single_bit_orig_name {U4/regs[9][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][29]/Q} .original_name {U4/regs[9][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][29]/QN} .original_name {U4/regs[9][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][30]} .original_name {{U4/regs[9][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][30]} .single_bit_orig_name {U4/regs[9][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][30]/Q} .original_name {U4/regs[9][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][30]/QN} .original_name {U4/regs[9][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][31]} .original_name {{U4/regs[9][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][31]} .single_bit_orig_name {U4/regs[9][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[9][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][31]/Q} .original_name {U4/regs[9][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[9][31]/QN} .original_name {U4/regs[9][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][0]} .original_name {{U4/regs[10][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][0]} .single_bit_orig_name {U4/regs[10][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][0]/Q} .original_name {U4/regs[10][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][0]/QN} .original_name {U4/regs[10][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][1]} .original_name {{U4/regs[10][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][1]} .single_bit_orig_name {U4/regs[10][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][1]/Q} .original_name {U4/regs[10][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][1]/QN} .original_name {U4/regs[10][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][2]} .original_name {{U4/regs[10][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][2]} .single_bit_orig_name {U4/regs[10][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][2]/Q} .original_name {U4/regs[10][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][2]/QN} .original_name {U4/regs[10][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][3]} .original_name {{U4/regs[10][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][3]} .single_bit_orig_name {U4/regs[10][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][3]/Q} .original_name {U4/regs[10][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][3]/QN} .original_name {U4/regs[10][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][4]} .original_name {{U4/regs[10][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][4]} .single_bit_orig_name {U4/regs[10][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][4]/Q} .original_name {U4/regs[10][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][4]/QN} .original_name {U4/regs[10][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][5]} .original_name {{U4/regs[10][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][5]} .single_bit_orig_name {U4/regs[10][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][5]/Q} .original_name {U4/regs[10][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][5]/QN} .original_name {U4/regs[10][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][6]} .original_name {{U4/regs[10][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][6]} .single_bit_orig_name {U4/regs[10][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][6]/Q} .original_name {U4/regs[10][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][6]/QN} .original_name {U4/regs[10][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][7]} .original_name {{U4/regs[10][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][7]} .single_bit_orig_name {U4/regs[10][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][7]/Q} .original_name {U4/regs[10][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][7]/QN} .original_name {U4/regs[10][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][8]} .original_name {{U4/regs[10][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][8]} .single_bit_orig_name {U4/regs[10][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][8]/Q} .original_name {U4/regs[10][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][8]/QN} .original_name {U4/regs[10][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][9]} .original_name {{U4/regs[10][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][9]} .single_bit_orig_name {U4/regs[10][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][9]/Q} .original_name {U4/regs[10][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][9]/QN} .original_name {U4/regs[10][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][10]} .original_name {{U4/regs[10][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][10]} .single_bit_orig_name {U4/regs[10][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][10]/Q} .original_name {U4/regs[10][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][10]/QN} .original_name {U4/regs[10][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][11]} .original_name {{U4/regs[10][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][11]} .single_bit_orig_name {U4/regs[10][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][11]/Q} .original_name {U4/regs[10][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][11]/QN} .original_name {U4/regs[10][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][12]} .original_name {{U4/regs[10][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][12]} .single_bit_orig_name {U4/regs[10][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][12]/Q} .original_name {U4/regs[10][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][12]/QN} .original_name {U4/regs[10][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][13]} .original_name {{U4/regs[10][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][13]} .single_bit_orig_name {U4/regs[10][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][13]/Q} .original_name {U4/regs[10][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][13]/QN} .original_name {U4/regs[10][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][14]} .original_name {{U4/regs[10][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][14]} .single_bit_orig_name {U4/regs[10][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][14]/Q} .original_name {U4/regs[10][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][14]/QN} .original_name {U4/regs[10][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][15]} .original_name {{U4/regs[10][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][15]} .single_bit_orig_name {U4/regs[10][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][15]/Q} .original_name {U4/regs[10][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][15]/QN} .original_name {U4/regs[10][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][16]} .original_name {{U4/regs[10][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][16]} .single_bit_orig_name {U4/regs[10][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][16]/Q} .original_name {U4/regs[10][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][16]/QN} .original_name {U4/regs[10][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][17]} .original_name {{U4/regs[10][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][17]} .single_bit_orig_name {U4/regs[10][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][17]/Q} .original_name {U4/regs[10][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][17]/QN} .original_name {U4/regs[10][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][18]} .original_name {{U4/regs[10][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][18]} .single_bit_orig_name {U4/regs[10][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][18]/Q} .original_name {U4/regs[10][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][18]/QN} .original_name {U4/regs[10][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][19]} .original_name {{U4/regs[10][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][19]} .single_bit_orig_name {U4/regs[10][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][19]/Q} .original_name {U4/regs[10][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][19]/QN} .original_name {U4/regs[10][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][20]} .original_name {{U4/regs[10][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][20]} .single_bit_orig_name {U4/regs[10][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][20]/Q} .original_name {U4/regs[10][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][20]/QN} .original_name {U4/regs[10][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][21]} .original_name {{U4/regs[10][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][21]} .single_bit_orig_name {U4/regs[10][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][21]/Q} .original_name {U4/regs[10][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][21]/QN} .original_name {U4/regs[10][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][22]} .original_name {{U4/regs[10][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][22]} .single_bit_orig_name {U4/regs[10][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][22]/Q} .original_name {U4/regs[10][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][22]/QN} .original_name {U4/regs[10][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][23]} .original_name {{U4/regs[10][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][23]} .single_bit_orig_name {U4/regs[10][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][23]/Q} .original_name {U4/regs[10][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][23]/QN} .original_name {U4/regs[10][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][24]} .original_name {{U4/regs[10][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][24]} .single_bit_orig_name {U4/regs[10][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][24]/Q} .original_name {U4/regs[10][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][24]/QN} .original_name {U4/regs[10][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][25]} .original_name {{U4/regs[10][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][25]} .single_bit_orig_name {U4/regs[10][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][25]/Q} .original_name {U4/regs[10][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][25]/QN} .original_name {U4/regs[10][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][26]} .original_name {{U4/regs[10][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][26]} .single_bit_orig_name {U4/regs[10][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][26]/Q} .original_name {U4/regs[10][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][26]/QN} .original_name {U4/regs[10][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][27]} .original_name {{U4/regs[10][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][27]} .single_bit_orig_name {U4/regs[10][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][27]/Q} .original_name {U4/regs[10][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][27]/QN} .original_name {U4/regs[10][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][28]} .original_name {{U4/regs[10][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][28]} .single_bit_orig_name {U4/regs[10][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][28]/Q} .original_name {U4/regs[10][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][28]/QN} .original_name {U4/regs[10][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][29]} .original_name {{U4/regs[10][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][29]} .single_bit_orig_name {U4/regs[10][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][29]/Q} .original_name {U4/regs[10][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][29]/QN} .original_name {U4/regs[10][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][30]} .original_name {{U4/regs[10][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][30]} .single_bit_orig_name {U4/regs[10][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][30]/Q} .original_name {U4/regs[10][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][30]/QN} .original_name {U4/regs[10][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][31]} .original_name {{U4/regs[10][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][31]} .single_bit_orig_name {U4/regs[10][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[10][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][31]/Q} .original_name {U4/regs[10][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[10][31]/QN} .original_name {U4/regs[10][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][0]} .original_name {{U4/regs[11][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][0]} .single_bit_orig_name {U4/regs[11][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][0]/Q} .original_name {U4/regs[11][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][0]/QN} .original_name {U4/regs[11][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][1]} .original_name {{U4/regs[11][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][1]} .single_bit_orig_name {U4/regs[11][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][1]/Q} .original_name {U4/regs[11][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][1]/QN} .original_name {U4/regs[11][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][2]} .original_name {{U4/regs[11][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][2]} .single_bit_orig_name {U4/regs[11][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][2]/Q} .original_name {U4/regs[11][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][2]/QN} .original_name {U4/regs[11][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][3]} .original_name {{U4/regs[11][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][3]} .single_bit_orig_name {U4/regs[11][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][3]/Q} .original_name {U4/regs[11][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][3]/QN} .original_name {U4/regs[11][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][4]} .original_name {{U4/regs[11][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][4]} .single_bit_orig_name {U4/regs[11][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][4]/Q} .original_name {U4/regs[11][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][4]/QN} .original_name {U4/regs[11][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][5]} .original_name {{U4/regs[11][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][5]} .single_bit_orig_name {U4/regs[11][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][5]/Q} .original_name {U4/regs[11][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][5]/QN} .original_name {U4/regs[11][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][6]} .original_name {{U4/regs[11][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][6]} .single_bit_orig_name {U4/regs[11][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][6]/Q} .original_name {U4/regs[11][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][6]/QN} .original_name {U4/regs[11][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][7]} .original_name {{U4/regs[11][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][7]} .single_bit_orig_name {U4/regs[11][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][7]/Q} .original_name {U4/regs[11][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][7]/QN} .original_name {U4/regs[11][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][8]} .original_name {{U4/regs[11][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][8]} .single_bit_orig_name {U4/regs[11][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][8]/Q} .original_name {U4/regs[11][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][8]/QN} .original_name {U4/regs[11][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][9]} .original_name {{U4/regs[11][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][9]} .single_bit_orig_name {U4/regs[11][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][9]/Q} .original_name {U4/regs[11][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][9]/QN} .original_name {U4/regs[11][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][10]} .original_name {{U4/regs[11][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][10]} .single_bit_orig_name {U4/regs[11][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][10]/Q} .original_name {U4/regs[11][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][10]/QN} .original_name {U4/regs[11][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][11]} .original_name {{U4/regs[11][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][11]} .single_bit_orig_name {U4/regs[11][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][11]/Q} .original_name {U4/regs[11][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][11]/QN} .original_name {U4/regs[11][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][12]} .original_name {{U4/regs[11][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][12]} .single_bit_orig_name {U4/regs[11][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][12]/Q} .original_name {U4/regs[11][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][12]/QN} .original_name {U4/regs[11][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][13]} .original_name {{U4/regs[11][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][13]} .single_bit_orig_name {U4/regs[11][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][13]/Q} .original_name {U4/regs[11][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][13]/QN} .original_name {U4/regs[11][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][14]} .original_name {{U4/regs[11][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][14]} .single_bit_orig_name {U4/regs[11][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][14]/Q} .original_name {U4/regs[11][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][14]/QN} .original_name {U4/regs[11][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][15]} .original_name {{U4/regs[11][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][15]} .single_bit_orig_name {U4/regs[11][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][15]/Q} .original_name {U4/regs[11][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][15]/QN} .original_name {U4/regs[11][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][16]} .original_name {{U4/regs[11][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][16]} .single_bit_orig_name {U4/regs[11][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][16]/Q} .original_name {U4/regs[11][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][16]/QN} .original_name {U4/regs[11][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][17]} .original_name {{U4/regs[11][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][17]} .single_bit_orig_name {U4/regs[11][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][17]/Q} .original_name {U4/regs[11][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][17]/QN} .original_name {U4/regs[11][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][18]} .original_name {{U4/regs[11][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][18]} .single_bit_orig_name {U4/regs[11][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][18]/Q} .original_name {U4/regs[11][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][18]/QN} .original_name {U4/regs[11][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][19]} .original_name {{U4/regs[11][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][19]} .single_bit_orig_name {U4/regs[11][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][19]/Q} .original_name {U4/regs[11][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][19]/QN} .original_name {U4/regs[11][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][20]} .original_name {{U4/regs[11][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][20]} .single_bit_orig_name {U4/regs[11][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][20]/Q} .original_name {U4/regs[11][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][20]/QN} .original_name {U4/regs[11][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][21]} .original_name {{U4/regs[11][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][21]} .single_bit_orig_name {U4/regs[11][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][21]/Q} .original_name {U4/regs[11][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][21]/QN} .original_name {U4/regs[11][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][22]} .original_name {{U4/regs[11][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][22]} .single_bit_orig_name {U4/regs[11][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][22]/Q} .original_name {U4/regs[11][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][22]/QN} .original_name {U4/regs[11][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][23]} .original_name {{U4/regs[11][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][23]} .single_bit_orig_name {U4/regs[11][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][23]/Q} .original_name {U4/regs[11][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][23]/QN} .original_name {U4/regs[11][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][24]} .original_name {{U4/regs[11][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][24]} .single_bit_orig_name {U4/regs[11][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][24]/Q} .original_name {U4/regs[11][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][24]/QN} .original_name {U4/regs[11][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][25]} .original_name {{U4/regs[11][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][25]} .single_bit_orig_name {U4/regs[11][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][25]/Q} .original_name {U4/regs[11][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][25]/QN} .original_name {U4/regs[11][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][26]} .original_name {{U4/regs[11][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][26]} .single_bit_orig_name {U4/regs[11][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][26]/Q} .original_name {U4/regs[11][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][26]/QN} .original_name {U4/regs[11][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][27]} .original_name {{U4/regs[11][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][27]} .single_bit_orig_name {U4/regs[11][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][27]/Q} .original_name {U4/regs[11][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][27]/QN} .original_name {U4/regs[11][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][28]} .original_name {{U4/regs[11][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][28]} .single_bit_orig_name {U4/regs[11][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][28]/Q} .original_name {U4/regs[11][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][28]/QN} .original_name {U4/regs[11][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][29]} .original_name {{U4/regs[11][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][29]} .single_bit_orig_name {U4/regs[11][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][29]/Q} .original_name {U4/regs[11][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][29]/QN} .original_name {U4/regs[11][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][30]} .original_name {{U4/regs[11][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][30]} .single_bit_orig_name {U4/regs[11][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][30]/Q} .original_name {U4/regs[11][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][30]/QN} .original_name {U4/regs[11][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][31]} .original_name {{U4/regs[11][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][31]} .single_bit_orig_name {U4/regs[11][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[11][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][31]/Q} .original_name {U4/regs[11][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[11][31]/QN} .original_name {U4/regs[11][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][0]} .original_name {{U4/regs[12][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][0]} .single_bit_orig_name {U4/regs[12][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][0]/Q} .original_name {U4/regs[12][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][0]/QN} .original_name {U4/regs[12][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][1]} .original_name {{U4/regs[12][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][1]} .single_bit_orig_name {U4/regs[12][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][1]/Q} .original_name {U4/regs[12][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][1]/QN} .original_name {U4/regs[12][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][2]} .original_name {{U4/regs[12][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][2]} .single_bit_orig_name {U4/regs[12][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][2]/Q} .original_name {U4/regs[12][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][2]/QN} .original_name {U4/regs[12][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][3]} .original_name {{U4/regs[12][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][3]} .single_bit_orig_name {U4/regs[12][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][3]/Q} .original_name {U4/regs[12][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][3]/QN} .original_name {U4/regs[12][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][4]} .original_name {{U4/regs[12][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][4]} .single_bit_orig_name {U4/regs[12][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][4]/Q} .original_name {U4/regs[12][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][4]/QN} .original_name {U4/regs[12][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][5]} .original_name {{U4/regs[12][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][5]} .single_bit_orig_name {U4/regs[12][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][5]/Q} .original_name {U4/regs[12][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][5]/QN} .original_name {U4/regs[12][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][6]} .original_name {{U4/regs[12][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][6]} .single_bit_orig_name {U4/regs[12][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][6]/Q} .original_name {U4/regs[12][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][6]/QN} .original_name {U4/regs[12][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][7]} .original_name {{U4/regs[12][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][7]} .single_bit_orig_name {U4/regs[12][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][7]/Q} .original_name {U4/regs[12][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][7]/QN} .original_name {U4/regs[12][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][8]} .original_name {{U4/regs[12][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][8]} .single_bit_orig_name {U4/regs[12][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][8]/Q} .original_name {U4/regs[12][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][8]/QN} .original_name {U4/regs[12][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][9]} .original_name {{U4/regs[12][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][9]} .single_bit_orig_name {U4/regs[12][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][9]/Q} .original_name {U4/regs[12][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][9]/QN} .original_name {U4/regs[12][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][10]} .original_name {{U4/regs[12][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][10]} .single_bit_orig_name {U4/regs[12][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][10]/Q} .original_name {U4/regs[12][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][10]/QN} .original_name {U4/regs[12][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][11]} .original_name {{U4/regs[12][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][11]} .single_bit_orig_name {U4/regs[12][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][11]/Q} .original_name {U4/regs[12][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][11]/QN} .original_name {U4/regs[12][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][12]} .original_name {{U4/regs[12][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][12]} .single_bit_orig_name {U4/regs[12][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][12]/Q} .original_name {U4/regs[12][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][12]/QN} .original_name {U4/regs[12][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][13]} .original_name {{U4/regs[12][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][13]} .single_bit_orig_name {U4/regs[12][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][13]/Q} .original_name {U4/regs[12][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][13]/QN} .original_name {U4/regs[12][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][14]} .original_name {{U4/regs[12][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][14]} .single_bit_orig_name {U4/regs[12][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][14]/Q} .original_name {U4/regs[12][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][14]/QN} .original_name {U4/regs[12][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][15]} .original_name {{U4/regs[12][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][15]} .single_bit_orig_name {U4/regs[12][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][15]/Q} .original_name {U4/regs[12][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][15]/QN} .original_name {U4/regs[12][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][16]} .original_name {{U4/regs[12][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][16]} .single_bit_orig_name {U4/regs[12][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][16]/Q} .original_name {U4/regs[12][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][16]/QN} .original_name {U4/regs[12][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][17]} .original_name {{U4/regs[12][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][17]} .single_bit_orig_name {U4/regs[12][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][17]/Q} .original_name {U4/regs[12][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][17]/QN} .original_name {U4/regs[12][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][18]} .original_name {{U4/regs[12][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][18]} .single_bit_orig_name {U4/regs[12][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][18]/Q} .original_name {U4/regs[12][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][18]/QN} .original_name {U4/regs[12][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][19]} .original_name {{U4/regs[12][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][19]} .single_bit_orig_name {U4/regs[12][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][19]/Q} .original_name {U4/regs[12][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][19]/QN} .original_name {U4/regs[12][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][20]} .original_name {{U4/regs[12][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][20]} .single_bit_orig_name {U4/regs[12][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][20]/Q} .original_name {U4/regs[12][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][20]/QN} .original_name {U4/regs[12][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][21]} .original_name {{U4/regs[12][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][21]} .single_bit_orig_name {U4/regs[12][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][21]/Q} .original_name {U4/regs[12][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][21]/QN} .original_name {U4/regs[12][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][22]} .original_name {{U4/regs[12][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][22]} .single_bit_orig_name {U4/regs[12][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][22]/Q} .original_name {U4/regs[12][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][22]/QN} .original_name {U4/regs[12][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][23]} .original_name {{U4/regs[12][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][23]} .single_bit_orig_name {U4/regs[12][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][23]/Q} .original_name {U4/regs[12][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][23]/QN} .original_name {U4/regs[12][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][24]} .original_name {{U4/regs[12][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][24]} .single_bit_orig_name {U4/regs[12][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][24]/Q} .original_name {U4/regs[12][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][24]/QN} .original_name {U4/regs[12][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][25]} .original_name {{U4/regs[12][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][25]} .single_bit_orig_name {U4/regs[12][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][25]/Q} .original_name {U4/regs[12][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][25]/QN} .original_name {U4/regs[12][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][26]} .original_name {{U4/regs[12][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][26]} .single_bit_orig_name {U4/regs[12][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][26]/Q} .original_name {U4/regs[12][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][26]/QN} .original_name {U4/regs[12][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][27]} .original_name {{U4/regs[12][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][27]} .single_bit_orig_name {U4/regs[12][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][27]/Q} .original_name {U4/regs[12][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][27]/QN} .original_name {U4/regs[12][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][28]} .original_name {{U4/regs[12][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][28]} .single_bit_orig_name {U4/regs[12][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][28]/Q} .original_name {U4/regs[12][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][28]/QN} .original_name {U4/regs[12][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][29]} .original_name {{U4/regs[12][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][29]} .single_bit_orig_name {U4/regs[12][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][29]/Q} .original_name {U4/regs[12][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][29]/QN} .original_name {U4/regs[12][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][30]} .original_name {{U4/regs[12][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][30]} .single_bit_orig_name {U4/regs[12][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][30]/Q} .original_name {U4/regs[12][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][30]/QN} .original_name {U4/regs[12][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][31]} .original_name {{U4/regs[12][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][31]} .single_bit_orig_name {U4/regs[12][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[12][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][31]/Q} .original_name {U4/regs[12][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[12][31]/QN} .original_name {U4/regs[12][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][0]} .original_name {{U4/regs[13][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][0]} .single_bit_orig_name {U4/regs[13][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][0]/Q} .original_name {U4/regs[13][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][0]/QN} .original_name {U4/regs[13][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][1]} .original_name {{U4/regs[13][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][1]} .single_bit_orig_name {U4/regs[13][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][1]/Q} .original_name {U4/regs[13][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][1]/QN} .original_name {U4/regs[13][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][2]} .original_name {{U4/regs[13][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][2]} .single_bit_orig_name {U4/regs[13][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][2]/Q} .original_name {U4/regs[13][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][2]/QN} .original_name {U4/regs[13][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][3]} .original_name {{U4/regs[13][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][3]} .single_bit_orig_name {U4/regs[13][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][3]/Q} .original_name {U4/regs[13][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][3]/QN} .original_name {U4/regs[13][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][4]} .original_name {{U4/regs[13][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][4]} .single_bit_orig_name {U4/regs[13][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][4]/Q} .original_name {U4/regs[13][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][4]/QN} .original_name {U4/regs[13][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][5]} .original_name {{U4/regs[13][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][5]} .single_bit_orig_name {U4/regs[13][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][5]/Q} .original_name {U4/regs[13][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][5]/QN} .original_name {U4/regs[13][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][6]} .original_name {{U4/regs[13][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][6]} .single_bit_orig_name {U4/regs[13][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][6]/Q} .original_name {U4/regs[13][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][6]/QN} .original_name {U4/regs[13][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][7]} .original_name {{U4/regs[13][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][7]} .single_bit_orig_name {U4/regs[13][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][7]/Q} .original_name {U4/regs[13][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][7]/QN} .original_name {U4/regs[13][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][8]} .original_name {{U4/regs[13][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][8]} .single_bit_orig_name {U4/regs[13][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][8]/Q} .original_name {U4/regs[13][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][8]/QN} .original_name {U4/regs[13][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][9]} .original_name {{U4/regs[13][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][9]} .single_bit_orig_name {U4/regs[13][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][9]/Q} .original_name {U4/regs[13][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][9]/QN} .original_name {U4/regs[13][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][10]} .original_name {{U4/regs[13][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][10]} .single_bit_orig_name {U4/regs[13][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][10]/Q} .original_name {U4/regs[13][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][10]/QN} .original_name {U4/regs[13][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][11]} .original_name {{U4/regs[13][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][11]} .single_bit_orig_name {U4/regs[13][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][11]/Q} .original_name {U4/regs[13][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][11]/QN} .original_name {U4/regs[13][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][12]} .original_name {{U4/regs[13][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][12]} .single_bit_orig_name {U4/regs[13][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][12]/Q} .original_name {U4/regs[13][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][12]/QN} .original_name {U4/regs[13][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][13]} .original_name {{U4/regs[13][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][13]} .single_bit_orig_name {U4/regs[13][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][13]/Q} .original_name {U4/regs[13][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][13]/QN} .original_name {U4/regs[13][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][14]} .original_name {{U4/regs[13][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][14]} .single_bit_orig_name {U4/regs[13][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][14]/Q} .original_name {U4/regs[13][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][14]/QN} .original_name {U4/regs[13][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][15]} .original_name {{U4/regs[13][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][15]} .single_bit_orig_name {U4/regs[13][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][15]/Q} .original_name {U4/regs[13][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][15]/QN} .original_name {U4/regs[13][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][16]} .original_name {{U4/regs[13][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][16]} .single_bit_orig_name {U4/regs[13][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][16]/Q} .original_name {U4/regs[13][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][16]/QN} .original_name {U4/regs[13][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][17]} .original_name {{U4/regs[13][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][17]} .single_bit_orig_name {U4/regs[13][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][17]/Q} .original_name {U4/regs[13][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][17]/QN} .original_name {U4/regs[13][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][18]} .original_name {{U4/regs[13][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][18]} .single_bit_orig_name {U4/regs[13][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][18]/Q} .original_name {U4/regs[13][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][18]/QN} .original_name {U4/regs[13][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][19]} .original_name {{U4/regs[13][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][19]} .single_bit_orig_name {U4/regs[13][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][19]/Q} .original_name {U4/regs[13][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][19]/QN} .original_name {U4/regs[13][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][20]} .original_name {{U4/regs[13][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][20]} .single_bit_orig_name {U4/regs[13][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][20]/Q} .original_name {U4/regs[13][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][20]/QN} .original_name {U4/regs[13][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][21]} .original_name {{U4/regs[13][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][21]} .single_bit_orig_name {U4/regs[13][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][21]/Q} .original_name {U4/regs[13][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][21]/QN} .original_name {U4/regs[13][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][22]} .original_name {{U4/regs[13][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][22]} .single_bit_orig_name {U4/regs[13][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][22]/Q} .original_name {U4/regs[13][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][22]/QN} .original_name {U4/regs[13][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][23]} .original_name {{U4/regs[13][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][23]} .single_bit_orig_name {U4/regs[13][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][23]/Q} .original_name {U4/regs[13][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][23]/QN} .original_name {U4/regs[13][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][24]} .original_name {{U4/regs[13][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][24]} .single_bit_orig_name {U4/regs[13][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][24]/Q} .original_name {U4/regs[13][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][24]/QN} .original_name {U4/regs[13][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][25]} .original_name {{U4/regs[13][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][25]} .single_bit_orig_name {U4/regs[13][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][25]/Q} .original_name {U4/regs[13][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][25]/QN} .original_name {U4/regs[13][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][26]} .original_name {{U4/regs[13][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][26]} .single_bit_orig_name {U4/regs[13][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][26]/Q} .original_name {U4/regs[13][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][26]/QN} .original_name {U4/regs[13][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][27]} .original_name {{U4/regs[13][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][27]} .single_bit_orig_name {U4/regs[13][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][27]/Q} .original_name {U4/regs[13][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][27]/QN} .original_name {U4/regs[13][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][28]} .original_name {{U4/regs[13][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][28]} .single_bit_orig_name {U4/regs[13][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][28]/Q} .original_name {U4/regs[13][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][28]/QN} .original_name {U4/regs[13][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][29]} .original_name {{U4/regs[13][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][29]} .single_bit_orig_name {U4/regs[13][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][29]/Q} .original_name {U4/regs[13][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][29]/QN} .original_name {U4/regs[13][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][30]} .original_name {{U4/regs[13][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][30]} .single_bit_orig_name {U4/regs[13][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][30]/Q} .original_name {U4/regs[13][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][30]/QN} .original_name {U4/regs[13][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][31]} .original_name {{U4/regs[13][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][31]} .single_bit_orig_name {U4/regs[13][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[13][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][31]/Q} .original_name {U4/regs[13][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[13][31]/QN} .original_name {U4/regs[13][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][0]} .original_name {{U4/regs[14][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][0]} .single_bit_orig_name {U4/regs[14][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][0]/Q} .original_name {U4/regs[14][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][0]/QN} .original_name {U4/regs[14][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][1]} .original_name {{U4/regs[14][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][1]} .single_bit_orig_name {U4/regs[14][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][1]/Q} .original_name {U4/regs[14][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][1]/QN} .original_name {U4/regs[14][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][2]} .original_name {{U4/regs[14][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][2]} .single_bit_orig_name {U4/regs[14][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][2]/Q} .original_name {U4/regs[14][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][2]/QN} .original_name {U4/regs[14][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][3]} .original_name {{U4/regs[14][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][3]} .single_bit_orig_name {U4/regs[14][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][3]/Q} .original_name {U4/regs[14][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][3]/QN} .original_name {U4/regs[14][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][4]} .original_name {{U4/regs[14][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][4]} .single_bit_orig_name {U4/regs[14][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][4]/Q} .original_name {U4/regs[14][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][4]/QN} .original_name {U4/regs[14][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][5]} .original_name {{U4/regs[14][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][5]} .single_bit_orig_name {U4/regs[14][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][5]/Q} .original_name {U4/regs[14][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][5]/QN} .original_name {U4/regs[14][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][6]} .original_name {{U4/regs[14][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][6]} .single_bit_orig_name {U4/regs[14][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][6]/Q} .original_name {U4/regs[14][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][6]/QN} .original_name {U4/regs[14][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][7]} .original_name {{U4/regs[14][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][7]} .single_bit_orig_name {U4/regs[14][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][7]/Q} .original_name {U4/regs[14][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][7]/QN} .original_name {U4/regs[14][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][8]} .original_name {{U4/regs[14][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][8]} .single_bit_orig_name {U4/regs[14][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][8]/Q} .original_name {U4/regs[14][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][8]/QN} .original_name {U4/regs[14][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][9]} .original_name {{U4/regs[14][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][9]} .single_bit_orig_name {U4/regs[14][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][9]/Q} .original_name {U4/regs[14][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][9]/QN} .original_name {U4/regs[14][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][10]} .original_name {{U4/regs[14][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][10]} .single_bit_orig_name {U4/regs[14][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][10]/Q} .original_name {U4/regs[14][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][10]/QN} .original_name {U4/regs[14][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][11]} .original_name {{U4/regs[14][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][11]} .single_bit_orig_name {U4/regs[14][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][11]/Q} .original_name {U4/regs[14][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][11]/QN} .original_name {U4/regs[14][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][12]} .original_name {{U4/regs[14][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][12]} .single_bit_orig_name {U4/regs[14][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][12]/Q} .original_name {U4/regs[14][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][12]/QN} .original_name {U4/regs[14][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][13]} .original_name {{U4/regs[14][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][13]} .single_bit_orig_name {U4/regs[14][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][13]/Q} .original_name {U4/regs[14][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][13]/QN} .original_name {U4/regs[14][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][14]} .original_name {{U4/regs[14][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][14]} .single_bit_orig_name {U4/regs[14][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][14]/Q} .original_name {U4/regs[14][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][14]/QN} .original_name {U4/regs[14][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][15]} .original_name {{U4/regs[14][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][15]} .single_bit_orig_name {U4/regs[14][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][15]/Q} .original_name {U4/regs[14][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][15]/QN} .original_name {U4/regs[14][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][16]} .original_name {{U4/regs[14][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][16]} .single_bit_orig_name {U4/regs[14][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][16]/Q} .original_name {U4/regs[14][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][16]/QN} .original_name {U4/regs[14][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][17]} .original_name {{U4/regs[14][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][17]} .single_bit_orig_name {U4/regs[14][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][17]/Q} .original_name {U4/regs[14][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][17]/QN} .original_name {U4/regs[14][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][18]} .original_name {{U4/regs[14][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][18]} .single_bit_orig_name {U4/regs[14][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][18]/Q} .original_name {U4/regs[14][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][18]/QN} .original_name {U4/regs[14][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][19]} .original_name {{U4/regs[14][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][19]} .single_bit_orig_name {U4/regs[14][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][19]/Q} .original_name {U4/regs[14][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][19]/QN} .original_name {U4/regs[14][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][20]} .original_name {{U4/regs[14][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][20]} .single_bit_orig_name {U4/regs[14][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][20]/Q} .original_name {U4/regs[14][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][20]/QN} .original_name {U4/regs[14][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][21]} .original_name {{U4/regs[14][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][21]} .single_bit_orig_name {U4/regs[14][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][21]/Q} .original_name {U4/regs[14][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][21]/QN} .original_name {U4/regs[14][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][22]} .original_name {{U4/regs[14][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][22]} .single_bit_orig_name {U4/regs[14][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][22]/Q} .original_name {U4/regs[14][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][22]/QN} .original_name {U4/regs[14][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][23]} .original_name {{U4/regs[14][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][23]} .single_bit_orig_name {U4/regs[14][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][23]/Q} .original_name {U4/regs[14][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][23]/QN} .original_name {U4/regs[14][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][24]} .original_name {{U4/regs[14][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][24]} .single_bit_orig_name {U4/regs[14][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][24]/Q} .original_name {U4/regs[14][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][24]/QN} .original_name {U4/regs[14][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][25]} .original_name {{U4/regs[14][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][25]} .single_bit_orig_name {U4/regs[14][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][25]/Q} .original_name {U4/regs[14][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][25]/QN} .original_name {U4/regs[14][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][26]} .original_name {{U4/regs[14][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][26]} .single_bit_orig_name {U4/regs[14][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][26]/Q} .original_name {U4/regs[14][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][26]/QN} .original_name {U4/regs[14][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][27]} .original_name {{U4/regs[14][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][27]} .single_bit_orig_name {U4/regs[14][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][27]/Q} .original_name {U4/regs[14][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][27]/QN} .original_name {U4/regs[14][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][28]} .original_name {{U4/regs[14][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][28]} .single_bit_orig_name {U4/regs[14][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][28]/Q} .original_name {U4/regs[14][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][28]/QN} .original_name {U4/regs[14][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][29]} .original_name {{U4/regs[14][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][29]} .single_bit_orig_name {U4/regs[14][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][29]/Q} .original_name {U4/regs[14][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][29]/QN} .original_name {U4/regs[14][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][30]} .original_name {{U4/regs[14][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][30]} .single_bit_orig_name {U4/regs[14][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][30]/Q} .original_name {U4/regs[14][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][30]/QN} .original_name {U4/regs[14][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][31]} .original_name {{U4/regs[14][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][31]} .single_bit_orig_name {U4/regs[14][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[14][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][31]/Q} .original_name {U4/regs[14][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[14][31]/QN} .original_name {U4/regs[14][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][0]} .original_name {{U4/regs[15][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][0]} .single_bit_orig_name {U4/regs[15][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][0]/Q} .original_name {U4/regs[15][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][0]/QN} .original_name {U4/regs[15][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][1]} .original_name {{U4/regs[15][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][1]} .single_bit_orig_name {U4/regs[15][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][1]/Q} .original_name {U4/regs[15][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][1]/QN} .original_name {U4/regs[15][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][2]} .original_name {{U4/regs[15][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][2]} .single_bit_orig_name {U4/regs[15][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][2]/Q} .original_name {U4/regs[15][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][2]/QN} .original_name {U4/regs[15][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][3]} .original_name {{U4/regs[15][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][3]} .single_bit_orig_name {U4/regs[15][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][3]/Q} .original_name {U4/regs[15][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][3]/QN} .original_name {U4/regs[15][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][4]} .original_name {{U4/regs[15][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][4]} .single_bit_orig_name {U4/regs[15][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][4]/Q} .original_name {U4/regs[15][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][4]/QN} .original_name {U4/regs[15][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][5]} .original_name {{U4/regs[15][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][5]} .single_bit_orig_name {U4/regs[15][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][5]/Q} .original_name {U4/regs[15][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][5]/QN} .original_name {U4/regs[15][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][6]} .original_name {{U4/regs[15][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][6]} .single_bit_orig_name {U4/regs[15][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][6]/Q} .original_name {U4/regs[15][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][6]/QN} .original_name {U4/regs[15][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][7]} .original_name {{U4/regs[15][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][7]} .single_bit_orig_name {U4/regs[15][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][7]/Q} .original_name {U4/regs[15][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][7]/QN} .original_name {U4/regs[15][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][8]} .original_name {{U4/regs[15][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][8]} .single_bit_orig_name {U4/regs[15][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][8]/Q} .original_name {U4/regs[15][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][8]/QN} .original_name {U4/regs[15][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][9]} .original_name {{U4/regs[15][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][9]} .single_bit_orig_name {U4/regs[15][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][9]/Q} .original_name {U4/regs[15][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][9]/QN} .original_name {U4/regs[15][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][10]} .original_name {{U4/regs[15][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][10]} .single_bit_orig_name {U4/regs[15][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][10]/Q} .original_name {U4/regs[15][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][10]/QN} .original_name {U4/regs[15][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][11]} .original_name {{U4/regs[15][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][11]} .single_bit_orig_name {U4/regs[15][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][11]/Q} .original_name {U4/regs[15][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][11]/QN} .original_name {U4/regs[15][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][12]} .original_name {{U4/regs[15][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][12]} .single_bit_orig_name {U4/regs[15][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][12]/Q} .original_name {U4/regs[15][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][12]/QN} .original_name {U4/regs[15][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][13]} .original_name {{U4/regs[15][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][13]} .single_bit_orig_name {U4/regs[15][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][13]/Q} .original_name {U4/regs[15][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][13]/QN} .original_name {U4/regs[15][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][14]} .original_name {{U4/regs[15][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][14]} .single_bit_orig_name {U4/regs[15][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][14]/Q} .original_name {U4/regs[15][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][14]/QN} .original_name {U4/regs[15][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][15]} .original_name {{U4/regs[15][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][15]} .single_bit_orig_name {U4/regs[15][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][15]/Q} .original_name {U4/regs[15][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][15]/QN} .original_name {U4/regs[15][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][16]} .original_name {{U4/regs[15][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][16]} .single_bit_orig_name {U4/regs[15][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][16]/Q} .original_name {U4/regs[15][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][16]/QN} .original_name {U4/regs[15][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][17]} .original_name {{U4/regs[15][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][17]} .single_bit_orig_name {U4/regs[15][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][17]/Q} .original_name {U4/regs[15][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][17]/QN} .original_name {U4/regs[15][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][18]} .original_name {{U4/regs[15][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][18]} .single_bit_orig_name {U4/regs[15][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][18]/Q} .original_name {U4/regs[15][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][18]/QN} .original_name {U4/regs[15][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][19]} .original_name {{U4/regs[15][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][19]} .single_bit_orig_name {U4/regs[15][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][19]/Q} .original_name {U4/regs[15][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][19]/QN} .original_name {U4/regs[15][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][20]} .original_name {{U4/regs[15][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][20]} .single_bit_orig_name {U4/regs[15][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][20]/Q} .original_name {U4/regs[15][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][20]/QN} .original_name {U4/regs[15][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][21]} .original_name {{U4/regs[15][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][21]} .single_bit_orig_name {U4/regs[15][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][21]/Q} .original_name {U4/regs[15][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][21]/QN} .original_name {U4/regs[15][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][22]} .original_name {{U4/regs[15][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][22]} .single_bit_orig_name {U4/regs[15][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][22]/Q} .original_name {U4/regs[15][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][22]/QN} .original_name {U4/regs[15][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][23]} .original_name {{U4/regs[15][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][23]} .single_bit_orig_name {U4/regs[15][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][23]/Q} .original_name {U4/regs[15][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][23]/QN} .original_name {U4/regs[15][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][24]} .original_name {{U4/regs[15][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][24]} .single_bit_orig_name {U4/regs[15][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][24]/Q} .original_name {U4/regs[15][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][24]/QN} .original_name {U4/regs[15][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][25]} .original_name {{U4/regs[15][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][25]} .single_bit_orig_name {U4/regs[15][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][25]/Q} .original_name {U4/regs[15][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][25]/QN} .original_name {U4/regs[15][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][26]} .original_name {{U4/regs[15][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][26]} .single_bit_orig_name {U4/regs[15][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][26]/Q} .original_name {U4/regs[15][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][26]/QN} .original_name {U4/regs[15][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][27]} .original_name {{U4/regs[15][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][27]} .single_bit_orig_name {U4/regs[15][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][27]/Q} .original_name {U4/regs[15][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][27]/QN} .original_name {U4/regs[15][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][28]} .original_name {{U4/regs[15][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][28]} .single_bit_orig_name {U4/regs[15][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][28]/Q} .original_name {U4/regs[15][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][28]/QN} .original_name {U4/regs[15][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][29]} .original_name {{U4/regs[15][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][29]} .single_bit_orig_name {U4/regs[15][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][29]/Q} .original_name {U4/regs[15][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][29]/QN} .original_name {U4/regs[15][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][30]} .original_name {{U4/regs[15][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][30]} .single_bit_orig_name {U4/regs[15][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][30]/Q} .original_name {U4/regs[15][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][30]/QN} .original_name {U4/regs[15][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][31]} .original_name {{U4/regs[15][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][31]} .single_bit_orig_name {U4/regs[15][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[15][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][31]/Q} .original_name {U4/regs[15][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[15][31]/QN} .original_name {U4/regs[15][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][0]} .original_name {{U4/regs[16][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][0]} .single_bit_orig_name {U4/regs[16][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][0]/Q} .original_name {U4/regs[16][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][0]/QN} .original_name {U4/regs[16][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][1]} .original_name {{U4/regs[16][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][1]} .single_bit_orig_name {U4/regs[16][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][1]/Q} .original_name {U4/regs[16][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][1]/QN} .original_name {U4/regs[16][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][2]} .original_name {{U4/regs[16][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][2]} .single_bit_orig_name {U4/regs[16][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][2]/Q} .original_name {U4/regs[16][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][2]/QN} .original_name {U4/regs[16][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][3]} .original_name {{U4/regs[16][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][3]} .single_bit_orig_name {U4/regs[16][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][3]/Q} .original_name {U4/regs[16][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][3]/QN} .original_name {U4/regs[16][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][4]} .original_name {{U4/regs[16][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][4]} .single_bit_orig_name {U4/regs[16][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][4]/Q} .original_name {U4/regs[16][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][4]/QN} .original_name {U4/regs[16][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][5]} .original_name {{U4/regs[16][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][5]} .single_bit_orig_name {U4/regs[16][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][5]/Q} .original_name {U4/regs[16][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][5]/QN} .original_name {U4/regs[16][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][6]} .original_name {{U4/regs[16][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][6]} .single_bit_orig_name {U4/regs[16][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][6]/Q} .original_name {U4/regs[16][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][6]/QN} .original_name {U4/regs[16][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][7]} .original_name {{U4/regs[16][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][7]} .single_bit_orig_name {U4/regs[16][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][7]/Q} .original_name {U4/regs[16][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][7]/QN} .original_name {U4/regs[16][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][8]} .original_name {{U4/regs[16][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][8]} .single_bit_orig_name {U4/regs[16][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][8]/Q} .original_name {U4/regs[16][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][8]/QN} .original_name {U4/regs[16][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][9]} .original_name {{U4/regs[16][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][9]} .single_bit_orig_name {U4/regs[16][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][9]/Q} .original_name {U4/regs[16][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][9]/QN} .original_name {U4/regs[16][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][10]} .original_name {{U4/regs[16][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][10]} .single_bit_orig_name {U4/regs[16][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][10]/Q} .original_name {U4/regs[16][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][10]/QN} .original_name {U4/regs[16][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][11]} .original_name {{U4/regs[16][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][11]} .single_bit_orig_name {U4/regs[16][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][11]/Q} .original_name {U4/regs[16][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][11]/QN} .original_name {U4/regs[16][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][12]} .original_name {{U4/regs[16][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][12]} .single_bit_orig_name {U4/regs[16][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][12]/Q} .original_name {U4/regs[16][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][12]/QN} .original_name {U4/regs[16][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][13]} .original_name {{U4/regs[16][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][13]} .single_bit_orig_name {U4/regs[16][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][13]/Q} .original_name {U4/regs[16][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][13]/QN} .original_name {U4/regs[16][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][14]} .original_name {{U4/regs[16][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][14]} .single_bit_orig_name {U4/regs[16][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][14]/Q} .original_name {U4/regs[16][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][14]/QN} .original_name {U4/regs[16][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][15]} .original_name {{U4/regs[16][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][15]} .single_bit_orig_name {U4/regs[16][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][15]/Q} .original_name {U4/regs[16][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][15]/QN} .original_name {U4/regs[16][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][16]} .original_name {{U4/regs[16][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][16]} .single_bit_orig_name {U4/regs[16][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][16]/Q} .original_name {U4/regs[16][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][16]/QN} .original_name {U4/regs[16][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][17]} .original_name {{U4/regs[16][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][17]} .single_bit_orig_name {U4/regs[16][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][17]/Q} .original_name {U4/regs[16][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][17]/QN} .original_name {U4/regs[16][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][18]} .original_name {{U4/regs[16][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][18]} .single_bit_orig_name {U4/regs[16][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][18]/Q} .original_name {U4/regs[16][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][18]/QN} .original_name {U4/regs[16][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][19]} .original_name {{U4/regs[16][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][19]} .single_bit_orig_name {U4/regs[16][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][19]/Q} .original_name {U4/regs[16][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][19]/QN} .original_name {U4/regs[16][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][20]} .original_name {{U4/regs[16][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][20]} .single_bit_orig_name {U4/regs[16][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][20]/Q} .original_name {U4/regs[16][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][20]/QN} .original_name {U4/regs[16][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][21]} .original_name {{U4/regs[16][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][21]} .single_bit_orig_name {U4/regs[16][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][21]/Q} .original_name {U4/regs[16][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][21]/QN} .original_name {U4/regs[16][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][22]} .original_name {{U4/regs[16][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][22]} .single_bit_orig_name {U4/regs[16][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][22]/Q} .original_name {U4/regs[16][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][22]/QN} .original_name {U4/regs[16][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][23]} .original_name {{U4/regs[16][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][23]} .single_bit_orig_name {U4/regs[16][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][23]/Q} .original_name {U4/regs[16][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][23]/QN} .original_name {U4/regs[16][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][24]} .original_name {{U4/regs[16][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][24]} .single_bit_orig_name {U4/regs[16][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][24]/Q} .original_name {U4/regs[16][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][24]/QN} .original_name {U4/regs[16][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][25]} .original_name {{U4/regs[16][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][25]} .single_bit_orig_name {U4/regs[16][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][25]/Q} .original_name {U4/regs[16][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][25]/QN} .original_name {U4/regs[16][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][26]} .original_name {{U4/regs[16][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][26]} .single_bit_orig_name {U4/regs[16][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][26]/Q} .original_name {U4/regs[16][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][26]/QN} .original_name {U4/regs[16][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][27]} .original_name {{U4/regs[16][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][27]} .single_bit_orig_name {U4/regs[16][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][27]/Q} .original_name {U4/regs[16][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][27]/QN} .original_name {U4/regs[16][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][28]} .original_name {{U4/regs[16][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][28]} .single_bit_orig_name {U4/regs[16][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][28]/Q} .original_name {U4/regs[16][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][28]/QN} .original_name {U4/regs[16][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][29]} .original_name {{U4/regs[16][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][29]} .single_bit_orig_name {U4/regs[16][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][29]/Q} .original_name {U4/regs[16][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][29]/QN} .original_name {U4/regs[16][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][30]} .original_name {{U4/regs[16][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][30]} .single_bit_orig_name {U4/regs[16][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][30]/Q} .original_name {U4/regs[16][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][30]/QN} .original_name {U4/regs[16][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][31]} .original_name {{U4/regs[16][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][31]} .single_bit_orig_name {U4/regs[16][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[16][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][31]/Q} .original_name {U4/regs[16][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[16][31]/QN} .original_name {U4/regs[16][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][0]} .original_name {{U4/regs[17][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][0]} .single_bit_orig_name {U4/regs[17][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][0]/Q} .original_name {U4/regs[17][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][0]/QN} .original_name {U4/regs[17][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][1]} .original_name {{U4/regs[17][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][1]} .single_bit_orig_name {U4/regs[17][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][1]/Q} .original_name {U4/regs[17][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][1]/QN} .original_name {U4/regs[17][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][2]} .original_name {{U4/regs[17][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][2]} .single_bit_orig_name {U4/regs[17][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][2]/Q} .original_name {U4/regs[17][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][2]/QN} .original_name {U4/regs[17][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][3]} .original_name {{U4/regs[17][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][3]} .single_bit_orig_name {U4/regs[17][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][3]/Q} .original_name {U4/regs[17][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][3]/QN} .original_name {U4/regs[17][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][4]} .original_name {{U4/regs[17][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][4]} .single_bit_orig_name {U4/regs[17][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][4]/Q} .original_name {U4/regs[17][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][4]/QN} .original_name {U4/regs[17][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][5]} .original_name {{U4/regs[17][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][5]} .single_bit_orig_name {U4/regs[17][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][5]/Q} .original_name {U4/regs[17][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][5]/QN} .original_name {U4/regs[17][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][6]} .original_name {{U4/regs[17][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][6]} .single_bit_orig_name {U4/regs[17][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][6]/Q} .original_name {U4/regs[17][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][6]/QN} .original_name {U4/regs[17][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][7]} .original_name {{U4/regs[17][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][7]} .single_bit_orig_name {U4/regs[17][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][7]/Q} .original_name {U4/regs[17][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][7]/QN} .original_name {U4/regs[17][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][8]} .original_name {{U4/regs[17][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][8]} .single_bit_orig_name {U4/regs[17][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][8]/Q} .original_name {U4/regs[17][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][8]/QN} .original_name {U4/regs[17][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][9]} .original_name {{U4/regs[17][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][9]} .single_bit_orig_name {U4/regs[17][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][9]/Q} .original_name {U4/regs[17][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][9]/QN} .original_name {U4/regs[17][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][10]} .original_name {{U4/regs[17][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][10]} .single_bit_orig_name {U4/regs[17][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][10]/Q} .original_name {U4/regs[17][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][10]/QN} .original_name {U4/regs[17][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][11]} .original_name {{U4/regs[17][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][11]} .single_bit_orig_name {U4/regs[17][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][11]/Q} .original_name {U4/regs[17][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][11]/QN} .original_name {U4/regs[17][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][12]} .original_name {{U4/regs[17][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][12]} .single_bit_orig_name {U4/regs[17][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][12]/Q} .original_name {U4/regs[17][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][12]/QN} .original_name {U4/regs[17][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][13]} .original_name {{U4/regs[17][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][13]} .single_bit_orig_name {U4/regs[17][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][13]/Q} .original_name {U4/regs[17][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][13]/QN} .original_name {U4/regs[17][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][14]} .original_name {{U4/regs[17][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][14]} .single_bit_orig_name {U4/regs[17][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][14]/Q} .original_name {U4/regs[17][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][14]/QN} .original_name {U4/regs[17][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][15]} .original_name {{U4/regs[17][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][15]} .single_bit_orig_name {U4/regs[17][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][15]/Q} .original_name {U4/regs[17][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][15]/QN} .original_name {U4/regs[17][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][16]} .original_name {{U4/regs[17][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][16]} .single_bit_orig_name {U4/regs[17][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][16]/Q} .original_name {U4/regs[17][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][16]/QN} .original_name {U4/regs[17][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][17]} .original_name {{U4/regs[17][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][17]} .single_bit_orig_name {U4/regs[17][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][17]/Q} .original_name {U4/regs[17][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][17]/QN} .original_name {U4/regs[17][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][18]} .original_name {{U4/regs[17][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][18]} .single_bit_orig_name {U4/regs[17][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][18]/Q} .original_name {U4/regs[17][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][18]/QN} .original_name {U4/regs[17][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][19]} .original_name {{U4/regs[17][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][19]} .single_bit_orig_name {U4/regs[17][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][19]/Q} .original_name {U4/regs[17][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][19]/QN} .original_name {U4/regs[17][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][20]} .original_name {{U4/regs[17][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][20]} .single_bit_orig_name {U4/regs[17][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][20]/Q} .original_name {U4/regs[17][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][20]/QN} .original_name {U4/regs[17][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][21]} .original_name {{U4/regs[17][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][21]} .single_bit_orig_name {U4/regs[17][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][21]/Q} .original_name {U4/regs[17][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][21]/QN} .original_name {U4/regs[17][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][22]} .original_name {{U4/regs[17][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][22]} .single_bit_orig_name {U4/regs[17][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][22]/Q} .original_name {U4/regs[17][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][22]/QN} .original_name {U4/regs[17][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][23]} .original_name {{U4/regs[17][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][23]} .single_bit_orig_name {U4/regs[17][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][23]/Q} .original_name {U4/regs[17][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][23]/QN} .original_name {U4/regs[17][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][24]} .original_name {{U4/regs[17][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][24]} .single_bit_orig_name {U4/regs[17][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][24]/Q} .original_name {U4/regs[17][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][24]/QN} .original_name {U4/regs[17][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][25]} .original_name {{U4/regs[17][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][25]} .single_bit_orig_name {U4/regs[17][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][25]/Q} .original_name {U4/regs[17][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][25]/QN} .original_name {U4/regs[17][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][26]} .original_name {{U4/regs[17][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][26]} .single_bit_orig_name {U4/regs[17][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][26]/Q} .original_name {U4/regs[17][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][26]/QN} .original_name {U4/regs[17][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][27]} .original_name {{U4/regs[17][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][27]} .single_bit_orig_name {U4/regs[17][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][27]/Q} .original_name {U4/regs[17][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][27]/QN} .original_name {U4/regs[17][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][28]} .original_name {{U4/regs[17][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][28]} .single_bit_orig_name {U4/regs[17][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][28]/Q} .original_name {U4/regs[17][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][28]/QN} .original_name {U4/regs[17][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][29]} .original_name {{U4/regs[17][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][29]} .single_bit_orig_name {U4/regs[17][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][29]/Q} .original_name {U4/regs[17][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][29]/QN} .original_name {U4/regs[17][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][30]} .original_name {{U4/regs[17][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][30]} .single_bit_orig_name {U4/regs[17][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][30]/Q} .original_name {U4/regs[17][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][30]/QN} .original_name {U4/regs[17][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][31]} .original_name {{U4/regs[17][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][31]} .single_bit_orig_name {U4/regs[17][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[17][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][31]/Q} .original_name {U4/regs[17][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[17][31]/QN} .original_name {U4/regs[17][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][0]} .original_name {{U4/regs[18][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][0]} .single_bit_orig_name {U4/regs[18][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][0]/Q} .original_name {U4/regs[18][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][0]/QN} .original_name {U4/regs[18][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][1]} .original_name {{U4/regs[18][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][1]} .single_bit_orig_name {U4/regs[18][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][1]/Q} .original_name {U4/regs[18][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][1]/QN} .original_name {U4/regs[18][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][2]} .original_name {{U4/regs[18][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][2]} .single_bit_orig_name {U4/regs[18][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][2]/Q} .original_name {U4/regs[18][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][2]/QN} .original_name {U4/regs[18][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][3]} .original_name {{U4/regs[18][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][3]} .single_bit_orig_name {U4/regs[18][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][3]/Q} .original_name {U4/regs[18][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][3]/QN} .original_name {U4/regs[18][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][4]} .original_name {{U4/regs[18][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][4]} .single_bit_orig_name {U4/regs[18][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][4]/Q} .original_name {U4/regs[18][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][4]/QN} .original_name {U4/regs[18][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][5]} .original_name {{U4/regs[18][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][5]} .single_bit_orig_name {U4/regs[18][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][5]/Q} .original_name {U4/regs[18][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][5]/QN} .original_name {U4/regs[18][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][6]} .original_name {{U4/regs[18][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][6]} .single_bit_orig_name {U4/regs[18][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][6]/Q} .original_name {U4/regs[18][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][6]/QN} .original_name {U4/regs[18][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][7]} .original_name {{U4/regs[18][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][7]} .single_bit_orig_name {U4/regs[18][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][7]/Q} .original_name {U4/regs[18][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][7]/QN} .original_name {U4/regs[18][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][8]} .original_name {{U4/regs[18][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][8]} .single_bit_orig_name {U4/regs[18][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][8]/Q} .original_name {U4/regs[18][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][8]/QN} .original_name {U4/regs[18][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][9]} .original_name {{U4/regs[18][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][9]} .single_bit_orig_name {U4/regs[18][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][9]/Q} .original_name {U4/regs[18][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][9]/QN} .original_name {U4/regs[18][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][10]} .original_name {{U4/regs[18][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][10]} .single_bit_orig_name {U4/regs[18][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][10]/Q} .original_name {U4/regs[18][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][10]/QN} .original_name {U4/regs[18][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][11]} .original_name {{U4/regs[18][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][11]} .single_bit_orig_name {U4/regs[18][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][11]/Q} .original_name {U4/regs[18][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][11]/QN} .original_name {U4/regs[18][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][12]} .original_name {{U4/regs[18][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][12]} .single_bit_orig_name {U4/regs[18][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][12]/Q} .original_name {U4/regs[18][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][12]/QN} .original_name {U4/regs[18][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][13]} .original_name {{U4/regs[18][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][13]} .single_bit_orig_name {U4/regs[18][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][13]/Q} .original_name {U4/regs[18][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][13]/QN} .original_name {U4/regs[18][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][14]} .original_name {{U4/regs[18][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][14]} .single_bit_orig_name {U4/regs[18][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][14]/Q} .original_name {U4/regs[18][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][14]/QN} .original_name {U4/regs[18][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][15]} .original_name {{U4/regs[18][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][15]} .single_bit_orig_name {U4/regs[18][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][15]/Q} .original_name {U4/regs[18][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][15]/QN} .original_name {U4/regs[18][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][16]} .original_name {{U4/regs[18][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][16]} .single_bit_orig_name {U4/regs[18][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][16]/Q} .original_name {U4/regs[18][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][16]/QN} .original_name {U4/regs[18][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][17]} .original_name {{U4/regs[18][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][17]} .single_bit_orig_name {U4/regs[18][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][17]/Q} .original_name {U4/regs[18][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][17]/QN} .original_name {U4/regs[18][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][18]} .original_name {{U4/regs[18][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][18]} .single_bit_orig_name {U4/regs[18][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][18]/Q} .original_name {U4/regs[18][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][18]/QN} .original_name {U4/regs[18][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][19]} .original_name {{U4/regs[18][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][19]} .single_bit_orig_name {U4/regs[18][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][19]/Q} .original_name {U4/regs[18][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][19]/QN} .original_name {U4/regs[18][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][20]} .original_name {{U4/regs[18][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][20]} .single_bit_orig_name {U4/regs[18][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][20]/Q} .original_name {U4/regs[18][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][20]/QN} .original_name {U4/regs[18][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][21]} .original_name {{U4/regs[18][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][21]} .single_bit_orig_name {U4/regs[18][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][21]/Q} .original_name {U4/regs[18][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][21]/QN} .original_name {U4/regs[18][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][22]} .original_name {{U4/regs[18][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][22]} .single_bit_orig_name {U4/regs[18][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][22]/Q} .original_name {U4/regs[18][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][22]/QN} .original_name {U4/regs[18][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][23]} .original_name {{U4/regs[18][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][23]} .single_bit_orig_name {U4/regs[18][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][23]/Q} .original_name {U4/regs[18][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][23]/QN} .original_name {U4/regs[18][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][24]} .original_name {{U4/regs[18][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][24]} .single_bit_orig_name {U4/regs[18][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][24]/Q} .original_name {U4/regs[18][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][24]/QN} .original_name {U4/regs[18][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][25]} .original_name {{U4/regs[18][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][25]} .single_bit_orig_name {U4/regs[18][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][25]/Q} .original_name {U4/regs[18][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][25]/QN} .original_name {U4/regs[18][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][26]} .original_name {{U4/regs[18][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][26]} .single_bit_orig_name {U4/regs[18][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][26]/Q} .original_name {U4/regs[18][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][26]/QN} .original_name {U4/regs[18][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][27]} .original_name {{U4/regs[18][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][27]} .single_bit_orig_name {U4/regs[18][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][27]/Q} .original_name {U4/regs[18][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][27]/QN} .original_name {U4/regs[18][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][28]} .original_name {{U4/regs[18][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][28]} .single_bit_orig_name {U4/regs[18][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][28]/Q} .original_name {U4/regs[18][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][28]/QN} .original_name {U4/regs[18][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][29]} .original_name {{U4/regs[18][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][29]} .single_bit_orig_name {U4/regs[18][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][29]/Q} .original_name {U4/regs[18][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][29]/QN} .original_name {U4/regs[18][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][30]} .original_name {{U4/regs[18][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][30]} .single_bit_orig_name {U4/regs[18][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][30]/Q} .original_name {U4/regs[18][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][30]/QN} .original_name {U4/regs[18][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][31]} .original_name {{U4/regs[18][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][31]} .single_bit_orig_name {U4/regs[18][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[18][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][31]/Q} .original_name {U4/regs[18][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[18][31]/QN} .original_name {U4/regs[18][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][0]} .original_name {{U4/regs[19][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][0]} .single_bit_orig_name {U4/regs[19][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][0]/Q} .original_name {U4/regs[19][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][0]/QN} .original_name {U4/regs[19][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][1]} .original_name {{U4/regs[19][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][1]} .single_bit_orig_name {U4/regs[19][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][1]/Q} .original_name {U4/regs[19][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][1]/QN} .original_name {U4/regs[19][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][2]} .original_name {{U4/regs[19][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][2]} .single_bit_orig_name {U4/regs[19][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][2]/Q} .original_name {U4/regs[19][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][2]/QN} .original_name {U4/regs[19][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][3]} .original_name {{U4/regs[19][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][3]} .single_bit_orig_name {U4/regs[19][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][3]/Q} .original_name {U4/regs[19][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][3]/QN} .original_name {U4/regs[19][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][4]} .original_name {{U4/regs[19][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][4]} .single_bit_orig_name {U4/regs[19][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][4]/Q} .original_name {U4/regs[19][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][4]/QN} .original_name {U4/regs[19][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][5]} .original_name {{U4/regs[19][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][5]} .single_bit_orig_name {U4/regs[19][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][5]/Q} .original_name {U4/regs[19][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][5]/QN} .original_name {U4/regs[19][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][6]} .original_name {{U4/regs[19][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][6]} .single_bit_orig_name {U4/regs[19][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][6]/Q} .original_name {U4/regs[19][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][6]/QN} .original_name {U4/regs[19][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][7]} .original_name {{U4/regs[19][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][7]} .single_bit_orig_name {U4/regs[19][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][7]/Q} .original_name {U4/regs[19][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][7]/QN} .original_name {U4/regs[19][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][8]} .original_name {{U4/regs[19][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][8]} .single_bit_orig_name {U4/regs[19][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][8]/Q} .original_name {U4/regs[19][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][8]/QN} .original_name {U4/regs[19][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][9]} .original_name {{U4/regs[19][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][9]} .single_bit_orig_name {U4/regs[19][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][9]/Q} .original_name {U4/regs[19][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][9]/QN} .original_name {U4/regs[19][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][10]} .original_name {{U4/regs[19][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][10]} .single_bit_orig_name {U4/regs[19][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][10]/Q} .original_name {U4/regs[19][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][10]/QN} .original_name {U4/regs[19][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][11]} .original_name {{U4/regs[19][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][11]} .single_bit_orig_name {U4/regs[19][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][11]/Q} .original_name {U4/regs[19][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][11]/QN} .original_name {U4/regs[19][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][12]} .original_name {{U4/regs[19][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][12]} .single_bit_orig_name {U4/regs[19][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][12]/Q} .original_name {U4/regs[19][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][12]/QN} .original_name {U4/regs[19][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][13]} .original_name {{U4/regs[19][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][13]} .single_bit_orig_name {U4/regs[19][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][13]/Q} .original_name {U4/regs[19][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][13]/QN} .original_name {U4/regs[19][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][14]} .original_name {{U4/regs[19][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][14]} .single_bit_orig_name {U4/regs[19][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][14]/Q} .original_name {U4/regs[19][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][14]/QN} .original_name {U4/regs[19][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][15]} .original_name {{U4/regs[19][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][15]} .single_bit_orig_name {U4/regs[19][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][15]/Q} .original_name {U4/regs[19][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][15]/QN} .original_name {U4/regs[19][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][16]} .original_name {{U4/regs[19][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][16]} .single_bit_orig_name {U4/regs[19][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][16]/Q} .original_name {U4/regs[19][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][16]/QN} .original_name {U4/regs[19][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][17]} .original_name {{U4/regs[19][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][17]} .single_bit_orig_name {U4/regs[19][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][17]/Q} .original_name {U4/regs[19][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][17]/QN} .original_name {U4/regs[19][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][18]} .original_name {{U4/regs[19][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][18]} .single_bit_orig_name {U4/regs[19][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][18]/Q} .original_name {U4/regs[19][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][18]/QN} .original_name {U4/regs[19][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][19]} .original_name {{U4/regs[19][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][19]} .single_bit_orig_name {U4/regs[19][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][19]/Q} .original_name {U4/regs[19][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][19]/QN} .original_name {U4/regs[19][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][20]} .original_name {{U4/regs[19][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][20]} .single_bit_orig_name {U4/regs[19][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][20]/Q} .original_name {U4/regs[19][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][20]/QN} .original_name {U4/regs[19][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][21]} .original_name {{U4/regs[19][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][21]} .single_bit_orig_name {U4/regs[19][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][21]/Q} .original_name {U4/regs[19][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][21]/QN} .original_name {U4/regs[19][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][22]} .original_name {{U4/regs[19][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][22]} .single_bit_orig_name {U4/regs[19][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][22]/Q} .original_name {U4/regs[19][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][22]/QN} .original_name {U4/regs[19][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][23]} .original_name {{U4/regs[19][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][23]} .single_bit_orig_name {U4/regs[19][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][23]/Q} .original_name {U4/regs[19][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][23]/QN} .original_name {U4/regs[19][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][24]} .original_name {{U4/regs[19][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][24]} .single_bit_orig_name {U4/regs[19][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][24]/Q} .original_name {U4/regs[19][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][24]/QN} .original_name {U4/regs[19][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][25]} .original_name {{U4/regs[19][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][25]} .single_bit_orig_name {U4/regs[19][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][25]/Q} .original_name {U4/regs[19][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][25]/QN} .original_name {U4/regs[19][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][26]} .original_name {{U4/regs[19][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][26]} .single_bit_orig_name {U4/regs[19][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][26]/Q} .original_name {U4/regs[19][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][26]/QN} .original_name {U4/regs[19][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][27]} .original_name {{U4/regs[19][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][27]} .single_bit_orig_name {U4/regs[19][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][27]/Q} .original_name {U4/regs[19][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][27]/QN} .original_name {U4/regs[19][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][28]} .original_name {{U4/regs[19][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][28]} .single_bit_orig_name {U4/regs[19][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][28]/Q} .original_name {U4/regs[19][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][28]/QN} .original_name {U4/regs[19][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][29]} .original_name {{U4/regs[19][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][29]} .single_bit_orig_name {U4/regs[19][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][29]/Q} .original_name {U4/regs[19][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][29]/QN} .original_name {U4/regs[19][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][30]} .original_name {{U4/regs[19][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][30]} .single_bit_orig_name {U4/regs[19][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][30]/Q} .original_name {U4/regs[19][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][30]/QN} .original_name {U4/regs[19][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][31]} .original_name {{U4/regs[19][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][31]} .single_bit_orig_name {U4/regs[19][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[19][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][31]/Q} .original_name {U4/regs[19][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[19][31]/QN} .original_name {U4/regs[19][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][0]} .original_name {{U4/regs[20][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][0]} .single_bit_orig_name {U4/regs[20][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][0]/Q} .original_name {U4/regs[20][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][0]/QN} .original_name {U4/regs[20][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][1]} .original_name {{U4/regs[20][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][1]} .single_bit_orig_name {U4/regs[20][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][1]/Q} .original_name {U4/regs[20][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][1]/QN} .original_name {U4/regs[20][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][2]} .original_name {{U4/regs[20][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][2]} .single_bit_orig_name {U4/regs[20][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][2]/Q} .original_name {U4/regs[20][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][2]/QN} .original_name {U4/regs[20][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][3]} .original_name {{U4/regs[20][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][3]} .single_bit_orig_name {U4/regs[20][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][3]/Q} .original_name {U4/regs[20][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][3]/QN} .original_name {U4/regs[20][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][4]} .original_name {{U4/regs[20][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][4]} .single_bit_orig_name {U4/regs[20][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][4]/Q} .original_name {U4/regs[20][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][4]/QN} .original_name {U4/regs[20][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][5]} .original_name {{U4/regs[20][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][5]} .single_bit_orig_name {U4/regs[20][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][5]/Q} .original_name {U4/regs[20][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][5]/QN} .original_name {U4/regs[20][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][6]} .original_name {{U4/regs[20][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][6]} .single_bit_orig_name {U4/regs[20][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][6]/Q} .original_name {U4/regs[20][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][6]/QN} .original_name {U4/regs[20][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][7]} .original_name {{U4/regs[20][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][7]} .single_bit_orig_name {U4/regs[20][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][7]/Q} .original_name {U4/regs[20][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][7]/QN} .original_name {U4/regs[20][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][8]} .original_name {{U4/regs[20][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][8]} .single_bit_orig_name {U4/regs[20][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][8]/Q} .original_name {U4/regs[20][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][8]/QN} .original_name {U4/regs[20][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][9]} .original_name {{U4/regs[20][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][9]} .single_bit_orig_name {U4/regs[20][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][9]/Q} .original_name {U4/regs[20][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][9]/QN} .original_name {U4/regs[20][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][10]} .original_name {{U4/regs[20][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][10]} .single_bit_orig_name {U4/regs[20][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][10]/Q} .original_name {U4/regs[20][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][10]/QN} .original_name {U4/regs[20][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][11]} .original_name {{U4/regs[20][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][11]} .single_bit_orig_name {U4/regs[20][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][11]/Q} .original_name {U4/regs[20][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][11]/QN} .original_name {U4/regs[20][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][12]} .original_name {{U4/regs[20][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][12]} .single_bit_orig_name {U4/regs[20][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][12]/Q} .original_name {U4/regs[20][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][12]/QN} .original_name {U4/regs[20][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][13]} .original_name {{U4/regs[20][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][13]} .single_bit_orig_name {U4/regs[20][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][13]/Q} .original_name {U4/regs[20][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][13]/QN} .original_name {U4/regs[20][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][14]} .original_name {{U4/regs[20][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][14]} .single_bit_orig_name {U4/regs[20][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][14]/Q} .original_name {U4/regs[20][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][14]/QN} .original_name {U4/regs[20][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][15]} .original_name {{U4/regs[20][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][15]} .single_bit_orig_name {U4/regs[20][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][15]/Q} .original_name {U4/regs[20][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][15]/QN} .original_name {U4/regs[20][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][16]} .original_name {{U4/regs[20][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][16]} .single_bit_orig_name {U4/regs[20][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][16]/Q} .original_name {U4/regs[20][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][16]/QN} .original_name {U4/regs[20][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][17]} .original_name {{U4/regs[20][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][17]} .single_bit_orig_name {U4/regs[20][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][17]/Q} .original_name {U4/regs[20][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][17]/QN} .original_name {U4/regs[20][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][18]} .original_name {{U4/regs[20][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][18]} .single_bit_orig_name {U4/regs[20][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][18]/Q} .original_name {U4/regs[20][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][18]/QN} .original_name {U4/regs[20][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][19]} .original_name {{U4/regs[20][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][19]} .single_bit_orig_name {U4/regs[20][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][19]/Q} .original_name {U4/regs[20][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][19]/QN} .original_name {U4/regs[20][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][20]} .original_name {{U4/regs[20][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][20]} .single_bit_orig_name {U4/regs[20][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][20]/Q} .original_name {U4/regs[20][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][20]/QN} .original_name {U4/regs[20][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][21]} .original_name {{U4/regs[20][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][21]} .single_bit_orig_name {U4/regs[20][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][21]/Q} .original_name {U4/regs[20][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][21]/QN} .original_name {U4/regs[20][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][22]} .original_name {{U4/regs[20][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][22]} .single_bit_orig_name {U4/regs[20][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][22]/Q} .original_name {U4/regs[20][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][22]/QN} .original_name {U4/regs[20][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][23]} .original_name {{U4/regs[20][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][23]} .single_bit_orig_name {U4/regs[20][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][23]/Q} .original_name {U4/regs[20][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][23]/QN} .original_name {U4/regs[20][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][24]} .original_name {{U4/regs[20][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][24]} .single_bit_orig_name {U4/regs[20][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][24]/Q} .original_name {U4/regs[20][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][24]/QN} .original_name {U4/regs[20][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][25]} .original_name {{U4/regs[20][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][25]} .single_bit_orig_name {U4/regs[20][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][25]/Q} .original_name {U4/regs[20][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][25]/QN} .original_name {U4/regs[20][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][26]} .original_name {{U4/regs[20][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][26]} .single_bit_orig_name {U4/regs[20][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][26]/Q} .original_name {U4/regs[20][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][26]/QN} .original_name {U4/regs[20][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][27]} .original_name {{U4/regs[20][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][27]} .single_bit_orig_name {U4/regs[20][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][27]/Q} .original_name {U4/regs[20][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][27]/QN} .original_name {U4/regs[20][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][28]} .original_name {{U4/regs[20][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][28]} .single_bit_orig_name {U4/regs[20][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][28]/Q} .original_name {U4/regs[20][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][28]/QN} .original_name {U4/regs[20][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][29]} .original_name {{U4/regs[20][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][29]} .single_bit_orig_name {U4/regs[20][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][29]/Q} .original_name {U4/regs[20][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][29]/QN} .original_name {U4/regs[20][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][30]} .original_name {{U4/regs[20][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][30]} .single_bit_orig_name {U4/regs[20][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][30]/Q} .original_name {U4/regs[20][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][30]/QN} .original_name {U4/regs[20][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][31]} .original_name {{U4/regs[20][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][31]} .single_bit_orig_name {U4/regs[20][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[20][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][31]/Q} .original_name {U4/regs[20][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[20][31]/QN} .original_name {U4/regs[20][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][0]} .original_name {{U4/regs[21][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][0]} .single_bit_orig_name {U4/regs[21][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][0]/Q} .original_name {U4/regs[21][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][0]/QN} .original_name {U4/regs[21][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][1]} .original_name {{U4/regs[21][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][1]} .single_bit_orig_name {U4/regs[21][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][1]/Q} .original_name {U4/regs[21][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][1]/QN} .original_name {U4/regs[21][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][2]} .original_name {{U4/regs[21][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][2]} .single_bit_orig_name {U4/regs[21][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][2]/Q} .original_name {U4/regs[21][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][2]/QN} .original_name {U4/regs[21][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][3]} .original_name {{U4/regs[21][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][3]} .single_bit_orig_name {U4/regs[21][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][3]/Q} .original_name {U4/regs[21][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][3]/QN} .original_name {U4/regs[21][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][4]} .original_name {{U4/regs[21][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][4]} .single_bit_orig_name {U4/regs[21][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][4]/Q} .original_name {U4/regs[21][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][4]/QN} .original_name {U4/regs[21][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][5]} .original_name {{U4/regs[21][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][5]} .single_bit_orig_name {U4/regs[21][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][5]/Q} .original_name {U4/regs[21][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][5]/QN} .original_name {U4/regs[21][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][6]} .original_name {{U4/regs[21][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][6]} .single_bit_orig_name {U4/regs[21][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][6]/Q} .original_name {U4/regs[21][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][6]/QN} .original_name {U4/regs[21][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][7]} .original_name {{U4/regs[21][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][7]} .single_bit_orig_name {U4/regs[21][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][7]/Q} .original_name {U4/regs[21][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][7]/QN} .original_name {U4/regs[21][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][8]} .original_name {{U4/regs[21][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][8]} .single_bit_orig_name {U4/regs[21][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][8]/Q} .original_name {U4/regs[21][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][8]/QN} .original_name {U4/regs[21][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][9]} .original_name {{U4/regs[21][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][9]} .single_bit_orig_name {U4/regs[21][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][9]/Q} .original_name {U4/regs[21][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][9]/QN} .original_name {U4/regs[21][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][10]} .original_name {{U4/regs[21][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][10]} .single_bit_orig_name {U4/regs[21][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][10]/Q} .original_name {U4/regs[21][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][10]/QN} .original_name {U4/regs[21][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][11]} .original_name {{U4/regs[21][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][11]} .single_bit_orig_name {U4/regs[21][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][11]/Q} .original_name {U4/regs[21][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][11]/QN} .original_name {U4/regs[21][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][12]} .original_name {{U4/regs[21][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][12]} .single_bit_orig_name {U4/regs[21][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][12]/Q} .original_name {U4/regs[21][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][12]/QN} .original_name {U4/regs[21][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][13]} .original_name {{U4/regs[21][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][13]} .single_bit_orig_name {U4/regs[21][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][13]/Q} .original_name {U4/regs[21][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][13]/QN} .original_name {U4/regs[21][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][14]} .original_name {{U4/regs[21][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][14]} .single_bit_orig_name {U4/regs[21][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][14]/Q} .original_name {U4/regs[21][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][14]/QN} .original_name {U4/regs[21][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][15]} .original_name {{U4/regs[21][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][15]} .single_bit_orig_name {U4/regs[21][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][15]/Q} .original_name {U4/regs[21][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][15]/QN} .original_name {U4/regs[21][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][16]} .original_name {{U4/regs[21][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][16]} .single_bit_orig_name {U4/regs[21][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][16]/Q} .original_name {U4/regs[21][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][16]/QN} .original_name {U4/regs[21][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][17]} .original_name {{U4/regs[21][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][17]} .single_bit_orig_name {U4/regs[21][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][17]/Q} .original_name {U4/regs[21][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][17]/QN} .original_name {U4/regs[21][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][18]} .original_name {{U4/regs[21][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][18]} .single_bit_orig_name {U4/regs[21][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][18]/Q} .original_name {U4/regs[21][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][18]/QN} .original_name {U4/regs[21][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][19]} .original_name {{U4/regs[21][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][19]} .single_bit_orig_name {U4/regs[21][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][19]/Q} .original_name {U4/regs[21][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][19]/QN} .original_name {U4/regs[21][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][20]} .original_name {{U4/regs[21][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][20]} .single_bit_orig_name {U4/regs[21][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][20]/Q} .original_name {U4/regs[21][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][20]/QN} .original_name {U4/regs[21][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][21]} .original_name {{U4/regs[21][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][21]} .single_bit_orig_name {U4/regs[21][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][21]/Q} .original_name {U4/regs[21][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][21]/QN} .original_name {U4/regs[21][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][22]} .original_name {{U4/regs[21][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][22]} .single_bit_orig_name {U4/regs[21][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][22]/Q} .original_name {U4/regs[21][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][22]/QN} .original_name {U4/regs[21][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][23]} .original_name {{U4/regs[21][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][23]} .single_bit_orig_name {U4/regs[21][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][23]/Q} .original_name {U4/regs[21][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][23]/QN} .original_name {U4/regs[21][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][24]} .original_name {{U4/regs[21][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][24]} .single_bit_orig_name {U4/regs[21][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][24]/Q} .original_name {U4/regs[21][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][24]/QN} .original_name {U4/regs[21][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][25]} .original_name {{U4/regs[21][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][25]} .single_bit_orig_name {U4/regs[21][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][25]/Q} .original_name {U4/regs[21][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][25]/QN} .original_name {U4/regs[21][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][26]} .original_name {{U4/regs[21][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][26]} .single_bit_orig_name {U4/regs[21][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][26]/Q} .original_name {U4/regs[21][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][26]/QN} .original_name {U4/regs[21][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][27]} .original_name {{U4/regs[21][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][27]} .single_bit_orig_name {U4/regs[21][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][27]/Q} .original_name {U4/regs[21][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][27]/QN} .original_name {U4/regs[21][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][28]} .original_name {{U4/regs[21][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][28]} .single_bit_orig_name {U4/regs[21][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][28]/Q} .original_name {U4/regs[21][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][28]/QN} .original_name {U4/regs[21][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][29]} .original_name {{U4/regs[21][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][29]} .single_bit_orig_name {U4/regs[21][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][29]/Q} .original_name {U4/regs[21][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][29]/QN} .original_name {U4/regs[21][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][30]} .original_name {{U4/regs[21][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][30]} .single_bit_orig_name {U4/regs[21][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][30]/Q} .original_name {U4/regs[21][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][30]/QN} .original_name {U4/regs[21][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][31]} .original_name {{U4/regs[21][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][31]} .single_bit_orig_name {U4/regs[21][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[21][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][31]/Q} .original_name {U4/regs[21][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[21][31]/QN} .original_name {U4/regs[21][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][0]} .original_name {{U4/regs[22][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][0]} .single_bit_orig_name {U4/regs[22][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][0]/Q} .original_name {U4/regs[22][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][0]/QN} .original_name {U4/regs[22][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][1]} .original_name {{U4/regs[22][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][1]} .single_bit_orig_name {U4/regs[22][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][1]/Q} .original_name {U4/regs[22][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][1]/QN} .original_name {U4/regs[22][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][2]} .original_name {{U4/regs[22][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][2]} .single_bit_orig_name {U4/regs[22][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][2]/Q} .original_name {U4/regs[22][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][2]/QN} .original_name {U4/regs[22][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][3]} .original_name {{U4/regs[22][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][3]} .single_bit_orig_name {U4/regs[22][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][3]/Q} .original_name {U4/regs[22][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][3]/QN} .original_name {U4/regs[22][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][4]} .original_name {{U4/regs[22][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][4]} .single_bit_orig_name {U4/regs[22][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][4]/Q} .original_name {U4/regs[22][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][4]/QN} .original_name {U4/regs[22][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][5]} .original_name {{U4/regs[22][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][5]} .single_bit_orig_name {U4/regs[22][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][5]/Q} .original_name {U4/regs[22][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][5]/QN} .original_name {U4/regs[22][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][6]} .original_name {{U4/regs[22][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][6]} .single_bit_orig_name {U4/regs[22][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][6]/Q} .original_name {U4/regs[22][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][6]/QN} .original_name {U4/regs[22][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][7]} .original_name {{U4/regs[22][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][7]} .single_bit_orig_name {U4/regs[22][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][7]/Q} .original_name {U4/regs[22][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][7]/QN} .original_name {U4/regs[22][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][8]} .original_name {{U4/regs[22][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][8]} .single_bit_orig_name {U4/regs[22][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][8]/Q} .original_name {U4/regs[22][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][8]/QN} .original_name {U4/regs[22][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][9]} .original_name {{U4/regs[22][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][9]} .single_bit_orig_name {U4/regs[22][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][9]/Q} .original_name {U4/regs[22][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][9]/QN} .original_name {U4/regs[22][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][10]} .original_name {{U4/regs[22][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][10]} .single_bit_orig_name {U4/regs[22][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][10]/Q} .original_name {U4/regs[22][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][10]/QN} .original_name {U4/regs[22][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][11]} .original_name {{U4/regs[22][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][11]} .single_bit_orig_name {U4/regs[22][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][11]/Q} .original_name {U4/regs[22][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][11]/QN} .original_name {U4/regs[22][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][12]} .original_name {{U4/regs[22][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][12]} .single_bit_orig_name {U4/regs[22][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][12]/Q} .original_name {U4/regs[22][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][12]/QN} .original_name {U4/regs[22][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][13]} .original_name {{U4/regs[22][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][13]} .single_bit_orig_name {U4/regs[22][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][13]/Q} .original_name {U4/regs[22][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][13]/QN} .original_name {U4/regs[22][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][14]} .original_name {{U4/regs[22][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][14]} .single_bit_orig_name {U4/regs[22][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][14]/Q} .original_name {U4/regs[22][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][14]/QN} .original_name {U4/regs[22][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][15]} .original_name {{U4/regs[22][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][15]} .single_bit_orig_name {U4/regs[22][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][15]/Q} .original_name {U4/regs[22][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][15]/QN} .original_name {U4/regs[22][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][16]} .original_name {{U4/regs[22][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][16]} .single_bit_orig_name {U4/regs[22][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][16]/Q} .original_name {U4/regs[22][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][16]/QN} .original_name {U4/regs[22][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][17]} .original_name {{U4/regs[22][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][17]} .single_bit_orig_name {U4/regs[22][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][17]/Q} .original_name {U4/regs[22][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][17]/QN} .original_name {U4/regs[22][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][18]} .original_name {{U4/regs[22][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][18]} .single_bit_orig_name {U4/regs[22][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][18]/Q} .original_name {U4/regs[22][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][18]/QN} .original_name {U4/regs[22][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][19]} .original_name {{U4/regs[22][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][19]} .single_bit_orig_name {U4/regs[22][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][19]/Q} .original_name {U4/regs[22][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][19]/QN} .original_name {U4/regs[22][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][20]} .original_name {{U4/regs[22][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][20]} .single_bit_orig_name {U4/regs[22][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][20]/Q} .original_name {U4/regs[22][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][20]/QN} .original_name {U4/regs[22][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][21]} .original_name {{U4/regs[22][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][21]} .single_bit_orig_name {U4/regs[22][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][21]/Q} .original_name {U4/regs[22][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][21]/QN} .original_name {U4/regs[22][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][22]} .original_name {{U4/regs[22][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][22]} .single_bit_orig_name {U4/regs[22][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][22]/Q} .original_name {U4/regs[22][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][22]/QN} .original_name {U4/regs[22][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][23]} .original_name {{U4/regs[22][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][23]} .single_bit_orig_name {U4/regs[22][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][23]/Q} .original_name {U4/regs[22][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][23]/QN} .original_name {U4/regs[22][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][24]} .original_name {{U4/regs[22][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][24]} .single_bit_orig_name {U4/regs[22][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][24]/Q} .original_name {U4/regs[22][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][24]/QN} .original_name {U4/regs[22][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][25]} .original_name {{U4/regs[22][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][25]} .single_bit_orig_name {U4/regs[22][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][25]/Q} .original_name {U4/regs[22][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][25]/QN} .original_name {U4/regs[22][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][26]} .original_name {{U4/regs[22][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][26]} .single_bit_orig_name {U4/regs[22][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][26]/Q} .original_name {U4/regs[22][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][26]/QN} .original_name {U4/regs[22][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][27]} .original_name {{U4/regs[22][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][27]} .single_bit_orig_name {U4/regs[22][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][27]/Q} .original_name {U4/regs[22][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][27]/QN} .original_name {U4/regs[22][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][28]} .original_name {{U4/regs[22][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][28]} .single_bit_orig_name {U4/regs[22][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][28]/Q} .original_name {U4/regs[22][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][28]/QN} .original_name {U4/regs[22][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][29]} .original_name {{U4/regs[22][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][29]} .single_bit_orig_name {U4/regs[22][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][29]/Q} .original_name {U4/regs[22][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][29]/QN} .original_name {U4/regs[22][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][30]} .original_name {{U4/regs[22][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][30]} .single_bit_orig_name {U4/regs[22][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][30]/Q} .original_name {U4/regs[22][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][30]/QN} .original_name {U4/regs[22][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][31]} .original_name {{U4/regs[22][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][31]} .single_bit_orig_name {U4/regs[22][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[22][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][31]/Q} .original_name {U4/regs[22][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[22][31]/QN} .original_name {U4/regs[22][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][0]} .original_name {{U4/regs[23][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][0]} .single_bit_orig_name {U4/regs[23][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][0]/Q} .original_name {U4/regs[23][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][0]/QN} .original_name {U4/regs[23][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][1]} .original_name {{U4/regs[23][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][1]} .single_bit_orig_name {U4/regs[23][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][1]/Q} .original_name {U4/regs[23][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][1]/QN} .original_name {U4/regs[23][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][2]} .original_name {{U4/regs[23][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][2]} .single_bit_orig_name {U4/regs[23][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][2]/Q} .original_name {U4/regs[23][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][2]/QN} .original_name {U4/regs[23][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][3]} .original_name {{U4/regs[23][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][3]} .single_bit_orig_name {U4/regs[23][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][3]/Q} .original_name {U4/regs[23][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][3]/QN} .original_name {U4/regs[23][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][4]} .original_name {{U4/regs[23][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][4]} .single_bit_orig_name {U4/regs[23][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][4]/Q} .original_name {U4/regs[23][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][4]/QN} .original_name {U4/regs[23][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][5]} .original_name {{U4/regs[23][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][5]} .single_bit_orig_name {U4/regs[23][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][5]/Q} .original_name {U4/regs[23][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][5]/QN} .original_name {U4/regs[23][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][6]} .original_name {{U4/regs[23][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][6]} .single_bit_orig_name {U4/regs[23][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][6]/Q} .original_name {U4/regs[23][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][6]/QN} .original_name {U4/regs[23][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][7]} .original_name {{U4/regs[23][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][7]} .single_bit_orig_name {U4/regs[23][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][7]/Q} .original_name {U4/regs[23][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][7]/QN} .original_name {U4/regs[23][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][8]} .original_name {{U4/regs[23][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][8]} .single_bit_orig_name {U4/regs[23][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][8]/Q} .original_name {U4/regs[23][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][8]/QN} .original_name {U4/regs[23][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][9]} .original_name {{U4/regs[23][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][9]} .single_bit_orig_name {U4/regs[23][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][9]/Q} .original_name {U4/regs[23][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][9]/QN} .original_name {U4/regs[23][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][10]} .original_name {{U4/regs[23][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][10]} .single_bit_orig_name {U4/regs[23][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][10]/Q} .original_name {U4/regs[23][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][10]/QN} .original_name {U4/regs[23][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][11]} .original_name {{U4/regs[23][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][11]} .single_bit_orig_name {U4/regs[23][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][11]/Q} .original_name {U4/regs[23][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][11]/QN} .original_name {U4/regs[23][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][12]} .original_name {{U4/regs[23][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][12]} .single_bit_orig_name {U4/regs[23][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][12]/Q} .original_name {U4/regs[23][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][12]/QN} .original_name {U4/regs[23][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][13]} .original_name {{U4/regs[23][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][13]} .single_bit_orig_name {U4/regs[23][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][13]/Q} .original_name {U4/regs[23][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][13]/QN} .original_name {U4/regs[23][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][14]} .original_name {{U4/regs[23][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][14]} .single_bit_orig_name {U4/regs[23][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][14]/Q} .original_name {U4/regs[23][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][14]/QN} .original_name {U4/regs[23][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][15]} .original_name {{U4/regs[23][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][15]} .single_bit_orig_name {U4/regs[23][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][15]/Q} .original_name {U4/regs[23][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][15]/QN} .original_name {U4/regs[23][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][16]} .original_name {{U4/regs[23][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][16]} .single_bit_orig_name {U4/regs[23][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][16]/Q} .original_name {U4/regs[23][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][16]/QN} .original_name {U4/regs[23][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][17]} .original_name {{U4/regs[23][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][17]} .single_bit_orig_name {U4/regs[23][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][17]/Q} .original_name {U4/regs[23][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][17]/QN} .original_name {U4/regs[23][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][18]} .original_name {{U4/regs[23][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][18]} .single_bit_orig_name {U4/regs[23][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][18]/Q} .original_name {U4/regs[23][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][18]/QN} .original_name {U4/regs[23][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][19]} .original_name {{U4/regs[23][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][19]} .single_bit_orig_name {U4/regs[23][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][19]/Q} .original_name {U4/regs[23][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][19]/QN} .original_name {U4/regs[23][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][20]} .original_name {{U4/regs[23][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][20]} .single_bit_orig_name {U4/regs[23][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][20]/Q} .original_name {U4/regs[23][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][20]/QN} .original_name {U4/regs[23][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][21]} .original_name {{U4/regs[23][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][21]} .single_bit_orig_name {U4/regs[23][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][21]/Q} .original_name {U4/regs[23][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][21]/QN} .original_name {U4/regs[23][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][22]} .original_name {{U4/regs[23][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][22]} .single_bit_orig_name {U4/regs[23][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][22]/Q} .original_name {U4/regs[23][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][22]/QN} .original_name {U4/regs[23][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][23]} .original_name {{U4/regs[23][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][23]} .single_bit_orig_name {U4/regs[23][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][23]/Q} .original_name {U4/regs[23][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][23]/QN} .original_name {U4/regs[23][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][24]} .original_name {{U4/regs[23][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][24]} .single_bit_orig_name {U4/regs[23][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][24]/Q} .original_name {U4/regs[23][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][24]/QN} .original_name {U4/regs[23][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][25]} .original_name {{U4/regs[23][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][25]} .single_bit_orig_name {U4/regs[23][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][25]/Q} .original_name {U4/regs[23][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][25]/QN} .original_name {U4/regs[23][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][26]} .original_name {{U4/regs[23][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][26]} .single_bit_orig_name {U4/regs[23][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][26]/Q} .original_name {U4/regs[23][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][26]/QN} .original_name {U4/regs[23][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][27]} .original_name {{U4/regs[23][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][27]} .single_bit_orig_name {U4/regs[23][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][27]/Q} .original_name {U4/regs[23][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][27]/QN} .original_name {U4/regs[23][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][28]} .original_name {{U4/regs[23][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][28]} .single_bit_orig_name {U4/regs[23][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][28]/Q} .original_name {U4/regs[23][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][28]/QN} .original_name {U4/regs[23][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][29]} .original_name {{U4/regs[23][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][29]} .single_bit_orig_name {U4/regs[23][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][29]/Q} .original_name {U4/regs[23][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][29]/QN} .original_name {U4/regs[23][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][30]} .original_name {{U4/regs[23][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][30]} .single_bit_orig_name {U4/regs[23][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][30]/Q} .original_name {U4/regs[23][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][30]/QN} .original_name {U4/regs[23][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][31]} .original_name {{U4/regs[23][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][31]} .single_bit_orig_name {U4/regs[23][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[23][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][31]/Q} .original_name {U4/regs[23][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[23][31]/QN} .original_name {U4/regs[23][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][0]} .original_name {{U4/regs[24][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][0]} .single_bit_orig_name {U4/regs[24][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][0]/Q} .original_name {U4/regs[24][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][0]/QN} .original_name {U4/regs[24][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][1]} .original_name {{U4/regs[24][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][1]} .single_bit_orig_name {U4/regs[24][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][1]/Q} .original_name {U4/regs[24][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][1]/QN} .original_name {U4/regs[24][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][2]} .original_name {{U4/regs[24][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][2]} .single_bit_orig_name {U4/regs[24][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][2]/Q} .original_name {U4/regs[24][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][2]/QN} .original_name {U4/regs[24][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][3]} .original_name {{U4/regs[24][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][3]} .single_bit_orig_name {U4/regs[24][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][3]/Q} .original_name {U4/regs[24][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][3]/QN} .original_name {U4/regs[24][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][4]} .original_name {{U4/regs[24][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][4]} .single_bit_orig_name {U4/regs[24][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][4]/Q} .original_name {U4/regs[24][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][4]/QN} .original_name {U4/regs[24][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][5]} .original_name {{U4/regs[24][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][5]} .single_bit_orig_name {U4/regs[24][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][5]/Q} .original_name {U4/regs[24][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][5]/QN} .original_name {U4/regs[24][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][6]} .original_name {{U4/regs[24][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][6]} .single_bit_orig_name {U4/regs[24][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][6]/Q} .original_name {U4/regs[24][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][6]/QN} .original_name {U4/regs[24][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][7]} .original_name {{U4/regs[24][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][7]} .single_bit_orig_name {U4/regs[24][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][7]/Q} .original_name {U4/regs[24][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][7]/QN} .original_name {U4/regs[24][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][8]} .original_name {{U4/regs[24][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][8]} .single_bit_orig_name {U4/regs[24][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][8]/Q} .original_name {U4/regs[24][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][8]/QN} .original_name {U4/regs[24][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][9]} .original_name {{U4/regs[24][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][9]} .single_bit_orig_name {U4/regs[24][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][9]/Q} .original_name {U4/regs[24][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][9]/QN} .original_name {U4/regs[24][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][10]} .original_name {{U4/regs[24][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][10]} .single_bit_orig_name {U4/regs[24][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][10]/Q} .original_name {U4/regs[24][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][10]/QN} .original_name {U4/regs[24][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][11]} .original_name {{U4/regs[24][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][11]} .single_bit_orig_name {U4/regs[24][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][11]/Q} .original_name {U4/regs[24][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][11]/QN} .original_name {U4/regs[24][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][12]} .original_name {{U4/regs[24][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][12]} .single_bit_orig_name {U4/regs[24][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][12]/Q} .original_name {U4/regs[24][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][12]/QN} .original_name {U4/regs[24][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][13]} .original_name {{U4/regs[24][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][13]} .single_bit_orig_name {U4/regs[24][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][13]/Q} .original_name {U4/regs[24][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][13]/QN} .original_name {U4/regs[24][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][14]} .original_name {{U4/regs[24][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][14]} .single_bit_orig_name {U4/regs[24][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][14]/Q} .original_name {U4/regs[24][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][14]/QN} .original_name {U4/regs[24][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][15]} .original_name {{U4/regs[24][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][15]} .single_bit_orig_name {U4/regs[24][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][15]/Q} .original_name {U4/regs[24][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][15]/QN} .original_name {U4/regs[24][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][16]} .original_name {{U4/regs[24][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][16]} .single_bit_orig_name {U4/regs[24][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][16]/Q} .original_name {U4/regs[24][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][16]/QN} .original_name {U4/regs[24][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][17]} .original_name {{U4/regs[24][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][17]} .single_bit_orig_name {U4/regs[24][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][17]/Q} .original_name {U4/regs[24][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][17]/QN} .original_name {U4/regs[24][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][18]} .original_name {{U4/regs[24][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][18]} .single_bit_orig_name {U4/regs[24][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][18]/Q} .original_name {U4/regs[24][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][18]/QN} .original_name {U4/regs[24][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][19]} .original_name {{U4/regs[24][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][19]} .single_bit_orig_name {U4/regs[24][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][19]/Q} .original_name {U4/regs[24][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][19]/QN} .original_name {U4/regs[24][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][20]} .original_name {{U4/regs[24][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][20]} .single_bit_orig_name {U4/regs[24][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][20]/Q} .original_name {U4/regs[24][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][20]/QN} .original_name {U4/regs[24][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][21]} .original_name {{U4/regs[24][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][21]} .single_bit_orig_name {U4/regs[24][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][21]/Q} .original_name {U4/regs[24][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][21]/QN} .original_name {U4/regs[24][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][22]} .original_name {{U4/regs[24][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][22]} .single_bit_orig_name {U4/regs[24][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][22]/Q} .original_name {U4/regs[24][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][22]/QN} .original_name {U4/regs[24][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][23]} .original_name {{U4/regs[24][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][23]} .single_bit_orig_name {U4/regs[24][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][23]/Q} .original_name {U4/regs[24][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][23]/QN} .original_name {U4/regs[24][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][24]} .original_name {{U4/regs[24][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][24]} .single_bit_orig_name {U4/regs[24][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][24]/Q} .original_name {U4/regs[24][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][24]/QN} .original_name {U4/regs[24][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][25]} .original_name {{U4/regs[24][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][25]} .single_bit_orig_name {U4/regs[24][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][25]/Q} .original_name {U4/regs[24][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][25]/QN} .original_name {U4/regs[24][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][26]} .original_name {{U4/regs[24][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][26]} .single_bit_orig_name {U4/regs[24][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][26]/Q} .original_name {U4/regs[24][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][26]/QN} .original_name {U4/regs[24][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][27]} .original_name {{U4/regs[24][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][27]} .single_bit_orig_name {U4/regs[24][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][27]/Q} .original_name {U4/regs[24][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][27]/QN} .original_name {U4/regs[24][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][28]} .original_name {{U4/regs[24][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][28]} .single_bit_orig_name {U4/regs[24][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][28]/Q} .original_name {U4/regs[24][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][28]/QN} .original_name {U4/regs[24][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][29]} .original_name {{U4/regs[24][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][29]} .single_bit_orig_name {U4/regs[24][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][29]/Q} .original_name {U4/regs[24][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][29]/QN} .original_name {U4/regs[24][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][30]} .original_name {{U4/regs[24][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][30]} .single_bit_orig_name {U4/regs[24][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][30]/Q} .original_name {U4/regs[24][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][30]/QN} .original_name {U4/regs[24][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][31]} .original_name {{U4/regs[24][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][31]} .single_bit_orig_name {U4/regs[24][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[24][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][31]/Q} .original_name {U4/regs[24][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[24][31]/QN} .original_name {U4/regs[24][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][0]} .original_name {{U4/regs[25][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][0]} .single_bit_orig_name {U4/regs[25][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][0]/Q} .original_name {U4/regs[25][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][0]/QN} .original_name {U4/regs[25][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][1]} .original_name {{U4/regs[25][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][1]} .single_bit_orig_name {U4/regs[25][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][1]/Q} .original_name {U4/regs[25][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][1]/QN} .original_name {U4/regs[25][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][2]} .original_name {{U4/regs[25][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][2]} .single_bit_orig_name {U4/regs[25][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][2]/Q} .original_name {U4/regs[25][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][2]/QN} .original_name {U4/regs[25][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][3]} .original_name {{U4/regs[25][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][3]} .single_bit_orig_name {U4/regs[25][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][3]/Q} .original_name {U4/regs[25][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][3]/QN} .original_name {U4/regs[25][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][4]} .original_name {{U4/regs[25][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][4]} .single_bit_orig_name {U4/regs[25][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][4]/Q} .original_name {U4/regs[25][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][4]/QN} .original_name {U4/regs[25][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][5]} .original_name {{U4/regs[25][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][5]} .single_bit_orig_name {U4/regs[25][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][5]/Q} .original_name {U4/regs[25][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][5]/QN} .original_name {U4/regs[25][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][6]} .original_name {{U4/regs[25][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][6]} .single_bit_orig_name {U4/regs[25][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][6]/Q} .original_name {U4/regs[25][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][6]/QN} .original_name {U4/regs[25][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][7]} .original_name {{U4/regs[25][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][7]} .single_bit_orig_name {U4/regs[25][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][7]/Q} .original_name {U4/regs[25][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][7]/QN} .original_name {U4/regs[25][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][8]} .original_name {{U4/regs[25][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][8]} .single_bit_orig_name {U4/regs[25][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][8]/Q} .original_name {U4/regs[25][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][8]/QN} .original_name {U4/regs[25][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][9]} .original_name {{U4/regs[25][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][9]} .single_bit_orig_name {U4/regs[25][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][9]/Q} .original_name {U4/regs[25][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][9]/QN} .original_name {U4/regs[25][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][10]} .original_name {{U4/regs[25][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][10]} .single_bit_orig_name {U4/regs[25][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][10]/Q} .original_name {U4/regs[25][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][10]/QN} .original_name {U4/regs[25][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][11]} .original_name {{U4/regs[25][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][11]} .single_bit_orig_name {U4/regs[25][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][11]/Q} .original_name {U4/regs[25][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][11]/QN} .original_name {U4/regs[25][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][12]} .original_name {{U4/regs[25][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][12]} .single_bit_orig_name {U4/regs[25][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][12]/Q} .original_name {U4/regs[25][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][12]/QN} .original_name {U4/regs[25][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][13]} .original_name {{U4/regs[25][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][13]} .single_bit_orig_name {U4/regs[25][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][13]/Q} .original_name {U4/regs[25][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][13]/QN} .original_name {U4/regs[25][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][14]} .original_name {{U4/regs[25][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][14]} .single_bit_orig_name {U4/regs[25][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][14]/Q} .original_name {U4/regs[25][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][14]/QN} .original_name {U4/regs[25][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][15]} .original_name {{U4/regs[25][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][15]} .single_bit_orig_name {U4/regs[25][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][15]/Q} .original_name {U4/regs[25][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][15]/QN} .original_name {U4/regs[25][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][16]} .original_name {{U4/regs[25][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][16]} .single_bit_orig_name {U4/regs[25][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][16]/Q} .original_name {U4/regs[25][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][16]/QN} .original_name {U4/regs[25][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][17]} .original_name {{U4/regs[25][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][17]} .single_bit_orig_name {U4/regs[25][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][17]/Q} .original_name {U4/regs[25][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][17]/QN} .original_name {U4/regs[25][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][18]} .original_name {{U4/regs[25][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][18]} .single_bit_orig_name {U4/regs[25][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][18]/Q} .original_name {U4/regs[25][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][18]/QN} .original_name {U4/regs[25][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][19]} .original_name {{U4/regs[25][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][19]} .single_bit_orig_name {U4/regs[25][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][19]/Q} .original_name {U4/regs[25][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][19]/QN} .original_name {U4/regs[25][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][20]} .original_name {{U4/regs[25][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][20]} .single_bit_orig_name {U4/regs[25][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][20]/Q} .original_name {U4/regs[25][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][20]/QN} .original_name {U4/regs[25][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][21]} .original_name {{U4/regs[25][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][21]} .single_bit_orig_name {U4/regs[25][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][21]/Q} .original_name {U4/regs[25][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][21]/QN} .original_name {U4/regs[25][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][22]} .original_name {{U4/regs[25][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][22]} .single_bit_orig_name {U4/regs[25][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][22]/Q} .original_name {U4/regs[25][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][22]/QN} .original_name {U4/regs[25][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][23]} .original_name {{U4/regs[25][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][23]} .single_bit_orig_name {U4/regs[25][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][23]/Q} .original_name {U4/regs[25][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][23]/QN} .original_name {U4/regs[25][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][24]} .original_name {{U4/regs[25][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][24]} .single_bit_orig_name {U4/regs[25][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][24]/Q} .original_name {U4/regs[25][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][24]/QN} .original_name {U4/regs[25][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][25]} .original_name {{U4/regs[25][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][25]} .single_bit_orig_name {U4/regs[25][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][25]/Q} .original_name {U4/regs[25][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][25]/QN} .original_name {U4/regs[25][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][26]} .original_name {{U4/regs[25][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][26]} .single_bit_orig_name {U4/regs[25][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][26]/Q} .original_name {U4/regs[25][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][26]/QN} .original_name {U4/regs[25][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][27]} .original_name {{U4/regs[25][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][27]} .single_bit_orig_name {U4/regs[25][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][27]/Q} .original_name {U4/regs[25][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][27]/QN} .original_name {U4/regs[25][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][28]} .original_name {{U4/regs[25][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][28]} .single_bit_orig_name {U4/regs[25][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][28]/Q} .original_name {U4/regs[25][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][28]/QN} .original_name {U4/regs[25][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][29]} .original_name {{U4/regs[25][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][29]} .single_bit_orig_name {U4/regs[25][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][29]/Q} .original_name {U4/regs[25][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][29]/QN} .original_name {U4/regs[25][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][30]} .original_name {{U4/regs[25][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][30]} .single_bit_orig_name {U4/regs[25][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][30]/Q} .original_name {U4/regs[25][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][30]/QN} .original_name {U4/regs[25][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][31]} .original_name {{U4/regs[25][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][31]} .single_bit_orig_name {U4/regs[25][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[25][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][31]/Q} .original_name {U4/regs[25][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[25][31]/QN} .original_name {U4/regs[25][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][0]} .original_name {{U4/regs[26][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][0]} .single_bit_orig_name {U4/regs[26][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][0]/Q} .original_name {U4/regs[26][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][0]/QN} .original_name {U4/regs[26][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][1]} .original_name {{U4/regs[26][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][1]} .single_bit_orig_name {U4/regs[26][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][1]/Q} .original_name {U4/regs[26][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][1]/QN} .original_name {U4/regs[26][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][2]} .original_name {{U4/regs[26][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][2]} .single_bit_orig_name {U4/regs[26][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][2]/Q} .original_name {U4/regs[26][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][2]/QN} .original_name {U4/regs[26][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][3]} .original_name {{U4/regs[26][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][3]} .single_bit_orig_name {U4/regs[26][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][3]/Q} .original_name {U4/regs[26][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][3]/QN} .original_name {U4/regs[26][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][4]} .original_name {{U4/regs[26][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][4]} .single_bit_orig_name {U4/regs[26][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][4]/Q} .original_name {U4/regs[26][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][4]/QN} .original_name {U4/regs[26][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][5]} .original_name {{U4/regs[26][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][5]} .single_bit_orig_name {U4/regs[26][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][5]/Q} .original_name {U4/regs[26][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][5]/QN} .original_name {U4/regs[26][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][6]} .original_name {{U4/regs[26][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][6]} .single_bit_orig_name {U4/regs[26][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][6]/Q} .original_name {U4/regs[26][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][6]/QN} .original_name {U4/regs[26][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][7]} .original_name {{U4/regs[26][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][7]} .single_bit_orig_name {U4/regs[26][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][7]/Q} .original_name {U4/regs[26][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][7]/QN} .original_name {U4/regs[26][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][8]} .original_name {{U4/regs[26][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][8]} .single_bit_orig_name {U4/regs[26][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][8]/Q} .original_name {U4/regs[26][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][8]/QN} .original_name {U4/regs[26][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][9]} .original_name {{U4/regs[26][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][9]} .single_bit_orig_name {U4/regs[26][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][9]/Q} .original_name {U4/regs[26][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][9]/QN} .original_name {U4/regs[26][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][10]} .original_name {{U4/regs[26][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][10]} .single_bit_orig_name {U4/regs[26][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][10]/Q} .original_name {U4/regs[26][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][10]/QN} .original_name {U4/regs[26][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][11]} .original_name {{U4/regs[26][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][11]} .single_bit_orig_name {U4/regs[26][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][11]/Q} .original_name {U4/regs[26][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][11]/QN} .original_name {U4/regs[26][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][12]} .original_name {{U4/regs[26][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][12]} .single_bit_orig_name {U4/regs[26][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][12]/Q} .original_name {U4/regs[26][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][12]/QN} .original_name {U4/regs[26][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][13]} .original_name {{U4/regs[26][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][13]} .single_bit_orig_name {U4/regs[26][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][13]/Q} .original_name {U4/regs[26][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][13]/QN} .original_name {U4/regs[26][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][14]} .original_name {{U4/regs[26][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][14]} .single_bit_orig_name {U4/regs[26][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][14]/Q} .original_name {U4/regs[26][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][14]/QN} .original_name {U4/regs[26][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][15]} .original_name {{U4/regs[26][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][15]} .single_bit_orig_name {U4/regs[26][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][15]/Q} .original_name {U4/regs[26][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][15]/QN} .original_name {U4/regs[26][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][16]} .original_name {{U4/regs[26][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][16]} .single_bit_orig_name {U4/regs[26][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][16]/Q} .original_name {U4/regs[26][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][16]/QN} .original_name {U4/regs[26][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][17]} .original_name {{U4/regs[26][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][17]} .single_bit_orig_name {U4/regs[26][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][17]/Q} .original_name {U4/regs[26][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][17]/QN} .original_name {U4/regs[26][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][18]} .original_name {{U4/regs[26][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][18]} .single_bit_orig_name {U4/regs[26][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][18]/Q} .original_name {U4/regs[26][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][18]/QN} .original_name {U4/regs[26][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][19]} .original_name {{U4/regs[26][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][19]} .single_bit_orig_name {U4/regs[26][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][19]/Q} .original_name {U4/regs[26][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][19]/QN} .original_name {U4/regs[26][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][20]} .original_name {{U4/regs[26][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][20]} .single_bit_orig_name {U4/regs[26][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][20]/Q} .original_name {U4/regs[26][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][20]/QN} .original_name {U4/regs[26][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][21]} .original_name {{U4/regs[26][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][21]} .single_bit_orig_name {U4/regs[26][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][21]/Q} .original_name {U4/regs[26][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][21]/QN} .original_name {U4/regs[26][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][22]} .original_name {{U4/regs[26][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][22]} .single_bit_orig_name {U4/regs[26][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][22]/Q} .original_name {U4/regs[26][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][22]/QN} .original_name {U4/regs[26][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][23]} .original_name {{U4/regs[26][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][23]} .single_bit_orig_name {U4/regs[26][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][23]/Q} .original_name {U4/regs[26][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][23]/QN} .original_name {U4/regs[26][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][24]} .original_name {{U4/regs[26][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][24]} .single_bit_orig_name {U4/regs[26][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][24]/Q} .original_name {U4/regs[26][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][24]/QN} .original_name {U4/regs[26][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][25]} .original_name {{U4/regs[26][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][25]} .single_bit_orig_name {U4/regs[26][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][25]/Q} .original_name {U4/regs[26][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][25]/QN} .original_name {U4/regs[26][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][26]} .original_name {{U4/regs[26][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][26]} .single_bit_orig_name {U4/regs[26][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][26]/Q} .original_name {U4/regs[26][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][26]/QN} .original_name {U4/regs[26][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][27]} .original_name {{U4/regs[26][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][27]} .single_bit_orig_name {U4/regs[26][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][27]/Q} .original_name {U4/regs[26][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][27]/QN} .original_name {U4/regs[26][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][28]} .original_name {{U4/regs[26][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][28]} .single_bit_orig_name {U4/regs[26][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][28]/Q} .original_name {U4/regs[26][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][28]/QN} .original_name {U4/regs[26][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][29]} .original_name {{U4/regs[26][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][29]} .single_bit_orig_name {U4/regs[26][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][29]/Q} .original_name {U4/regs[26][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][29]/QN} .original_name {U4/regs[26][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][30]} .original_name {{U4/regs[26][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][30]} .single_bit_orig_name {U4/regs[26][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][30]/Q} .original_name {U4/regs[26][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][30]/QN} .original_name {U4/regs[26][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][31]} .original_name {{U4/regs[26][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][31]} .single_bit_orig_name {U4/regs[26][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[26][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][31]/Q} .original_name {U4/regs[26][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[26][31]/QN} .original_name {U4/regs[26][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][0]} .original_name {{U4/regs[27][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][0]} .single_bit_orig_name {U4/regs[27][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][0]/Q} .original_name {U4/regs[27][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][0]/QN} .original_name {U4/regs[27][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][1]} .original_name {{U4/regs[27][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][1]} .single_bit_orig_name {U4/regs[27][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][1]/Q} .original_name {U4/regs[27][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][1]/QN} .original_name {U4/regs[27][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][2]} .original_name {{U4/regs[27][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][2]} .single_bit_orig_name {U4/regs[27][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][2]/Q} .original_name {U4/regs[27][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][2]/QN} .original_name {U4/regs[27][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][3]} .original_name {{U4/regs[27][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][3]} .single_bit_orig_name {U4/regs[27][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][3]/Q} .original_name {U4/regs[27][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][3]/QN} .original_name {U4/regs[27][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][4]} .original_name {{U4/regs[27][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][4]} .single_bit_orig_name {U4/regs[27][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][4]/Q} .original_name {U4/regs[27][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][4]/QN} .original_name {U4/regs[27][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][5]} .original_name {{U4/regs[27][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][5]} .single_bit_orig_name {U4/regs[27][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][5]/Q} .original_name {U4/regs[27][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][5]/QN} .original_name {U4/regs[27][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][6]} .original_name {{U4/regs[27][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][6]} .single_bit_orig_name {U4/regs[27][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][6]/Q} .original_name {U4/regs[27][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][6]/QN} .original_name {U4/regs[27][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][7]} .original_name {{U4/regs[27][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][7]} .single_bit_orig_name {U4/regs[27][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][7]/Q} .original_name {U4/regs[27][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][7]/QN} .original_name {U4/regs[27][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][8]} .original_name {{U4/regs[27][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][8]} .single_bit_orig_name {U4/regs[27][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][8]/Q} .original_name {U4/regs[27][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][8]/QN} .original_name {U4/regs[27][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][9]} .original_name {{U4/regs[27][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][9]} .single_bit_orig_name {U4/regs[27][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][9]/Q} .original_name {U4/regs[27][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][9]/QN} .original_name {U4/regs[27][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][10]} .original_name {{U4/regs[27][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][10]} .single_bit_orig_name {U4/regs[27][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][10]/Q} .original_name {U4/regs[27][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][10]/QN} .original_name {U4/regs[27][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][11]} .original_name {{U4/regs[27][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][11]} .single_bit_orig_name {U4/regs[27][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][11]/Q} .original_name {U4/regs[27][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][11]/QN} .original_name {U4/regs[27][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][12]} .original_name {{U4/regs[27][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][12]} .single_bit_orig_name {U4/regs[27][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][12]/Q} .original_name {U4/regs[27][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][12]/QN} .original_name {U4/regs[27][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][13]} .original_name {{U4/regs[27][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][13]} .single_bit_orig_name {U4/regs[27][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][13]/Q} .original_name {U4/regs[27][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][13]/QN} .original_name {U4/regs[27][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][14]} .original_name {{U4/regs[27][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][14]} .single_bit_orig_name {U4/regs[27][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][14]/Q} .original_name {U4/regs[27][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][14]/QN} .original_name {U4/regs[27][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][15]} .original_name {{U4/regs[27][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][15]} .single_bit_orig_name {U4/regs[27][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][15]/Q} .original_name {U4/regs[27][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][15]/QN} .original_name {U4/regs[27][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][16]} .original_name {{U4/regs[27][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][16]} .single_bit_orig_name {U4/regs[27][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][16]/Q} .original_name {U4/regs[27][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][16]/QN} .original_name {U4/regs[27][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][17]} .original_name {{U4/regs[27][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][17]} .single_bit_orig_name {U4/regs[27][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][17]/Q} .original_name {U4/regs[27][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][17]/QN} .original_name {U4/regs[27][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][18]} .original_name {{U4/regs[27][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][18]} .single_bit_orig_name {U4/regs[27][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][18]/Q} .original_name {U4/regs[27][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][18]/QN} .original_name {U4/regs[27][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][19]} .original_name {{U4/regs[27][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][19]} .single_bit_orig_name {U4/regs[27][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][19]/Q} .original_name {U4/regs[27][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][19]/QN} .original_name {U4/regs[27][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][20]} .original_name {{U4/regs[27][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][20]} .single_bit_orig_name {U4/regs[27][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][20]/Q} .original_name {U4/regs[27][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][20]/QN} .original_name {U4/regs[27][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][21]} .original_name {{U4/regs[27][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][21]} .single_bit_orig_name {U4/regs[27][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][21]/Q} .original_name {U4/regs[27][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][21]/QN} .original_name {U4/regs[27][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][22]} .original_name {{U4/regs[27][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][22]} .single_bit_orig_name {U4/regs[27][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][22]/Q} .original_name {U4/regs[27][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][22]/QN} .original_name {U4/regs[27][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][23]} .original_name {{U4/regs[27][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][23]} .single_bit_orig_name {U4/regs[27][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][23]/Q} .original_name {U4/regs[27][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][23]/QN} .original_name {U4/regs[27][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][24]} .original_name {{U4/regs[27][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][24]} .single_bit_orig_name {U4/regs[27][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][24]/Q} .original_name {U4/regs[27][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][24]/QN} .original_name {U4/regs[27][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][25]} .original_name {{U4/regs[27][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][25]} .single_bit_orig_name {U4/regs[27][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][25]/Q} .original_name {U4/regs[27][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][25]/QN} .original_name {U4/regs[27][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][26]} .original_name {{U4/regs[27][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][26]} .single_bit_orig_name {U4/regs[27][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][26]/Q} .original_name {U4/regs[27][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][26]/QN} .original_name {U4/regs[27][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][27]} .original_name {{U4/regs[27][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][27]} .single_bit_orig_name {U4/regs[27][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][27]/Q} .original_name {U4/regs[27][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][27]/QN} .original_name {U4/regs[27][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][28]} .original_name {{U4/regs[27][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][28]} .single_bit_orig_name {U4/regs[27][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][28]/Q} .original_name {U4/regs[27][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][28]/QN} .original_name {U4/regs[27][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][29]} .original_name {{U4/regs[27][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][29]} .single_bit_orig_name {U4/regs[27][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][29]/Q} .original_name {U4/regs[27][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][29]/QN} .original_name {U4/regs[27][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][30]} .original_name {{U4/regs[27][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][30]} .single_bit_orig_name {U4/regs[27][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][30]/Q} .original_name {U4/regs[27][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][30]/QN} .original_name {U4/regs[27][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][31]} .original_name {{U4/regs[27][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][31]} .single_bit_orig_name {U4/regs[27][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[27][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][31]/Q} .original_name {U4/regs[27][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[27][31]/QN} .original_name {U4/regs[27][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][0]} .original_name {{U4/regs[28][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][0]} .single_bit_orig_name {U4/regs[28][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][0]/Q} .original_name {U4/regs[28][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][0]/QN} .original_name {U4/regs[28][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][1]} .original_name {{U4/regs[28][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][1]} .single_bit_orig_name {U4/regs[28][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][1]/Q} .original_name {U4/regs[28][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][1]/QN} .original_name {U4/regs[28][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][2]} .original_name {{U4/regs[28][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][2]} .single_bit_orig_name {U4/regs[28][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][2]/Q} .original_name {U4/regs[28][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][2]/QN} .original_name {U4/regs[28][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][3]} .original_name {{U4/regs[28][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][3]} .single_bit_orig_name {U4/regs[28][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][3]/Q} .original_name {U4/regs[28][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][3]/QN} .original_name {U4/regs[28][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][4]} .original_name {{U4/regs[28][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][4]} .single_bit_orig_name {U4/regs[28][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][4]/Q} .original_name {U4/regs[28][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][4]/QN} .original_name {U4/regs[28][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][5]} .original_name {{U4/regs[28][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][5]} .single_bit_orig_name {U4/regs[28][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][5]/Q} .original_name {U4/regs[28][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][5]/QN} .original_name {U4/regs[28][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][6]} .original_name {{U4/regs[28][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][6]} .single_bit_orig_name {U4/regs[28][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][6]/Q} .original_name {U4/regs[28][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][6]/QN} .original_name {U4/regs[28][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][7]} .original_name {{U4/regs[28][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][7]} .single_bit_orig_name {U4/regs[28][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][7]/Q} .original_name {U4/regs[28][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][7]/QN} .original_name {U4/regs[28][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][8]} .original_name {{U4/regs[28][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][8]} .single_bit_orig_name {U4/regs[28][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][8]/Q} .original_name {U4/regs[28][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][8]/QN} .original_name {U4/regs[28][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][9]} .original_name {{U4/regs[28][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][9]} .single_bit_orig_name {U4/regs[28][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][9]/Q} .original_name {U4/regs[28][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][9]/QN} .original_name {U4/regs[28][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][10]} .original_name {{U4/regs[28][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][10]} .single_bit_orig_name {U4/regs[28][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][10]/Q} .original_name {U4/regs[28][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][10]/QN} .original_name {U4/regs[28][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][11]} .original_name {{U4/regs[28][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][11]} .single_bit_orig_name {U4/regs[28][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][11]/Q} .original_name {U4/regs[28][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][11]/QN} .original_name {U4/regs[28][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][12]} .original_name {{U4/regs[28][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][12]} .single_bit_orig_name {U4/regs[28][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][12]/Q} .original_name {U4/regs[28][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][12]/QN} .original_name {U4/regs[28][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][13]} .original_name {{U4/regs[28][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][13]} .single_bit_orig_name {U4/regs[28][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][13]/Q} .original_name {U4/regs[28][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][13]/QN} .original_name {U4/regs[28][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][14]} .original_name {{U4/regs[28][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][14]} .single_bit_orig_name {U4/regs[28][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][14]/Q} .original_name {U4/regs[28][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][14]/QN} .original_name {U4/regs[28][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][15]} .original_name {{U4/regs[28][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][15]} .single_bit_orig_name {U4/regs[28][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][15]/Q} .original_name {U4/regs[28][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][15]/QN} .original_name {U4/regs[28][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][16]} .original_name {{U4/regs[28][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][16]} .single_bit_orig_name {U4/regs[28][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][16]/Q} .original_name {U4/regs[28][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][16]/QN} .original_name {U4/regs[28][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][17]} .original_name {{U4/regs[28][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][17]} .single_bit_orig_name {U4/regs[28][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][17]/Q} .original_name {U4/regs[28][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][17]/QN} .original_name {U4/regs[28][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][18]} .original_name {{U4/regs[28][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][18]} .single_bit_orig_name {U4/regs[28][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][18]/Q} .original_name {U4/regs[28][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][18]/QN} .original_name {U4/regs[28][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][19]} .original_name {{U4/regs[28][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][19]} .single_bit_orig_name {U4/regs[28][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][19]/Q} .original_name {U4/regs[28][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][19]/QN} .original_name {U4/regs[28][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][20]} .original_name {{U4/regs[28][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][20]} .single_bit_orig_name {U4/regs[28][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][20]/Q} .original_name {U4/regs[28][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][20]/QN} .original_name {U4/regs[28][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][21]} .original_name {{U4/regs[28][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][21]} .single_bit_orig_name {U4/regs[28][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][21]/Q} .original_name {U4/regs[28][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][21]/QN} .original_name {U4/regs[28][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][22]} .original_name {{U4/regs[28][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][22]} .single_bit_orig_name {U4/regs[28][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][22]/Q} .original_name {U4/regs[28][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][22]/QN} .original_name {U4/regs[28][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][23]} .original_name {{U4/regs[28][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][23]} .single_bit_orig_name {U4/regs[28][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][23]/Q} .original_name {U4/regs[28][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][23]/QN} .original_name {U4/regs[28][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][24]} .original_name {{U4/regs[28][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][24]} .single_bit_orig_name {U4/regs[28][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][24]/Q} .original_name {U4/regs[28][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][24]/QN} .original_name {U4/regs[28][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][25]} .original_name {{U4/regs[28][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][25]} .single_bit_orig_name {U4/regs[28][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][25]/Q} .original_name {U4/regs[28][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][25]/QN} .original_name {U4/regs[28][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][26]} .original_name {{U4/regs[28][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][26]} .single_bit_orig_name {U4/regs[28][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][26]/Q} .original_name {U4/regs[28][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][26]/QN} .original_name {U4/regs[28][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][27]} .original_name {{U4/regs[28][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][27]} .single_bit_orig_name {U4/regs[28][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][27]/Q} .original_name {U4/regs[28][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][27]/QN} .original_name {U4/regs[28][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][28]} .original_name {{U4/regs[28][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][28]} .single_bit_orig_name {U4/regs[28][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][28]/Q} .original_name {U4/regs[28][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][28]/QN} .original_name {U4/regs[28][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][29]} .original_name {{U4/regs[28][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][29]} .single_bit_orig_name {U4/regs[28][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][29]/Q} .original_name {U4/regs[28][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][29]/QN} .original_name {U4/regs[28][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][30]} .original_name {{U4/regs[28][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][30]} .single_bit_orig_name {U4/regs[28][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][30]/Q} .original_name {U4/regs[28][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][30]/QN} .original_name {U4/regs[28][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][31]} .original_name {{U4/regs[28][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][31]} .single_bit_orig_name {U4/regs[28][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[28][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][31]/Q} .original_name {U4/regs[28][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[28][31]/QN} .original_name {U4/regs[28][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][0]} .original_name {{U4/regs[29][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][0]} .single_bit_orig_name {U4/regs[29][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][0]/Q} .original_name {U4/regs[29][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][0]/QN} .original_name {U4/regs[29][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][1]} .original_name {{U4/regs[29][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][1]} .single_bit_orig_name {U4/regs[29][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][1]/Q} .original_name {U4/regs[29][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][1]/QN} .original_name {U4/regs[29][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][2]} .original_name {{U4/regs[29][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][2]} .single_bit_orig_name {U4/regs[29][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][2]/Q} .original_name {U4/regs[29][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][2]/QN} .original_name {U4/regs[29][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][3]} .original_name {{U4/regs[29][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][3]} .single_bit_orig_name {U4/regs[29][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][3]/Q} .original_name {U4/regs[29][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][3]/QN} .original_name {U4/regs[29][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][4]} .original_name {{U4/regs[29][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][4]} .single_bit_orig_name {U4/regs[29][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][4]/Q} .original_name {U4/regs[29][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][4]/QN} .original_name {U4/regs[29][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][5]} .original_name {{U4/regs[29][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][5]} .single_bit_orig_name {U4/regs[29][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][5]/Q} .original_name {U4/regs[29][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][5]/QN} .original_name {U4/regs[29][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][6]} .original_name {{U4/regs[29][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][6]} .single_bit_orig_name {U4/regs[29][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][6]/Q} .original_name {U4/regs[29][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][6]/QN} .original_name {U4/regs[29][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][7]} .original_name {{U4/regs[29][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][7]} .single_bit_orig_name {U4/regs[29][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][7]/Q} .original_name {U4/regs[29][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][7]/QN} .original_name {U4/regs[29][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][8]} .original_name {{U4/regs[29][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][8]} .single_bit_orig_name {U4/regs[29][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][8]/Q} .original_name {U4/regs[29][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][8]/QN} .original_name {U4/regs[29][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][9]} .original_name {{U4/regs[29][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][9]} .single_bit_orig_name {U4/regs[29][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][9]/Q} .original_name {U4/regs[29][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][9]/QN} .original_name {U4/regs[29][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][10]} .original_name {{U4/regs[29][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][10]} .single_bit_orig_name {U4/regs[29][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][10]/Q} .original_name {U4/regs[29][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][10]/QN} .original_name {U4/regs[29][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][11]} .original_name {{U4/regs[29][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][11]} .single_bit_orig_name {U4/regs[29][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][11]/Q} .original_name {U4/regs[29][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][11]/QN} .original_name {U4/regs[29][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][12]} .original_name {{U4/regs[29][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][12]} .single_bit_orig_name {U4/regs[29][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][12]/Q} .original_name {U4/regs[29][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][12]/QN} .original_name {U4/regs[29][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][13]} .original_name {{U4/regs[29][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][13]} .single_bit_orig_name {U4/regs[29][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][13]/Q} .original_name {U4/regs[29][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][13]/QN} .original_name {U4/regs[29][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][14]} .original_name {{U4/regs[29][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][14]} .single_bit_orig_name {U4/regs[29][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][14]/Q} .original_name {U4/regs[29][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][14]/QN} .original_name {U4/regs[29][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][15]} .original_name {{U4/regs[29][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][15]} .single_bit_orig_name {U4/regs[29][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][15]/Q} .original_name {U4/regs[29][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][15]/QN} .original_name {U4/regs[29][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][16]} .original_name {{U4/regs[29][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][16]} .single_bit_orig_name {U4/regs[29][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][16]/Q} .original_name {U4/regs[29][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][16]/QN} .original_name {U4/regs[29][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][17]} .original_name {{U4/regs[29][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][17]} .single_bit_orig_name {U4/regs[29][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][17]/Q} .original_name {U4/regs[29][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][17]/QN} .original_name {U4/regs[29][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][18]} .original_name {{U4/regs[29][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][18]} .single_bit_orig_name {U4/regs[29][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][18]/Q} .original_name {U4/regs[29][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][18]/QN} .original_name {U4/regs[29][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][19]} .original_name {{U4/regs[29][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][19]} .single_bit_orig_name {U4/regs[29][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][19]/Q} .original_name {U4/regs[29][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][19]/QN} .original_name {U4/regs[29][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][20]} .original_name {{U4/regs[29][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][20]} .single_bit_orig_name {U4/regs[29][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][20]/Q} .original_name {U4/regs[29][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][20]/QN} .original_name {U4/regs[29][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][21]} .original_name {{U4/regs[29][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][21]} .single_bit_orig_name {U4/regs[29][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][21]/Q} .original_name {U4/regs[29][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][21]/QN} .original_name {U4/regs[29][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][22]} .original_name {{U4/regs[29][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][22]} .single_bit_orig_name {U4/regs[29][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][22]/Q} .original_name {U4/regs[29][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][22]/QN} .original_name {U4/regs[29][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][23]} .original_name {{U4/regs[29][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][23]} .single_bit_orig_name {U4/regs[29][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][23]/Q} .original_name {U4/regs[29][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][23]/QN} .original_name {U4/regs[29][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][24]} .original_name {{U4/regs[29][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][24]} .single_bit_orig_name {U4/regs[29][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][24]/Q} .original_name {U4/regs[29][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][24]/QN} .original_name {U4/regs[29][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][25]} .original_name {{U4/regs[29][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][25]} .single_bit_orig_name {U4/regs[29][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][25]/Q} .original_name {U4/regs[29][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][25]/QN} .original_name {U4/regs[29][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][26]} .original_name {{U4/regs[29][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][26]} .single_bit_orig_name {U4/regs[29][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][26]/Q} .original_name {U4/regs[29][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][26]/QN} .original_name {U4/regs[29][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][27]} .original_name {{U4/regs[29][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][27]} .single_bit_orig_name {U4/regs[29][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][27]/Q} .original_name {U4/regs[29][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][27]/QN} .original_name {U4/regs[29][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][28]} .original_name {{U4/regs[29][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][28]} .single_bit_orig_name {U4/regs[29][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][28]/Q} .original_name {U4/regs[29][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][28]/QN} .original_name {U4/regs[29][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][29]} .original_name {{U4/regs[29][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][29]} .single_bit_orig_name {U4/regs[29][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][29]/Q} .original_name {U4/regs[29][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][29]/QN} .original_name {U4/regs[29][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][30]} .original_name {{U4/regs[29][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][30]} .single_bit_orig_name {U4/regs[29][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][30]/Q} .original_name {U4/regs[29][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][30]/QN} .original_name {U4/regs[29][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][31]} .original_name {{U4/regs[29][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][31]} .single_bit_orig_name {U4/regs[29][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[29][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][31]/Q} .original_name {U4/regs[29][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[29][31]/QN} .original_name {U4/regs[29][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][0]} .original_name {{U4/regs[30][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][0]} .single_bit_orig_name {U4/regs[30][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][0]/Q} .original_name {U4/regs[30][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][0]/QN} .original_name {U4/regs[30][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][1]} .original_name {{U4/regs[30][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][1]} .single_bit_orig_name {U4/regs[30][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][1]/Q} .original_name {U4/regs[30][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][1]/QN} .original_name {U4/regs[30][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][2]} .original_name {{U4/regs[30][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][2]} .single_bit_orig_name {U4/regs[30][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][2]/Q} .original_name {U4/regs[30][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][2]/QN} .original_name {U4/regs[30][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][3]} .original_name {{U4/regs[30][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][3]} .single_bit_orig_name {U4/regs[30][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][3]/Q} .original_name {U4/regs[30][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][3]/QN} .original_name {U4/regs[30][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][4]} .original_name {{U4/regs[30][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][4]} .single_bit_orig_name {U4/regs[30][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][4]/Q} .original_name {U4/regs[30][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][4]/QN} .original_name {U4/regs[30][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][5]} .original_name {{U4/regs[30][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][5]} .single_bit_orig_name {U4/regs[30][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][5]/Q} .original_name {U4/regs[30][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][5]/QN} .original_name {U4/regs[30][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][6]} .original_name {{U4/regs[30][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][6]} .single_bit_orig_name {U4/regs[30][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][6]/Q} .original_name {U4/regs[30][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][6]/QN} .original_name {U4/regs[30][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][7]} .original_name {{U4/regs[30][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][7]} .single_bit_orig_name {U4/regs[30][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][7]/Q} .original_name {U4/regs[30][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][7]/QN} .original_name {U4/regs[30][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][8]} .original_name {{U4/regs[30][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][8]} .single_bit_orig_name {U4/regs[30][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][8]/Q} .original_name {U4/regs[30][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][8]/QN} .original_name {U4/regs[30][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][9]} .original_name {{U4/regs[30][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][9]} .single_bit_orig_name {U4/regs[30][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][9]/Q} .original_name {U4/regs[30][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][9]/QN} .original_name {U4/regs[30][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][10]} .original_name {{U4/regs[30][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][10]} .single_bit_orig_name {U4/regs[30][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][10]/Q} .original_name {U4/regs[30][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][10]/QN} .original_name {U4/regs[30][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][11]} .original_name {{U4/regs[30][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][11]} .single_bit_orig_name {U4/regs[30][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][11]/Q} .original_name {U4/regs[30][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][11]/QN} .original_name {U4/regs[30][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][12]} .original_name {{U4/regs[30][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][12]} .single_bit_orig_name {U4/regs[30][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][12]/Q} .original_name {U4/regs[30][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][12]/QN} .original_name {U4/regs[30][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][13]} .original_name {{U4/regs[30][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][13]} .single_bit_orig_name {U4/regs[30][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][13]/Q} .original_name {U4/regs[30][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][13]/QN} .original_name {U4/regs[30][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][14]} .original_name {{U4/regs[30][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][14]} .single_bit_orig_name {U4/regs[30][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][14]/Q} .original_name {U4/regs[30][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][14]/QN} .original_name {U4/regs[30][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][15]} .original_name {{U4/regs[30][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][15]} .single_bit_orig_name {U4/regs[30][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][15]/Q} .original_name {U4/regs[30][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][15]/QN} .original_name {U4/regs[30][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][16]} .original_name {{U4/regs[30][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][16]} .single_bit_orig_name {U4/regs[30][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][16]/Q} .original_name {U4/regs[30][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][16]/QN} .original_name {U4/regs[30][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][17]} .original_name {{U4/regs[30][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][17]} .single_bit_orig_name {U4/regs[30][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][17]/Q} .original_name {U4/regs[30][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][17]/QN} .original_name {U4/regs[30][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][18]} .original_name {{U4/regs[30][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][18]} .single_bit_orig_name {U4/regs[30][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][18]/Q} .original_name {U4/regs[30][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][18]/QN} .original_name {U4/regs[30][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][19]} .original_name {{U4/regs[30][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][19]} .single_bit_orig_name {U4/regs[30][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][19]/Q} .original_name {U4/regs[30][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][19]/QN} .original_name {U4/regs[30][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][20]} .original_name {{U4/regs[30][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][20]} .single_bit_orig_name {U4/regs[30][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][20]/Q} .original_name {U4/regs[30][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][20]/QN} .original_name {U4/regs[30][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][21]} .original_name {{U4/regs[30][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][21]} .single_bit_orig_name {U4/regs[30][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][21]/Q} .original_name {U4/regs[30][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][21]/QN} .original_name {U4/regs[30][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][22]} .original_name {{U4/regs[30][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][22]} .single_bit_orig_name {U4/regs[30][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][22]/Q} .original_name {U4/regs[30][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][22]/QN} .original_name {U4/regs[30][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][23]} .original_name {{U4/regs[30][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][23]} .single_bit_orig_name {U4/regs[30][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][23]/Q} .original_name {U4/regs[30][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][23]/QN} .original_name {U4/regs[30][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][24]} .original_name {{U4/regs[30][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][24]} .single_bit_orig_name {U4/regs[30][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][24]/Q} .original_name {U4/regs[30][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][24]/QN} .original_name {U4/regs[30][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][25]} .original_name {{U4/regs[30][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][25]} .single_bit_orig_name {U4/regs[30][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][25]/Q} .original_name {U4/regs[30][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][25]/QN} .original_name {U4/regs[30][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][26]} .original_name {{U4/regs[30][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][26]} .single_bit_orig_name {U4/regs[30][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][26]/Q} .original_name {U4/regs[30][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][26]/QN} .original_name {U4/regs[30][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][27]} .original_name {{U4/regs[30][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][27]} .single_bit_orig_name {U4/regs[30][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][27]/Q} .original_name {U4/regs[30][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][27]/QN} .original_name {U4/regs[30][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][28]} .original_name {{U4/regs[30][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][28]} .single_bit_orig_name {U4/regs[30][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][28]/Q} .original_name {U4/regs[30][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][28]/QN} .original_name {U4/regs[30][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][29]} .original_name {{U4/regs[30][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][29]} .single_bit_orig_name {U4/regs[30][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][29]/Q} .original_name {U4/regs[30][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][29]/QN} .original_name {U4/regs[30][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][30]} .original_name {{U4/regs[30][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][30]} .single_bit_orig_name {U4/regs[30][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][30]/Q} .original_name {U4/regs[30][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][30]/QN} .original_name {U4/regs[30][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][31]} .original_name {{U4/regs[30][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][31]} .single_bit_orig_name {U4/regs[30][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[30][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][31]/Q} .original_name {U4/regs[30][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[30][31]/QN} .original_name {U4/regs[30][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][0]} .original_name {{U4/regs[31][0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][0]} .single_bit_orig_name {U4/regs[31][0]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][0]/Q} .original_name {U4/regs[31][0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][0]/QN} .original_name {U4/regs[31][0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][1]} .original_name {{U4/regs[31][1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][1]} .single_bit_orig_name {U4/regs[31][1]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][1]/Q} .original_name {U4/regs[31][1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][1]/QN} .original_name {U4/regs[31][1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][2]} .original_name {{U4/regs[31][2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][2]} .single_bit_orig_name {U4/regs[31][2]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][2]/Q} .original_name {U4/regs[31][2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][2]/QN} .original_name {U4/regs[31][2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][3]} .original_name {{U4/regs[31][3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][3]} .single_bit_orig_name {U4/regs[31][3]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][3]/Q} .original_name {U4/regs[31][3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][3]/QN} .original_name {U4/regs[31][3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][4]} .original_name {{U4/regs[31][4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][4]} .single_bit_orig_name {U4/regs[31][4]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][4]/Q} .original_name {U4/regs[31][4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][4]/QN} .original_name {U4/regs[31][4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][5]} .original_name {{U4/regs[31][5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][5]} .single_bit_orig_name {U4/regs[31][5]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][5]/Q} .original_name {U4/regs[31][5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][5]/QN} .original_name {U4/regs[31][5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][6]} .original_name {{U4/regs[31][6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][6]} .single_bit_orig_name {U4/regs[31][6]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][6]/Q} .original_name {U4/regs[31][6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][6]/QN} .original_name {U4/regs[31][6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][7]} .original_name {{U4/regs[31][7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][7]} .single_bit_orig_name {U4/regs[31][7]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][7]/Q} .original_name {U4/regs[31][7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][7]/QN} .original_name {U4/regs[31][7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][8]} .original_name {{U4/regs[31][8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][8]} .single_bit_orig_name {U4/regs[31][8]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][8]/Q} .original_name {U4/regs[31][8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][8]/QN} .original_name {U4/regs[31][8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][9]} .original_name {{U4/regs[31][9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][9]} .single_bit_orig_name {U4/regs[31][9]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][9]/Q} .original_name {U4/regs[31][9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][9]/QN} .original_name {U4/regs[31][9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][10]} .original_name {{U4/regs[31][10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][10]} .single_bit_orig_name {U4/regs[31][10]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][10]/Q} .original_name {U4/regs[31][10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][10]/QN} .original_name {U4/regs[31][10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][11]} .original_name {{U4/regs[31][11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][11]} .single_bit_orig_name {U4/regs[31][11]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][11]/Q} .original_name {U4/regs[31][11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][11]/QN} .original_name {U4/regs[31][11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][12]} .original_name {{U4/regs[31][12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][12]} .single_bit_orig_name {U4/regs[31][12]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][12]/Q} .original_name {U4/regs[31][12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][12]/QN} .original_name {U4/regs[31][12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][13]} .original_name {{U4/regs[31][13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][13]} .single_bit_orig_name {U4/regs[31][13]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][13]/Q} .original_name {U4/regs[31][13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][13]/QN} .original_name {U4/regs[31][13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][14]} .original_name {{U4/regs[31][14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][14]} .single_bit_orig_name {U4/regs[31][14]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][14]/Q} .original_name {U4/regs[31][14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][14]/QN} .original_name {U4/regs[31][14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][15]} .original_name {{U4/regs[31][15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][15]} .single_bit_orig_name {U4/regs[31][15]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][15]/Q} .original_name {U4/regs[31][15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][15]/QN} .original_name {U4/regs[31][15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][16]} .original_name {{U4/regs[31][16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][16]} .single_bit_orig_name {U4/regs[31][16]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][16]/Q} .original_name {U4/regs[31][16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][16]/QN} .original_name {U4/regs[31][16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][17]} .original_name {{U4/regs[31][17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][17]} .single_bit_orig_name {U4/regs[31][17]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][17]/Q} .original_name {U4/regs[31][17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][17]/QN} .original_name {U4/regs[31][17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][18]} .original_name {{U4/regs[31][18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][18]} .single_bit_orig_name {U4/regs[31][18]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][18]/Q} .original_name {U4/regs[31][18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][18]/QN} .original_name {U4/regs[31][18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][19]} .original_name {{U4/regs[31][19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][19]} .single_bit_orig_name {U4/regs[31][19]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][19]/Q} .original_name {U4/regs[31][19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][19]/QN} .original_name {U4/regs[31][19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][20]} .original_name {{U4/regs[31][20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][20]} .single_bit_orig_name {U4/regs[31][20]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][20]/Q} .original_name {U4/regs[31][20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][20]/QN} .original_name {U4/regs[31][20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][21]} .original_name {{U4/regs[31][21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][21]} .single_bit_orig_name {U4/regs[31][21]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][21]/Q} .original_name {U4/regs[31][21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][21]/QN} .original_name {U4/regs[31][21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][22]} .original_name {{U4/regs[31][22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][22]} .single_bit_orig_name {U4/regs[31][22]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][22]/Q} .original_name {U4/regs[31][22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][22]/QN} .original_name {U4/regs[31][22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][23]} .original_name {{U4/regs[31][23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][23]} .single_bit_orig_name {U4/regs[31][23]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][23]/Q} .original_name {U4/regs[31][23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][23]/QN} .original_name {U4/regs[31][23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][24]} .original_name {{U4/regs[31][24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][24]} .single_bit_orig_name {U4/regs[31][24]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][24]/Q} .original_name {U4/regs[31][24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][24]/QN} .original_name {U4/regs[31][24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][25]} .original_name {{U4/regs[31][25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][25]} .single_bit_orig_name {U4/regs[31][25]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][25]/Q} .original_name {U4/regs[31][25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][25]/QN} .original_name {U4/regs[31][25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][26]} .original_name {{U4/regs[31][26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][26]} .single_bit_orig_name {U4/regs[31][26]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][26]/Q} .original_name {U4/regs[31][26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][26]/QN} .original_name {U4/regs[31][26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][27]} .original_name {{U4/regs[31][27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][27]} .single_bit_orig_name {U4/regs[31][27]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][27]/Q} .original_name {U4/regs[31][27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][27]/QN} .original_name {U4/regs[31][27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][28]} .original_name {{U4/regs[31][28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][28]} .single_bit_orig_name {U4/regs[31][28]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][28]/Q} .original_name {U4/regs[31][28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][28]/QN} .original_name {U4/regs[31][28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][29]} .original_name {{U4/regs[31][29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][29]} .single_bit_orig_name {U4/regs[31][29]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][29]/Q} .original_name {U4/regs[31][29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][29]/QN} .original_name {U4/regs[31][29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][30]} .original_name {{U4/regs[31][30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][30]} .single_bit_orig_name {U4/regs[31][30]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][30]/Q} .original_name {U4/regs[31][30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][30]/QN} .original_name {U4/regs[31][30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][31]} .original_name {{U4/regs[31][31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][31]} .single_bit_orig_name {U4/regs[31][31]}
set_db -quiet {inst:BRISC_top_no_io/U4/regs_reg[31][31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][31]/Q} .original_name {U4/regs[31][31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/regs_reg[31][31]/QN} .original_name {U4/regs[31][31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[0]} .original_name {{U4/result_bus[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[0]} .single_bit_orig_name {U4/result_bus[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[0]/Q} .original_name {U4/result_bus[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[0]/QN} .original_name {U4/result_bus[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[1]} .original_name {{U4/result_bus[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[1]} .single_bit_orig_name {U4/result_bus[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[1]/Q} .original_name {U4/result_bus[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[1]/QN} .original_name {U4/result_bus[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[2]} .original_name {{U4/result_bus[2]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[2]} .single_bit_orig_name {U4/result_bus[2]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[2]/Q} .original_name {U4/result_bus[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[2]/QN} .original_name {U4/result_bus[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[3]} .original_name {{U4/result_bus[3]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[3]} .single_bit_orig_name {U4/result_bus[3]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[3]/Q} .original_name {U4/result_bus[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[3]/QN} .original_name {U4/result_bus[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[4]} .original_name {{U4/result_bus[4]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[4]} .single_bit_orig_name {U4/result_bus[4]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[4]/Q} .original_name {U4/result_bus[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[4]/QN} .original_name {U4/result_bus[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[5]} .original_name {{U4/result_bus[5]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[5]} .single_bit_orig_name {U4/result_bus[5]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[5]/Q} .original_name {U4/result_bus[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[5]/QN} .original_name {U4/result_bus[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[6]} .original_name {{U4/result_bus[6]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[6]} .single_bit_orig_name {U4/result_bus[6]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[6]/Q} .original_name {U4/result_bus[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[6]/QN} .original_name {U4/result_bus[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[7]} .original_name {{U4/result_bus[7]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[7]} .single_bit_orig_name {U4/result_bus[7]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[7]/Q} .original_name {U4/result_bus[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[7]/QN} .original_name {U4/result_bus[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[8]} .original_name {{U4/result_bus[8]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[8]} .single_bit_orig_name {U4/result_bus[8]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[8]/Q} .original_name {U4/result_bus[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[8]/QN} .original_name {U4/result_bus[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[9]} .original_name {{U4/result_bus[9]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[9]} .single_bit_orig_name {U4/result_bus[9]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[9]/Q} .original_name {U4/result_bus[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[9]/QN} .original_name {U4/result_bus[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[10]} .original_name {{U4/result_bus[10]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[10]} .single_bit_orig_name {U4/result_bus[10]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[10]/Q} .original_name {U4/result_bus[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[10]/QN} .original_name {U4/result_bus[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[11]} .original_name {{U4/result_bus[11]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[11]} .single_bit_orig_name {U4/result_bus[11]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[11]/Q} .original_name {U4/result_bus[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[11]/QN} .original_name {U4/result_bus[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[12]} .original_name {{U4/result_bus[12]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[12]} .single_bit_orig_name {U4/result_bus[12]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[12]/Q} .original_name {U4/result_bus[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[12]/QN} .original_name {U4/result_bus[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[13]} .original_name {{U4/result_bus[13]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[13]} .single_bit_orig_name {U4/result_bus[13]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[13]/Q} .original_name {U4/result_bus[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[13]/QN} .original_name {U4/result_bus[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[14]} .original_name {{U4/result_bus[14]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[14]} .single_bit_orig_name {U4/result_bus[14]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[14]/Q} .original_name {U4/result_bus[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[14]/QN} .original_name {U4/result_bus[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[15]} .original_name {{U4/result_bus[15]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[15]} .single_bit_orig_name {U4/result_bus[15]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[15]/Q} .original_name {U4/result_bus[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[15]/QN} .original_name {U4/result_bus[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[16]} .original_name {{U4/result_bus[16]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[16]} .single_bit_orig_name {U4/result_bus[16]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[16]/Q} .original_name {U4/result_bus[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[16]/QN} .original_name {U4/result_bus[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[17]} .original_name {{U4/result_bus[17]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[17]} .single_bit_orig_name {U4/result_bus[17]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[17]/Q} .original_name {U4/result_bus[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[17]/QN} .original_name {U4/result_bus[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[18]} .original_name {{U4/result_bus[18]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[18]} .single_bit_orig_name {U4/result_bus[18]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[18]/Q} .original_name {U4/result_bus[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[18]/QN} .original_name {U4/result_bus[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[19]} .original_name {{U4/result_bus[19]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[19]} .single_bit_orig_name {U4/result_bus[19]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[19]/Q} .original_name {U4/result_bus[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[19]/QN} .original_name {U4/result_bus[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[20]} .original_name {{U4/result_bus[20]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[20]} .single_bit_orig_name {U4/result_bus[20]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[20]/Q} .original_name {U4/result_bus[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[20]/QN} .original_name {U4/result_bus[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[21]} .original_name {{U4/result_bus[21]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[21]} .single_bit_orig_name {U4/result_bus[21]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[21]/Q} .original_name {U4/result_bus[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[21]/QN} .original_name {U4/result_bus[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[22]} .original_name {{U4/result_bus[22]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[22]} .single_bit_orig_name {U4/result_bus[22]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[22]/Q} .original_name {U4/result_bus[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[22]/QN} .original_name {U4/result_bus[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[23]} .original_name {{U4/result_bus[23]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[23]} .single_bit_orig_name {U4/result_bus[23]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[23]/Q} .original_name {U4/result_bus[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[23]/QN} .original_name {U4/result_bus[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[24]} .original_name {{U4/result_bus[24]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[24]} .single_bit_orig_name {U4/result_bus[24]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[24]/Q} .original_name {U4/result_bus[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[24]/QN} .original_name {U4/result_bus[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[25]} .original_name {{U4/result_bus[25]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[25]} .single_bit_orig_name {U4/result_bus[25]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[25]/Q} .original_name {U4/result_bus[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[25]/QN} .original_name {U4/result_bus[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[26]} .original_name {{U4/result_bus[26]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[26]} .single_bit_orig_name {U4/result_bus[26]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[26]/Q} .original_name {U4/result_bus[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[26]/QN} .original_name {U4/result_bus[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[27]} .original_name {{U4/result_bus[27]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[27]} .single_bit_orig_name {U4/result_bus[27]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[27]/Q} .original_name {U4/result_bus[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[27]/QN} .original_name {U4/result_bus[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[28]} .original_name {{U4/result_bus[28]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[28]} .single_bit_orig_name {U4/result_bus[28]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[28]/Q} .original_name {U4/result_bus[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[28]/QN} .original_name {U4/result_bus[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[29]} .original_name {{U4/result_bus[29]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[29]} .single_bit_orig_name {U4/result_bus[29]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[29]/Q} .original_name {U4/result_bus[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[29]/QN} .original_name {U4/result_bus[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[30]} .original_name {{U4/result_bus[30]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[30]} .single_bit_orig_name {U4/result_bus[30]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[30]/Q} .original_name {U4/result_bus[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[30]/QN} .original_name {U4/result_bus[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[31]} .original_name {{U4/result_bus[31]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[31]} .single_bit_orig_name {U4/result_bus[31]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_bus_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[31]/Q} .original_name {U4/result_bus[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_bus_reg[31]/QN} .original_name {U4/result_bus[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_buffer_reg[0]} .original_name {{U4/result_ready_buffer[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_buffer_reg[0]} .single_bit_orig_name {U4/result_ready_buffer[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/result_ready_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/result_ready_buffer_reg[0]/Q} .original_name {U4/result_ready_buffer[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/result_ready_buffer_reg[0]/QN} .original_name {U4/result_ready_buffer[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]} .original_name {{U4/writeback_enable_buffer[0]}}
set_db -quiet {inst:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]} .single_bit_orig_name {U4/writeback_enable_buffer[0]}
set_db -quiet {inst:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]/Q} .original_name {U4/writeback_enable_buffer[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/writeback_enable_buffer_reg[0]/QN} .original_name {U4/writeback_enable_buffer[0]/q}
set_db -quiet inst:BRISC_top_no_io/U4/g411105 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g411513 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g411627 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g412019 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g412303 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g412338 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g412830 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g413605 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g414598 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g416606 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417396 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417938 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417941 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417942 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417948 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417949 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g417962 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g418392 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g420695 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g420696 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g420710 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g421629 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g421635 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g421639 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g422238 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g422264 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g423877 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g424645 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/g429685 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g3982 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/U4/add_3258_34_Y_add_3260_34_Y_add_3252_30_Y_add_3250_30_g4127 .seq_dup_name_count 1
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]} .original_name {{U4/U0/rs_sel_internal[1]}}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]} .single_bit_orig_name {U4/U0/rs_sel_internal[1]}
set_db -quiet {inst:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]/Q} .original_name {U4/U0/rs_sel_internal[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U4/U0_rs_sel_internal_reg[1]/QN} .original_name {U4/U0/rs_sel_internal[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[0]} .original_name {{U3/br_counter[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[0]} .single_bit_orig_name {U3/br_counter[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[0]/Q} .original_name {U3/br_counter[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[0]/QN} .original_name {U3/br_counter[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[1]} .original_name {{U3/br_counter[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[1]} .single_bit_orig_name {U3/br_counter[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[1]/Q} .original_name {U3/br_counter[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[1]/QN} .original_name {U3/br_counter[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[2]} .original_name {{U3/br_counter[2]}}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[2]} .single_bit_orig_name {U3/br_counter[2]}
set_db -quiet {inst:BRISC_top_no_io/U3_br_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[2]/Q} .original_name {U3/br_counter[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_br_counter_reg[2]/QN} .original_name {U3/br_counter[2]/q}
set_db -quiet inst:BRISC_top_no_io/U3_burst_reg .original_name U3/burst
set_db -quiet inst:BRISC_top_no_io/U3_burst_reg .orig_hdl_instantiated false
set_db -quiet inst:BRISC_top_no_io/U3_burst_reg .single_bit_orig_name U3/burst
set_db -quiet inst:BRISC_top_no_io/U3_burst_reg .gint_phase_inversion false
set_db -quiet pin:BRISC_top_no_io/U3_burst_reg/Q .original_name U3/burst/q
set_db -quiet pin:BRISC_top_no_io/U3_burst_reg/QN .original_name U3/burst/q
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[1]} .original_name {{U3/counter[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[1]} .single_bit_orig_name {U3/counter[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[1]/Q} .original_name {U3/counter[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[1]/QN} .original_name {U3/counter[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[2]} .original_name {{U3/counter[2]}}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[2]} .single_bit_orig_name {U3/counter[2]}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[2]/Q} .original_name {U3/counter[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[2]/QN} .original_name {U3/counter[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[3]} .original_name {{U3/counter[3]}}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[3]} .single_bit_orig_name {U3/counter[3]}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[3]/Q} .original_name {U3/counter[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[3]/QN} .original_name {U3/counter[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[4]} .original_name {{U3/counter[4]}}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[4]} .single_bit_orig_name {U3/counter[4]}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[4]/Q} .original_name {U3/counter[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[4]/QN} .original_name {U3/counter[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[5]} .original_name {{U3/counter[5]}}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[5]} .single_bit_orig_name {U3/counter[5]}
set_db -quiet {inst:BRISC_top_no_io/U3_counter_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[5]/Q} .original_name {U3/counter[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_counter_reg[5]/QN} .original_name {U3/counter[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[0]} .original_name {{U3/current_state[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[0]} .single_bit_orig_name {U3/current_state[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[0]/Q} .original_name {U3/current_state[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[0]/QN} .original_name {U3/current_state[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[1]} .original_name {{U3/current_state[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[1]} .single_bit_orig_name {U3/current_state[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[1]/Q} .original_name {U3/current_state[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[1]/QN} .original_name {U3/current_state[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[2]} .original_name {{U3/current_state[2]}}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[2]} .single_bit_orig_name {U3/current_state[2]}
set_db -quiet {inst:BRISC_top_no_io/U3_current_state_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[2]/Q} .original_name {U3/current_state[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_current_state_reg[2]/QN} .original_name {U3/current_state[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[0]} .original_name {{U3/data_packet[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[0]} .single_bit_orig_name {U3/data_packet[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[0]/Q} .original_name {U3/data_packet[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[0]/QN} .original_name {U3/data_packet[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[1]} .original_name {{U3/data_packet[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[1]} .single_bit_orig_name {U3/data_packet[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[1]/Q} .original_name {U3/data_packet[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[1]/QN} .original_name {U3/data_packet[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[2]} .original_name {{U3/data_packet[2]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[2]} .single_bit_orig_name {U3/data_packet[2]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[2]/Q} .original_name {U3/data_packet[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[2]/QN} .original_name {U3/data_packet[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[3]} .original_name {{U3/data_packet[3]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[3]} .single_bit_orig_name {U3/data_packet[3]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[3]/Q} .original_name {U3/data_packet[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[3]/QN} .original_name {U3/data_packet[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[4]} .original_name {{U3/data_packet[4]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[4]} .single_bit_orig_name {U3/data_packet[4]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[4]/Q} .original_name {U3/data_packet[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[4]/QN} .original_name {U3/data_packet[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[5]} .original_name {{U3/data_packet[5]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[5]} .single_bit_orig_name {U3/data_packet[5]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[5]/Q} .original_name {U3/data_packet[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[5]/QN} .original_name {U3/data_packet[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[6]} .original_name {{U3/data_packet[6]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[6]} .single_bit_orig_name {U3/data_packet[6]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[6]/Q} .original_name {U3/data_packet[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[6]/QN} .original_name {U3/data_packet[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[7]} .original_name {{U3/data_packet[7]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[7]} .single_bit_orig_name {U3/data_packet[7]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[7]/Q} .original_name {U3/data_packet[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[7]/QN} .original_name {U3/data_packet[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[8]} .original_name {{U3/data_packet[8]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[8]} .single_bit_orig_name {U3/data_packet[8]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[8]/Q} .original_name {U3/data_packet[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[8]/QN} .original_name {U3/data_packet[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[9]} .original_name {{U3/data_packet[9]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[9]} .single_bit_orig_name {U3/data_packet[9]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[9]/Q} .original_name {U3/data_packet[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[9]/QN} .original_name {U3/data_packet[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[10]} .original_name {{U3/data_packet[10]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[10]} .single_bit_orig_name {U3/data_packet[10]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[10]/Q} .original_name {U3/data_packet[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[10]/QN} .original_name {U3/data_packet[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[11]} .original_name {{U3/data_packet[11]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[11]} .single_bit_orig_name {U3/data_packet[11]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[11]/Q} .original_name {U3/data_packet[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[11]/QN} .original_name {U3/data_packet[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[12]} .original_name {{U3/data_packet[12]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[12]} .single_bit_orig_name {U3/data_packet[12]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[12]/Q} .original_name {U3/data_packet[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[12]/QN} .original_name {U3/data_packet[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[13]} .original_name {{U3/data_packet[13]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[13]} .single_bit_orig_name {U3/data_packet[13]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[13]/Q} .original_name {U3/data_packet[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[13]/QN} .original_name {U3/data_packet[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[14]} .original_name {{U3/data_packet[14]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[14]} .single_bit_orig_name {U3/data_packet[14]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[14]/Q} .original_name {U3/data_packet[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[14]/QN} .original_name {U3/data_packet[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[15]} .original_name {{U3/data_packet[15]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[15]} .single_bit_orig_name {U3/data_packet[15]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[15]/Q} .original_name {U3/data_packet[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[15]/QN} .original_name {U3/data_packet[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[16]} .original_name {{U3/data_packet[16]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[16]} .single_bit_orig_name {U3/data_packet[16]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[16]/Q} .original_name {U3/data_packet[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[16]/QN} .original_name {U3/data_packet[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[17]} .original_name {{U3/data_packet[17]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[17]} .single_bit_orig_name {U3/data_packet[17]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[17]/Q} .original_name {U3/data_packet[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[17]/QN} .original_name {U3/data_packet[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[18]} .original_name {{U3/data_packet[18]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[18]} .single_bit_orig_name {U3/data_packet[18]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[18]/Q} .original_name {U3/data_packet[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[18]/QN} .original_name {U3/data_packet[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[19]} .original_name {{U3/data_packet[19]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[19]} .single_bit_orig_name {U3/data_packet[19]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[19]/Q} .original_name {U3/data_packet[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[19]/QN} .original_name {U3/data_packet[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[20]} .original_name {{U3/data_packet[20]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[20]} .single_bit_orig_name {U3/data_packet[20]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[20]/Q} .original_name {U3/data_packet[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[20]/QN} .original_name {U3/data_packet[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[21]} .original_name {{U3/data_packet[21]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[21]} .single_bit_orig_name {U3/data_packet[21]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[21]/Q} .original_name {U3/data_packet[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[21]/QN} .original_name {U3/data_packet[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[22]} .original_name {{U3/data_packet[22]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[22]} .single_bit_orig_name {U3/data_packet[22]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[22]/Q} .original_name {U3/data_packet[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[22]/QN} .original_name {U3/data_packet[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[23]} .original_name {{U3/data_packet[23]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[23]} .single_bit_orig_name {U3/data_packet[23]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[23]/Q} .original_name {U3/data_packet[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[23]/QN} .original_name {U3/data_packet[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[24]} .original_name {{U3/data_packet[24]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[24]} .single_bit_orig_name {U3/data_packet[24]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[24]/Q} .original_name {U3/data_packet[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[24]/QN} .original_name {U3/data_packet[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[25]} .original_name {{U3/data_packet[25]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[25]} .single_bit_orig_name {U3/data_packet[25]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[25]/Q} .original_name {U3/data_packet[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[25]/QN} .original_name {U3/data_packet[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[26]} .original_name {{U3/data_packet[26]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[26]} .single_bit_orig_name {U3/data_packet[26]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[26]/Q} .original_name {U3/data_packet[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[26]/QN} .original_name {U3/data_packet[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[27]} .original_name {{U3/data_packet[27]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[27]} .single_bit_orig_name {U3/data_packet[27]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[27]/Q} .original_name {U3/data_packet[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[27]/QN} .original_name {U3/data_packet[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[28]} .original_name {{U3/data_packet[28]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[28]} .single_bit_orig_name {U3/data_packet[28]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[28]/Q} .original_name {U3/data_packet[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[28]/QN} .original_name {U3/data_packet[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[29]} .original_name {{U3/data_packet[29]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[29]} .single_bit_orig_name {U3/data_packet[29]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[29]/Q} .original_name {U3/data_packet[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[29]/QN} .original_name {U3/data_packet[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[30]} .original_name {{U3/data_packet[30]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[30]} .single_bit_orig_name {U3/data_packet[30]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[30]/Q} .original_name {U3/data_packet[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[30]/QN} .original_name {U3/data_packet[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[31]} .original_name {{U3/data_packet[31]}}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[31]} .single_bit_orig_name {U3/data_packet[31]}
set_db -quiet {inst:BRISC_top_no_io/U3_data_packet_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[31]/Q} .original_name {U3/data_packet[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_data_packet_reg[31]/QN} .original_name {U3/data_packet[31]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[0]} .original_name {{U3/mode[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[0]} .single_bit_orig_name {U3/mode[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_mode_reg[0]/Q} .original_name {U3/mode[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_mode_reg[0]/QN} .original_name {U3/mode[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[1]} .original_name {{U3/mode[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[1]} .single_bit_orig_name {U3/mode[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_mode_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_mode_reg[1]/Q} .original_name {U3/mode[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_mode_reg[1]/QN} .original_name {U3/mode[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[0]} .original_name {{U3/parity_check_addr[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[0]} .single_bit_orig_name {U3/parity_check_addr[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_addr_reg[0]/Q} .original_name {U3/parity_check_addr[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_addr_reg[0]/QN} .original_name {U3/parity_check_addr[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[1]} .original_name {{U3/parity_check_addr[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[1]} .single_bit_orig_name {U3/parity_check_addr[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_addr_reg[1]/Q} .original_name {U3/parity_check_addr[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_addr_reg[1]/QN} .original_name {U3/parity_check_addr[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[0]} .original_name {{U3/parity_check_data[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[0]} .single_bit_orig_name {U3/parity_check_data[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_data_reg[0]/Q} .original_name {U3/parity_check_data[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_data_reg[0]/QN} .original_name {U3/parity_check_data[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[1]} .original_name {{U3/parity_check_data[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[1]} .single_bit_orig_name {U3/parity_check_data[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_parity_check_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_data_reg[1]/Q} .original_name {U3/parity_check_data[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_parity_check_data_reg[1]/QN} .original_name {U3/parity_check_data[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[0]} .original_name {{U3/rx_data[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[0]} .single_bit_orig_name {U3/rx_data[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_rx_data_reg[0]/Q} .original_name {U3/rx_data[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_rx_data_reg[0]/QN} .original_name {U3/rx_data[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[1]} .original_name {{U3/rx_data[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[1]} .single_bit_orig_name {U3/rx_data[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_rx_data_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_rx_data_reg[1]/Q} .original_name {U3/rx_data[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_rx_data_reg[1]/QN} .original_name {U3/rx_data[1]/q}
set_db -quiet inst:BRISC_top_no_io/U3_s_active_reg .original_name U3/s_active
set_db -quiet inst:BRISC_top_no_io/U3_s_active_reg .orig_hdl_instantiated false
set_db -quiet inst:BRISC_top_no_io/U3_s_active_reg .single_bit_orig_name U3/s_active
set_db -quiet inst:BRISC_top_no_io/U3_s_active_reg .gint_phase_inversion false
set_db -quiet pin:BRISC_top_no_io/U3_s_active_reg/Q .original_name U3/s_active/q
set_db -quiet pin:BRISC_top_no_io/U3_s_active_reg/QN .original_name U3/s_active/q
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[0]} .original_name {{U3/target_addr[0]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[0]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[0]} .single_bit_orig_name {U3/target_addr[0]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[0]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[0]/Q} .original_name {U3/target_addr[0]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[0]/QN} .original_name {U3/target_addr[0]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[1]} .original_name {{U3/target_addr[1]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[1]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[1]} .single_bit_orig_name {U3/target_addr[1]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[1]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[1]/Q} .original_name {U3/target_addr[1]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[1]/QN} .original_name {U3/target_addr[1]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[2]} .original_name {{U3/target_addr[2]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[2]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[2]} .single_bit_orig_name {U3/target_addr[2]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[2]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[2]/Q} .original_name {U3/target_addr[2]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[2]/QN} .original_name {U3/target_addr[2]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[3]} .original_name {{U3/target_addr[3]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[3]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[3]} .single_bit_orig_name {U3/target_addr[3]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[3]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[3]/Q} .original_name {U3/target_addr[3]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[3]/QN} .original_name {U3/target_addr[3]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[4]} .original_name {{U3/target_addr[4]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[4]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[4]} .single_bit_orig_name {U3/target_addr[4]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[4]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[4]/Q} .original_name {U3/target_addr[4]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[4]/QN} .original_name {U3/target_addr[4]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[5]} .original_name {{U3/target_addr[5]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[5]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[5]} .single_bit_orig_name {U3/target_addr[5]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[5]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[5]/Q} .original_name {U3/target_addr[5]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[5]/QN} .original_name {U3/target_addr[5]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[6]} .original_name {{U3/target_addr[6]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[6]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[6]} .single_bit_orig_name {U3/target_addr[6]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[6]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[6]/Q} .original_name {U3/target_addr[6]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[6]/QN} .original_name {U3/target_addr[6]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[7]} .original_name {{U3/target_addr[7]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[7]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[7]} .single_bit_orig_name {U3/target_addr[7]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[7]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[7]/Q} .original_name {U3/target_addr[7]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[7]/QN} .original_name {U3/target_addr[7]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[8]} .original_name {{U3/target_addr[8]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[8]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[8]} .single_bit_orig_name {U3/target_addr[8]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[8]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[8]/Q} .original_name {U3/target_addr[8]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[8]/QN} .original_name {U3/target_addr[8]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[9]} .original_name {{U3/target_addr[9]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[9]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[9]} .single_bit_orig_name {U3/target_addr[9]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[9]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[9]/Q} .original_name {U3/target_addr[9]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[9]/QN} .original_name {U3/target_addr[9]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[10]} .original_name {{U3/target_addr[10]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[10]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[10]} .single_bit_orig_name {U3/target_addr[10]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[10]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[10]/Q} .original_name {U3/target_addr[10]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[10]/QN} .original_name {U3/target_addr[10]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[11]} .original_name {{U3/target_addr[11]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[11]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[11]} .single_bit_orig_name {U3/target_addr[11]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[11]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[11]/Q} .original_name {U3/target_addr[11]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[11]/QN} .original_name {U3/target_addr[11]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[12]} .original_name {{U3/target_addr[12]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[12]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[12]} .single_bit_orig_name {U3/target_addr[12]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[12]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[12]/Q} .original_name {U3/target_addr[12]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[12]/QN} .original_name {U3/target_addr[12]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[13]} .original_name {{U3/target_addr[13]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[13]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[13]} .single_bit_orig_name {U3/target_addr[13]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[13]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[13]/Q} .original_name {U3/target_addr[13]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[13]/QN} .original_name {U3/target_addr[13]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[14]} .original_name {{U3/target_addr[14]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[14]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[14]} .single_bit_orig_name {U3/target_addr[14]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[14]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[14]/Q} .original_name {U3/target_addr[14]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[14]/QN} .original_name {U3/target_addr[14]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[15]} .original_name {{U3/target_addr[15]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[15]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[15]} .single_bit_orig_name {U3/target_addr[15]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[15]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[15]/Q} .original_name {U3/target_addr[15]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[15]/QN} .original_name {U3/target_addr[15]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[16]} .original_name {{U3/target_addr[16]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[16]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[16]} .single_bit_orig_name {U3/target_addr[16]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[16]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[16]/Q} .original_name {U3/target_addr[16]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[16]/QN} .original_name {U3/target_addr[16]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[17]} .original_name {{U3/target_addr[17]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[17]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[17]} .single_bit_orig_name {U3/target_addr[17]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[17]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[17]/Q} .original_name {U3/target_addr[17]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[17]/QN} .original_name {U3/target_addr[17]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[18]} .original_name {{U3/target_addr[18]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[18]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[18]} .single_bit_orig_name {U3/target_addr[18]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[18]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[18]/Q} .original_name {U3/target_addr[18]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[18]/QN} .original_name {U3/target_addr[18]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[19]} .original_name {{U3/target_addr[19]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[19]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[19]} .single_bit_orig_name {U3/target_addr[19]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[19]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[19]/Q} .original_name {U3/target_addr[19]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[19]/QN} .original_name {U3/target_addr[19]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[20]} .original_name {{U3/target_addr[20]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[20]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[20]} .single_bit_orig_name {U3/target_addr[20]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[20]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[20]/Q} .original_name {U3/target_addr[20]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[20]/QN} .original_name {U3/target_addr[20]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[21]} .original_name {{U3/target_addr[21]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[21]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[21]} .single_bit_orig_name {U3/target_addr[21]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[21]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[21]/Q} .original_name {U3/target_addr[21]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[21]/QN} .original_name {U3/target_addr[21]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[22]} .original_name {{U3/target_addr[22]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[22]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[22]} .single_bit_orig_name {U3/target_addr[22]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[22]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[22]/Q} .original_name {U3/target_addr[22]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[22]/QN} .original_name {U3/target_addr[22]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[23]} .original_name {{U3/target_addr[23]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[23]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[23]} .single_bit_orig_name {U3/target_addr[23]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[23]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[23]/Q} .original_name {U3/target_addr[23]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[23]/QN} .original_name {U3/target_addr[23]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[24]} .original_name {{U3/target_addr[24]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[24]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[24]} .single_bit_orig_name {U3/target_addr[24]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[24]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[24]/Q} .original_name {U3/target_addr[24]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[24]/QN} .original_name {U3/target_addr[24]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[25]} .original_name {{U3/target_addr[25]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[25]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[25]} .single_bit_orig_name {U3/target_addr[25]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[25]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[25]/Q} .original_name {U3/target_addr[25]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[25]/QN} .original_name {U3/target_addr[25]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[26]} .original_name {{U3/target_addr[26]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[26]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[26]} .single_bit_orig_name {U3/target_addr[26]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[26]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[26]/Q} .original_name {U3/target_addr[26]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[26]/QN} .original_name {U3/target_addr[26]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[27]} .original_name {{U3/target_addr[27]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[27]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[27]} .single_bit_orig_name {U3/target_addr[27]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[27]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[27]/Q} .original_name {U3/target_addr[27]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[27]/QN} .original_name {U3/target_addr[27]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[28]} .original_name {{U3/target_addr[28]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[28]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[28]} .single_bit_orig_name {U3/target_addr[28]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[28]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[28]/Q} .original_name {U3/target_addr[28]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[28]/QN} .original_name {U3/target_addr[28]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[29]} .original_name {{U3/target_addr[29]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[29]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[29]} .single_bit_orig_name {U3/target_addr[29]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[29]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[29]/Q} .original_name {U3/target_addr[29]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[29]/QN} .original_name {U3/target_addr[29]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[30]} .original_name {{U3/target_addr[30]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[30]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[30]} .single_bit_orig_name {U3/target_addr[30]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[30]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[30]/Q} .original_name {U3/target_addr[30]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[30]/QN} .original_name {U3/target_addr[30]/q}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[31]} .original_name {{U3/target_addr[31]}}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[31]} .orig_hdl_instantiated false
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[31]} .single_bit_orig_name {U3/target_addr[31]}
set_db -quiet {inst:BRISC_top_no_io/U3_target_addr_reg[31]} .gint_phase_inversion false
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[31]/Q} .original_name {U3/target_addr[31]/q}
set_db -quiet {pin:BRISC_top_no_io/U3_target_addr_reg[31]/QN} .original_name {U3/target_addr[31]/q}
set_db -quiet inst:BRISC_top_no_io/U3_we_reg_reg .original_name U3/we_reg
set_db -quiet inst:BRISC_top_no_io/U3_we_reg_reg .orig_hdl_instantiated false
set_db -quiet inst:BRISC_top_no_io/U3_we_reg_reg .single_bit_orig_name U3/we_reg
set_db -quiet inst:BRISC_top_no_io/U3_we_reg_reg .gint_phase_inversion false
set_db -quiet pin:BRISC_top_no_io/U3_we_reg_reg/Q .original_name U3/we_reg/q
set_db -quiet pin:BRISC_top_no_io/U3_we_reg_reg/QN .original_name U3/we_reg/q
set_db -quiet inst:BRISC_top_no_io/g88982 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/g89093 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/g89366 .seq_dup_name_count 1
set_db -quiet inst:BRISC_top_no_io/g89501 .seq_dup_name_count 1
# BEGIN PMBIST SECTION
# END PMBIST SECTION
set_db -quiet source_verbose true
#############################################################
#####   FLOW WRITE   ########################################
##
## Written by Genus(TM) Synthesis Solution version 21.19-s055_1
## flowkit v21.12-s019_1
## Written on 03:20:34 02-Jan 2025
#############################################################
#####   Flow Definitions   ##################################

#############################################################
#####   Step Definitions   ##################################


#############################################################
#####   Attribute Definitions   #############################

if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}


#############################################################
#####   Flow History   ######################################

if {[is_attribute flow_user_templates -obj_type root]} {set_db flow_user_templates {}}
if {[is_attribute flow_plugin_steps -obj_type root]} {set_db flow_plugin_steps {}}
if {[is_attribute flow_template_type -obj_type root]} {set_db flow_template_type {}}
if {[is_attribute flow_template_tools -obj_type root]} {set_db flow_template_tools {}}
if {[is_attribute flow_template_version -obj_type root]} {set_db flow_template_version {}}
if {[is_attribute flow_template_feature_definition -obj_type root]} {set_db flow_template_feature_definition {}}
if {[is_attribute flow_remark -obj_type root]} {set_db flow_remark {}}
if {[is_attribute flow_features -obj_type root]} {set_db flow_features {}}
if {[is_attribute flow_feature_values -obj_type root]} {set_db flow_feature_values {}}
if {[is_attribute flow_write_db_args -obj_type root]} {set_db flow_write_db_args {}}
if {[is_attribute flow_write_db_sdc -obj_type root]} {set_db flow_write_db_sdc true}
if {[is_attribute flow_write_db_common -obj_type root]} {set_db flow_write_db_common false}
if {[is_attribute flow_post_db_overwrite -obj_type root]} {set_db flow_post_db_overwrite {}}
if {[is_attribute flow_step_order -obj_type root]} {set_db flow_step_order {}}
if {[is_attribute flow_step_begin_tcl -obj_type root]} {set_db flow_step_begin_tcl {}}
if {[is_attribute flow_step_end_tcl -obj_type root]} {set_db flow_step_end_tcl {}}
if {[is_attribute flow_step_last -obj_type root]} {set_db flow_step_last {}}
if {[is_attribute flow_step_current -obj_type root]} {set_db flow_step_current {}}
if {[is_attribute flow_step_canonical_current -obj_type root]} {set_db flow_step_canonical_current {}}
if {[is_attribute flow_step_next -obj_type root]} {set_db flow_step_next {}}
if {[is_attribute flow_working_directory -obj_type root]} {set_db flow_working_directory .}
if {[is_attribute flow_branch -obj_type root]} {set_db flow_branch {}}
if {[is_attribute flow_caller_data -obj_type root]} {set_db flow_caller_data {}}
if {[is_attribute flow_metrics_snapshot_uuid -obj_type root]} {set_db flow_metrics_snapshot_uuid 6e070487-785f-4535-aac2-8ddf0618d29b}
if {[is_attribute flow_starting_db -obj_type root]} {set_db flow_starting_db {}}
if {[is_attribute flow_db_directory -obj_type root]} {set_db flow_db_directory dbs}
if {[is_attribute flow_report_directory -obj_type root]} {set_db flow_report_directory reports}
if {[is_attribute flow_log_directory -obj_type root]} {set_db flow_log_directory logs}
if {[is_attribute flow_mail_to -obj_type root]} {set_db flow_mail_to {}}
if {[is_attribute flow_exit_when_done -obj_type root]} {set_db flow_exit_when_done false}
if {[is_attribute flow_mail_on_error -obj_type root]} {set_db flow_mail_on_error false}
if {[is_attribute flow_summary_tcl -obj_type root]} {set_db flow_summary_tcl {}}
if {[is_attribute flow_history -obj_type root]} {set_db flow_history {}}
if {[is_attribute flow_step_last_status -obj_type root]} {set_db flow_step_last_status not_run}
if {[is_attribute flow_step_last_msg -obj_type root]} {set_db flow_step_last_msg {}}
if {[is_attribute flow_run_tag -obj_type root]} {set_db flow_run_tag {}}
if {[is_attribute flow_current_cache -obj_type root]} {set_db flow_current_cache {}}
if {[is_attribute flow_step_order_cache -obj_type root]} {set_db flow_step_order_cache {}}
if {[is_attribute flow_step_results_cache -obj_type root]} {set_db flow_step_results_cache {}}
if {[is_attribute flow_metadata -obj_type root]} {set_db flow_metadata {}}
if {[is_attribute flow_execute_in_global -obj_type root]} {set_db flow_execute_in_global true}
if {[is_attribute flow_overwrite_db -obj_type root]} {set_db flow_overwrite_db false}
if {[is_attribute flow_print_run_information -obj_type root]} {set_db flow_print_run_information false}
if {[is_attribute flow_verbose -obj_type root]} {set_db flow_verbose true}
if {[is_attribute flow_print_run_information_full -obj_type root]} {set_db flow_print_run_information_full false}
if {[is_attribute flow_header_tcl -obj_type root]} {set_db flow_header_tcl {}}
if {[is_attribute flow_footer_tcl -obj_type root]} {set_db flow_footer_tcl {}}
if {[is_attribute flow_init_header_tcl -obj_type root]} {set_db flow_init_header_tcl {}}
if {[is_attribute flow_init_footer_tcl -obj_type root]} {set_db flow_init_footer_tcl {}}
if {[is_attribute flow_edit_start_steps -obj_type root]} {set_db flow_edit_start_steps {}}
if {[is_attribute flow_edit_end_steps -obj_type root]} {set_db flow_edit_end_steps {}}
if {[is_attribute flow_step_last_number -obj_type root]} {set_db flow_step_last_number 0}
if {[is_attribute flow_autoload_applets -obj_type root]} {set_db flow_autoload_applets false}
if {[is_attribute flow_autoload_dir -obj_type root]} {set_db flow_autoload_dir error}
if {[is_attribute flow_skip_auto_db_save -obj_type root]} {set_db flow_skip_auto_db_save true}
if {[is_attribute flow_skip_auto_generate_metrics -obj_type root]} {set_db flow_skip_auto_generate_metrics false}
if {[is_attribute flow_top -obj_type root]} {set_db flow_top {}}
if {[is_attribute flow_hier_path -obj_type root]} {set_db flow_hier_path {}}
if {[is_attribute flow_schedule -obj_type root]} {set_db flow_schedule {}}
if {[is_attribute flow_step_check_tcl -obj_type root]} {set_db flow_step_check_tcl {}}
if {[is_attribute flow_script -obj_type root]} {set_db flow_script {}}
if {[is_attribute flow_yaml_script -obj_type root]} {set_db flow_yaml_script {}}
if {[is_attribute flow_cla_enabled_features -obj_type root]} {set_db flow_cla_enabled_features {}}
if {[is_attribute flow_cla_inject_tcl -obj_type root]} {set_db flow_cla_inject_tcl {}}
if {[is_attribute flow_error_message -obj_type root]} {set_db flow_error_message {}}
if {[is_attribute flow_error_errorinfo -obj_type root]} {set_db flow_error_errorinfo {}}
if {[is_attribute flow_exclude_time_for_init_flow -obj_type root]} {set_db flow_exclude_time_for_init_flow false}
if {[is_attribute flow_error_write_db -obj_type root]} {set_db flow_error_write_db true}
if {[is_attribute flow_advanced_metric_isolation -obj_type root]} {set_db flow_advanced_metric_isolation flow}
if {[is_attribute flow_yaml_root -obj_type root]} {set_db flow_yaml_root {}}
if {[is_attribute flow_yaml_root_dir -obj_type root]} {set_db flow_yaml_root_dir {}}
if {[is_attribute flow_setup_config -obj_type root]} {set_db flow_setup_config {HUDDLE {!!map {}}}}

#############################################################
#####   User Defined Attributes   ###########################

