# MIPSProcessor
MIPS ISA built in VHDL

Single-Cycle (non-pipelined) version of the MIPS processor that supports the following subset, i.e., 16 instructions, of MIPS ISA:
- 9 Arithmetic/Logical instructions: add, sub, and, or, nor, slt, addi, ori, lui
- 2 Memory reference: lw, sw
- 5 Control transfer: beq, bne, j, jal, jr
