/**
 * \file IfxCanxl_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_CANXL/V0.2.2.1.3
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Canxl_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Canxl_Registers
 * 
 */
#ifndef IFXCANXL_BF_H
#define IFXCANXL_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Canxl_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_CANXL_ID_Bits.MOD_REV */
#define IFX_CANXL_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_CANXL_ID_Bits.MOD_REV */
#define IFX_CANXL_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_ID_Bits.MOD_REV */
#define IFX_CANXL_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_CANXL_ID_Bits.MOD_TYPE */
#define IFX_CANXL_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_CANXL_ID_Bits.MOD_TYPE */
#define IFX_CANXL_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_ID_Bits.MOD_TYPE */
#define IFX_CANXL_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_CANXL_ID_Bits.MOD_NUM */
#define IFX_CANXL_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_CANXL_ID_Bits.MOD_NUM */
#define IFX_CANXL_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_ID_Bits.MOD_NUM */
#define IFX_CANXL_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_CANXL_OCS_Bits.TGS */
#define IFX_CANXL_OCS_TGS_LEN (2u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.TGS */
#define IFX_CANXL_OCS_TGS_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_OCS_Bits.TGS */
#define IFX_CANXL_OCS_TGS_OFF (0u)

/** \brief Length for Ifx_CANXL_OCS_Bits.TGB */
#define IFX_CANXL_OCS_TGB_LEN (1u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.TGB */
#define IFX_CANXL_OCS_TGB_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_OCS_Bits.TGB */
#define IFX_CANXL_OCS_TGB_OFF (2u)

/** \brief Length for Ifx_CANXL_OCS_Bits.TG_P */
#define IFX_CANXL_OCS_TG_P_LEN (1u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.TG_P */
#define IFX_CANXL_OCS_TG_P_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_OCS_Bits.TG_P */
#define IFX_CANXL_OCS_TG_P_OFF (3u)

/** \brief Length for Ifx_CANXL_OCS_Bits.SUS */
#define IFX_CANXL_OCS_SUS_LEN (4u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.SUS */
#define IFX_CANXL_OCS_SUS_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_OCS_Bits.SUS */
#define IFX_CANXL_OCS_SUS_OFF (24u)

/** \brief Length for Ifx_CANXL_OCS_Bits.SUS_P */
#define IFX_CANXL_OCS_SUS_P_LEN (1u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.SUS_P */
#define IFX_CANXL_OCS_SUS_P_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_OCS_Bits.SUS_P */
#define IFX_CANXL_OCS_SUS_P_OFF (28u)

/** \brief Length for Ifx_CANXL_OCS_Bits.SUSSTA */
#define IFX_CANXL_OCS_SUSSTA_LEN (1u)

/** \brief Mask for Ifx_CANXL_OCS_Bits.SUSSTA */
#define IFX_CANXL_OCS_SUSSTA_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_OCS_Bits.SUSSTA */
#define IFX_CANXL_OCS_SUSSTA_OFF (29u)

/** \brief Length for Ifx_CANXL_MODULE_CLC_Bits.DISR */
#define IFX_CANXL_MODULE_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_CLC_Bits.DISR */
#define IFX_CANXL_MODULE_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_CLC_Bits.DISR */
#define IFX_CANXL_MODULE_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_CANXL_MODULE_CLC_Bits.DISS */
#define IFX_CANXL_MODULE_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_CLC_Bits.DISS */
#define IFX_CANXL_MODULE_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_CLC_Bits.DISS */
#define IFX_CANXL_MODULE_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_CANXL_MODULE_CLC_Bits.EDIS */
#define IFX_CANXL_MODULE_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_CLC_Bits.EDIS */
#define IFX_CANXL_MODULE_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_CLC_Bits.EDIS */
#define IFX_CANXL_MODULE_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_MODULE_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_MODULE_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_MODULE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_MODULE_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_MODULE_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_MODULE_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_CANXL_MODULE_RST_STAT_Bits.KRST */
#define IFX_CANXL_MODULE_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_STAT_Bits.KRST */
#define IFX_CANXL_MODULE_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_STAT_Bits.KRST */
#define IFX_CANXL_MODULE_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_MODULE_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_MODULE_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_MODULE_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_MODULE_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_MODULE_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_MODULE_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_MODULE_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_MODULE_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_MODULE_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_MODULE_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_MODULE_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_MODULE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_MODULE_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN00 */
#define IFX_CANXL_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN00 */
#define IFX_CANXL_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN00 */
#define IFX_CANXL_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN01 */
#define IFX_CANXL_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN01 */
#define IFX_CANXL_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN01 */
#define IFX_CANXL_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN02 */
#define IFX_CANXL_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN02 */
#define IFX_CANXL_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN02 */
#define IFX_CANXL_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN03 */
#define IFX_CANXL_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN03 */
#define IFX_CANXL_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN03 */
#define IFX_CANXL_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN04 */
#define IFX_CANXL_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN04 */
#define IFX_CANXL_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN04 */
#define IFX_CANXL_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN05 */
#define IFX_CANXL_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN05 */
#define IFX_CANXL_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN05 */
#define IFX_CANXL_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN06 */
#define IFX_CANXL_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN06 */
#define IFX_CANXL_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN06 */
#define IFX_CANXL_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN07 */
#define IFX_CANXL_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN07 */
#define IFX_CANXL_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN07 */
#define IFX_CANXL_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN08 */
#define IFX_CANXL_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN08 */
#define IFX_CANXL_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN08 */
#define IFX_CANXL_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN09 */
#define IFX_CANXL_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN09 */
#define IFX_CANXL_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN09 */
#define IFX_CANXL_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN10 */
#define IFX_CANXL_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN10 */
#define IFX_CANXL_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN10 */
#define IFX_CANXL_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN11 */
#define IFX_CANXL_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN11 */
#define IFX_CANXL_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN11 */
#define IFX_CANXL_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN12 */
#define IFX_CANXL_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN12 */
#define IFX_CANXL_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN12 */
#define IFX_CANXL_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN13 */
#define IFX_CANXL_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN13 */
#define IFX_CANXL_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN13 */
#define IFX_CANXL_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN14 */
#define IFX_CANXL_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN14 */
#define IFX_CANXL_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN14 */
#define IFX_CANXL_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN15 */
#define IFX_CANXL_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN15 */
#define IFX_CANXL_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN15 */
#define IFX_CANXL_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN16 */
#define IFX_CANXL_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN16 */
#define IFX_CANXL_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN16 */
#define IFX_CANXL_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN17 */
#define IFX_CANXL_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN17 */
#define IFX_CANXL_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN17 */
#define IFX_CANXL_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN18 */
#define IFX_CANXL_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN18 */
#define IFX_CANXL_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN18 */
#define IFX_CANXL_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN19 */
#define IFX_CANXL_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN19 */
#define IFX_CANXL_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN19 */
#define IFX_CANXL_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN20 */
#define IFX_CANXL_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN20 */
#define IFX_CANXL_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN20 */
#define IFX_CANXL_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN21 */
#define IFX_CANXL_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN21 */
#define IFX_CANXL_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN21 */
#define IFX_CANXL_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN22 */
#define IFX_CANXL_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN22 */
#define IFX_CANXL_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN22 */
#define IFX_CANXL_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN23 */
#define IFX_CANXL_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN23 */
#define IFX_CANXL_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN23 */
#define IFX_CANXL_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN24 */
#define IFX_CANXL_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN24 */
#define IFX_CANXL_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN24 */
#define IFX_CANXL_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN25 */
#define IFX_CANXL_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN25 */
#define IFX_CANXL_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN25 */
#define IFX_CANXL_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN26 */
#define IFX_CANXL_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN26 */
#define IFX_CANXL_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN26 */
#define IFX_CANXL_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN27 */
#define IFX_CANXL_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN27 */
#define IFX_CANXL_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN27 */
#define IFX_CANXL_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN28 */
#define IFX_CANXL_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN28 */
#define IFX_CANXL_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN28 */
#define IFX_CANXL_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN29 */
#define IFX_CANXL_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN29 */
#define IFX_CANXL_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN29 */
#define IFX_CANXL_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN30 */
#define IFX_CANXL_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN30 */
#define IFX_CANXL_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN30 */
#define IFX_CANXL_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_CANXL_ACCEN_WRA_Bits.EN31 */
#define IFX_CANXL_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRA_Bits.EN31 */
#define IFX_CANXL_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRA_Bits.EN31 */
#define IFX_CANXL_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN00 */
#define IFX_CANXL_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN00 */
#define IFX_CANXL_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN00 */
#define IFX_CANXL_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN01 */
#define IFX_CANXL_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN01 */
#define IFX_CANXL_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN01 */
#define IFX_CANXL_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN02 */
#define IFX_CANXL_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN02 */
#define IFX_CANXL_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN02 */
#define IFX_CANXL_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN03 */
#define IFX_CANXL_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN03 */
#define IFX_CANXL_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN03 */
#define IFX_CANXL_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN04 */
#define IFX_CANXL_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN04 */
#define IFX_CANXL_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN04 */
#define IFX_CANXL_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN05 */
#define IFX_CANXL_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN05 */
#define IFX_CANXL_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN05 */
#define IFX_CANXL_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN06 */
#define IFX_CANXL_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN06 */
#define IFX_CANXL_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN06 */
#define IFX_CANXL_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN07 */
#define IFX_CANXL_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN07 */
#define IFX_CANXL_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN07 */
#define IFX_CANXL_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN08 */
#define IFX_CANXL_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN08 */
#define IFX_CANXL_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN08 */
#define IFX_CANXL_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN09 */
#define IFX_CANXL_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN09 */
#define IFX_CANXL_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN09 */
#define IFX_CANXL_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN10 */
#define IFX_CANXL_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN10 */
#define IFX_CANXL_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN10 */
#define IFX_CANXL_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN11 */
#define IFX_CANXL_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN11 */
#define IFX_CANXL_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN11 */
#define IFX_CANXL_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN12 */
#define IFX_CANXL_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN12 */
#define IFX_CANXL_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN12 */
#define IFX_CANXL_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN13 */
#define IFX_CANXL_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN13 */
#define IFX_CANXL_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN13 */
#define IFX_CANXL_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN14 */
#define IFX_CANXL_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN14 */
#define IFX_CANXL_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN14 */
#define IFX_CANXL_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN15 */
#define IFX_CANXL_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN15 */
#define IFX_CANXL_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN15 */
#define IFX_CANXL_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN16 */
#define IFX_CANXL_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN16 */
#define IFX_CANXL_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN16 */
#define IFX_CANXL_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN17 */
#define IFX_CANXL_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN17 */
#define IFX_CANXL_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN17 */
#define IFX_CANXL_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN18 */
#define IFX_CANXL_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN18 */
#define IFX_CANXL_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN18 */
#define IFX_CANXL_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN19 */
#define IFX_CANXL_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN19 */
#define IFX_CANXL_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN19 */
#define IFX_CANXL_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN20 */
#define IFX_CANXL_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN20 */
#define IFX_CANXL_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN20 */
#define IFX_CANXL_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN21 */
#define IFX_CANXL_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN21 */
#define IFX_CANXL_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN21 */
#define IFX_CANXL_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN22 */
#define IFX_CANXL_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN22 */
#define IFX_CANXL_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN22 */
#define IFX_CANXL_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN23 */
#define IFX_CANXL_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN23 */
#define IFX_CANXL_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN23 */
#define IFX_CANXL_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN24 */
#define IFX_CANXL_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN24 */
#define IFX_CANXL_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN24 */
#define IFX_CANXL_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN25 */
#define IFX_CANXL_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN25 */
#define IFX_CANXL_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN25 */
#define IFX_CANXL_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN26 */
#define IFX_CANXL_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN26 */
#define IFX_CANXL_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN26 */
#define IFX_CANXL_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN27 */
#define IFX_CANXL_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN27 */
#define IFX_CANXL_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN27 */
#define IFX_CANXL_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN28 */
#define IFX_CANXL_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN28 */
#define IFX_CANXL_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN28 */
#define IFX_CANXL_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN29 */
#define IFX_CANXL_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN29 */
#define IFX_CANXL_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN29 */
#define IFX_CANXL_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN30 */
#define IFX_CANXL_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN30 */
#define IFX_CANXL_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN30 */
#define IFX_CANXL_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_CANXL_ACCEN_RDA_Bits.EN31 */
#define IFX_CANXL_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDA_Bits.EN31 */
#define IFX_CANXL_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDA_Bits.EN31 */
#define IFX_CANXL_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_CANXL_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD00 */
#define IFX_CANXL_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD00 */
#define IFX_CANXL_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD00 */
#define IFX_CANXL_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD01 */
#define IFX_CANXL_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD01 */
#define IFX_CANXL_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD01 */
#define IFX_CANXL_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD02 */
#define IFX_CANXL_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD02 */
#define IFX_CANXL_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD02 */
#define IFX_CANXL_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD03 */
#define IFX_CANXL_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD03 */
#define IFX_CANXL_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD03 */
#define IFX_CANXL_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD04 */
#define IFX_CANXL_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD04 */
#define IFX_CANXL_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD04 */
#define IFX_CANXL_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD05 */
#define IFX_CANXL_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD05 */
#define IFX_CANXL_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD05 */
#define IFX_CANXL_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD06 */
#define IFX_CANXL_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD06 */
#define IFX_CANXL_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD06 */
#define IFX_CANXL_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.RD07 */
#define IFX_CANXL_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.RD07 */
#define IFX_CANXL_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.RD07 */
#define IFX_CANXL_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR00 */
#define IFX_CANXL_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR00 */
#define IFX_CANXL_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR00 */
#define IFX_CANXL_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR01 */
#define IFX_CANXL_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR01 */
#define IFX_CANXL_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR01 */
#define IFX_CANXL_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR02 */
#define IFX_CANXL_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR02 */
#define IFX_CANXL_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR02 */
#define IFX_CANXL_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR03 */
#define IFX_CANXL_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR03 */
#define IFX_CANXL_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR03 */
#define IFX_CANXL_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR04 */
#define IFX_CANXL_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR04 */
#define IFX_CANXL_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR04 */
#define IFX_CANXL_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR05 */
#define IFX_CANXL_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR05 */
#define IFX_CANXL_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR05 */
#define IFX_CANXL_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR06 */
#define IFX_CANXL_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR06 */
#define IFX_CANXL_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR06 */
#define IFX_CANXL_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_CANXL_ACCEN_VM_Bits.WR07 */
#define IFX_CANXL_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_VM_Bits.WR07 */
#define IFX_CANXL_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_VM_Bits.WR07 */
#define IFX_CANXL_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD00 */
#define IFX_CANXL_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD00 */
#define IFX_CANXL_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD00 */
#define IFX_CANXL_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD01 */
#define IFX_CANXL_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD01 */
#define IFX_CANXL_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD01 */
#define IFX_CANXL_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD02 */
#define IFX_CANXL_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD02 */
#define IFX_CANXL_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD02 */
#define IFX_CANXL_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD03 */
#define IFX_CANXL_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD03 */
#define IFX_CANXL_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD03 */
#define IFX_CANXL_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD04 */
#define IFX_CANXL_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD04 */
#define IFX_CANXL_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD04 */
#define IFX_CANXL_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD05 */
#define IFX_CANXL_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD05 */
#define IFX_CANXL_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD05 */
#define IFX_CANXL_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD06 */
#define IFX_CANXL_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD06 */
#define IFX_CANXL_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD06 */
#define IFX_CANXL_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.RD07 */
#define IFX_CANXL_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.RD07 */
#define IFX_CANXL_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.RD07 */
#define IFX_CANXL_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR00 */
#define IFX_CANXL_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR00 */
#define IFX_CANXL_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR00 */
#define IFX_CANXL_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR01 */
#define IFX_CANXL_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR01 */
#define IFX_CANXL_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR01 */
#define IFX_CANXL_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR02 */
#define IFX_CANXL_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR02 */
#define IFX_CANXL_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR02 */
#define IFX_CANXL_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR03 */
#define IFX_CANXL_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR03 */
#define IFX_CANXL_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR03 */
#define IFX_CANXL_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR04 */
#define IFX_CANXL_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR04 */
#define IFX_CANXL_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR04 */
#define IFX_CANXL_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR05 */
#define IFX_CANXL_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR05 */
#define IFX_CANXL_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR05 */
#define IFX_CANXL_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR06 */
#define IFX_CANXL_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR06 */
#define IFX_CANXL_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR06 */
#define IFX_CANXL_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_CANXL_ACCEN_PRS_Bits.WR07 */
#define IFX_CANXL_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_CANXL_ACCEN_PRS_Bits.WR07 */
#define IFX_CANXL_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_ACCEN_PRS_Bits.WR07 */
#define IFX_CANXL_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_CANXL_PROT_Bits.STATE */
#define IFX_CANXL_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.STATE */
#define IFX_CANXL_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.STATE */
#define IFX_CANXL_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_CANXL_PROT_Bits.SWEN */
#define IFX_CANXL_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.SWEN */
#define IFX_CANXL_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.SWEN */
#define IFX_CANXL_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_CANXL_PROT_Bits.VM */
#define IFX_CANXL_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.VM */
#define IFX_CANXL_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.VM */
#define IFX_CANXL_PROT_VM_OFF (16u)

/** \brief Length for Ifx_CANXL_PROT_Bits.VMEN */
#define IFX_CANXL_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.VMEN */
#define IFX_CANXL_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.VMEN */
#define IFX_CANXL_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_CANXL_PROT_Bits.PRS */
#define IFX_CANXL_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.PRS */
#define IFX_CANXL_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.PRS */
#define IFX_CANXL_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_CANXL_PROT_Bits.PRSEN */
#define IFX_CANXL_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.PRSEN */
#define IFX_CANXL_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.PRSEN */
#define IFX_CANXL_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_CANXL_PROT_Bits.TAGID */
#define IFX_CANXL_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.TAGID */
#define IFX_CANXL_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_CANXL_PROT_Bits.TAGID */
#define IFX_CANXL_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_CANXL_PROT_Bits.ODEF */
#define IFX_CANXL_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.ODEF */
#define IFX_CANXL_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.ODEF */
#define IFX_CANXL_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_CANXL_PROT_Bits.OWEN */
#define IFX_CANXL_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_PROT_Bits.OWEN */
#define IFX_CANXL_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_PROT_Bits.OWEN */
#define IFX_CANXL_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N0_CC */
#define IFX_CANXL_CLKEN_N0_CC_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N0_CC */
#define IFX_CANXL_CLKEN_N0_CC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N0_CC */
#define IFX_CANXL_CLKEN_N0_CC_OFF (0u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N1_CC */
#define IFX_CANXL_CLKEN_N1_CC_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N1_CC */
#define IFX_CANXL_CLKEN_N1_CC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N1_CC */
#define IFX_CANXL_CLKEN_N1_CC_OFF (1u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N2_CC */
#define IFX_CANXL_CLKEN_N2_CC_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N2_CC */
#define IFX_CANXL_CLKEN_N2_CC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N2_CC */
#define IFX_CANXL_CLKEN_N2_CC_OFF (2u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N3_CC */
#define IFX_CANXL_CLKEN_N3_CC_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N3_CC */
#define IFX_CANXL_CLKEN_N3_CC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N3_CC */
#define IFX_CANXL_CLKEN_N3_CC_OFF (3u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N0_CCS */
#define IFX_CANXL_CLKEN_N0_CCS_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N0_CCS */
#define IFX_CANXL_CLKEN_N0_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N0_CCS */
#define IFX_CANXL_CLKEN_N0_CCS_OFF (16u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N1_CCS */
#define IFX_CANXL_CLKEN_N1_CCS_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N1_CCS */
#define IFX_CANXL_CLKEN_N1_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N1_CCS */
#define IFX_CANXL_CLKEN_N1_CCS_OFF (17u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N2_CCS */
#define IFX_CANXL_CLKEN_N2_CCS_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N2_CCS */
#define IFX_CANXL_CLKEN_N2_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N2_CCS */
#define IFX_CANXL_CLKEN_N2_CCS_OFF (18u)

/** \brief Length for Ifx_CANXL_CLKEN_Bits.N3_CCS */
#define IFX_CANXL_CLKEN_N3_CCS_LEN (1u)

/** \brief Mask for Ifx_CANXL_CLKEN_Bits.N3_CCS */
#define IFX_CANXL_CLKEN_N3_CCS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_CLKEN_Bits.N3_CCS */
#define IFX_CANXL_CLKEN_N3_CCS_OFF (19u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLA_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_CANXL_NODE_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLB_Bits.KRST */
#define IFX_CANXL_NODE_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_NODE_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_NODE_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_CTRLB_Bits.STATCLR */
#define IFX_CANXL_NODE_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_CANXL_NODE_RST_STAT_Bits.KRST */
#define IFX_CANXL_NODE_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_STAT_Bits.KRST */
#define IFX_CANXL_NODE_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_STAT_Bits.KRST */
#define IFX_CANXL_NODE_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_NODE_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_NODE_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_STAT_Bits.GRST0 */
#define IFX_CANXL_NODE_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_CANXL_NODE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_NODE_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_NODE_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_STAT_Bits.GRST1 */
#define IFX_CANXL_NODE_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_CANXL_NODE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_NODE_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_NODE_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_STAT_Bits.GRST2 */
#define IFX_CANXL_NODE_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_CANXL_NODE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_NODE_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_NODE_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_RST_STAT_Bits.GRST3 */
#define IFX_CANXL_NODE_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_CANXL_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNLA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CANXL_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNLA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CANXL_ACCEN_RGNLA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNLA_ADDR_OFF (6u)

/** \brief Length for Ifx_CANXL_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNUA_ADDR_LEN (26u)

/** \brief Mask for Ifx_CANXL_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNUA_ADDR_MSK (0x3ffffffu)

/** \brief Offset for Ifx_CANXL_ACCEN_RGNUA_Bits.ADDR */
#define IFX_CANXL_ACCEN_RGNUA_ADDR_OFF (6u)

/** \brief Length for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VM */
#define IFX_CANXL_NODE_VMPRSCONFIG_VM_LEN (3u)

/** \brief Mask for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VM */
#define IFX_CANXL_NODE_VMPRSCONFIG_VM_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VM */
#define IFX_CANXL_NODE_VMPRSCONFIG_VM_OFF (16u)

/** \brief Length for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VMEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_VMEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VMEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.VMEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_VMEN_OFF (19u)

/** \brief Length for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRS */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRS_LEN (3u)

/** \brief Mask for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRS */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRS_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRS */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRS_OFF (20u)

/** \brief Length for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRSEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRSEN_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRSEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_VMPRSCONFIG_Bits.PRSEN */
#define IFX_CANXL_NODE_VMPRSCONFIG_PRSEN_OFF (23u)

/** \brief Length for Ifx_CANXL_NODE_PORTCTRL_Bits.RXSEL */
#define IFX_CANXL_NODE_PORTCTRL_RXSEL_LEN (3u)

/** \brief Mask for Ifx_CANXL_NODE_PORTCTRL_Bits.RXSEL */
#define IFX_CANXL_NODE_PORTCTRL_RXSEL_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_NODE_PORTCTRL_Bits.RXSEL */
#define IFX_CANXL_NODE_PORTCTRL_RXSEL_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_TX_EVT_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_RAW_PRT_RX_EVT_OFF (1u)

/** \brief Length for Ifx_CANXL_NODE_MTI_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_RAW_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_RAW_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_RAW_MH_RX_FILTER_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_NODE_MTI_RAW_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_RAW_TS_CAPTURE_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_RAW_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_RAW_TS_CAPTURE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_RAW_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_RAW_TS_CAPTURE_OFF (3u)

/** \brief Length for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_TX_EVT_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_CLR_PRT_RX_EVT_OFF (1u)

/** \brief Length for Ifx_CANXL_NODE_MTI_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_CLR_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_CLR_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_CLR_MH_RX_FILTER_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_NODE_MTI_CLR_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_CLR_TS_CAPTURE_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_CLR_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_CLR_TS_CAPTURE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_CLR_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_CLR_TS_CAPTURE_OFF (3u)

/** \brief Length for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_TX_EVT_OFF (0u)

/** \brief Length for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_NODE_MTI_ENA_PRT_RX_EVT_OFF (1u)

/** \brief Length for Ifx_CANXL_NODE_MTI_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_ENA_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_ENA_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_NODE_MTI_ENA_MH_RX_FILTER_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_NODE_MTI_ENA_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_ENA_TS_CAPTURE_LEN (1u)

/** \brief Mask for Ifx_CANXL_NODE_MTI_ENA_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_ENA_TS_CAPTURE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_NODE_MTI_ENA_Bits.TS_CAPTURE */
#define IFX_CANXL_NODE_MTI_ENA_TS_CAPTURE_OFF (3u)

/** \brief Length for Ifx_CANXL_DEBUG_CTL_Bits.NODE_SEL */
#define IFX_CANXL_DEBUG_CTL_NODE_SEL_LEN (3u)

/** \brief Mask for Ifx_CANXL_DEBUG_CTL_Bits.NODE_SEL */
#define IFX_CANXL_DEBUG_CTL_NODE_SEL_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_DEBUG_CTL_Bits.NODE_SEL */
#define IFX_CANXL_DEBUG_CTL_NODE_SEL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TS_CTL_Bits.ENABLED */
#define IFX_CANXL_N_TS_CTL_ENABLED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TS_CTL_Bits.ENABLED */
#define IFX_CANXL_N_TS_CTL_ENABLED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TS_CTL_Bits.ENABLED */
#define IFX_CANXL_N_TS_CTL_ENABLED_OFF (31u)

/** \brief Length for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SRC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SRC_SEL_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SRC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SRC_SEL_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SRC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SRC_SEL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SYNC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SYNC_SEL_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SYNC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SYNC_SEL_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.SYNC_SEL */
#define IFX_CANXL_N_TS_CLOCK_CTL_SYNC_SEL_OFF (4u)

/** \brief Length for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.PRESCALER */
#define IFX_CANXL_N_TS_CLOCK_CTL_PRESCALER_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.PRESCALER */
#define IFX_CANXL_N_TS_CLOCK_CTL_PRESCALER_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_TS_CLOCK_CTL_Bits.PRESCALER */
#define IFX_CANXL_N_TS_CLOCK_CTL_PRESCALER_OFF (8u)

/** \brief Length for Ifx_CANXL_N_TS_CMD_Bits.TS_CLEAR */
#define IFX_CANXL_N_TS_CMD_TS_CLEAR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TS_CMD_Bits.TS_CLEAR */
#define IFX_CANXL_N_TS_CMD_TS_CLEAR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TS_CMD_Bits.TS_CLEAR */
#define IFX_CANXL_N_TS_CMD_TS_CLEAR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TS_CNT_LO_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_LO_VALUE_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TS_CNT_LO_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_LO_VALUE_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TS_CNT_LO_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_LO_VALUE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TS_CNT_HI_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_HI_VALUE_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TS_CNT_HI_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_HI_VALUE_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TS_CNT_HI_Bits.VALUE */
#define IFX_CANXL_N_TS_CNT_HI_VALUE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.DAY */
#define IFX_CANXL_N_VERSION_DAY_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.DAY */
#define IFX_CANXL_N_VERSION_DAY_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.DAY */
#define IFX_CANXL_N_VERSION_DAY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.MON */
#define IFX_CANXL_N_VERSION_MON_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.MON */
#define IFX_CANXL_N_VERSION_MON_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.MON */
#define IFX_CANXL_N_VERSION_MON_OFF (8u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.YEAR */
#define IFX_CANXL_N_VERSION_YEAR_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.YEAR */
#define IFX_CANXL_N_VERSION_YEAR_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.YEAR */
#define IFX_CANXL_N_VERSION_YEAR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.SUBSTEP */
#define IFX_CANXL_N_VERSION_SUBSTEP_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.SUBSTEP */
#define IFX_CANXL_N_VERSION_SUBSTEP_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.SUBSTEP */
#define IFX_CANXL_N_VERSION_SUBSTEP_OFF (20u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.STEP */
#define IFX_CANXL_N_VERSION_STEP_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.STEP */
#define IFX_CANXL_N_VERSION_STEP_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.STEP */
#define IFX_CANXL_N_VERSION_STEP_OFF (24u)

/** \brief Length for Ifx_CANXL_N_VERSION_Bits.REL */
#define IFX_CANXL_N_VERSION_REL_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_VERSION_Bits.REL */
#define IFX_CANXL_N_VERSION_REL_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_VERSION_Bits.REL */
#define IFX_CANXL_N_VERSION_REL_OFF (28u)

/** \brief Length for Ifx_CANXL_N_MH_CTRL_Bits.START */
#define IFX_CANXL_N_MH_CTRL_START_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_CTRL_Bits.START */
#define IFX_CANXL_N_MH_CTRL_START_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_CTRL_Bits.START */
#define IFX_CANXL_N_MH_CTRL_START_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_CFG_Bits.RX_CONT_DC */
#define IFX_CANXL_N_MH_CFG_RX_CONT_DC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_CFG_Bits.RX_CONT_DC */
#define IFX_CANXL_N_MH_CFG_RX_CONT_DC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_CFG_Bits.RX_CONT_DC */
#define IFX_CANXL_N_MH_CFG_RX_CONT_DC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_CFG_Bits.MAX_RETRANS */
#define IFX_CANXL_N_MH_CFG_MAX_RETRANS_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_MH_CFG_Bits.MAX_RETRANS */
#define IFX_CANXL_N_MH_CFG_MAX_RETRANS_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_MH_CFG_Bits.MAX_RETRANS */
#define IFX_CANXL_N_MH_CFG_MAX_RETRANS_OFF (8u)

/** \brief Length for Ifx_CANXL_N_MH_CFG_Bits.INST_NUM */
#define IFX_CANXL_N_MH_CFG_INST_NUM_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_MH_CFG_Bits.INST_NUM */
#define IFX_CANXL_N_MH_CFG_INST_NUM_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_MH_CFG_Bits.INST_NUM */
#define IFX_CANXL_N_MH_CFG_INST_NUM_OFF (16u)

/** \brief Length for Ifx_CANXL_N_MH_STS_Bits.BUSY */
#define IFX_CANXL_N_MH_STS_BUSY_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_STS_Bits.BUSY */
#define IFX_CANXL_N_MH_STS_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_STS_Bits.BUSY */
#define IFX_CANXL_N_MH_STS_BUSY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_STS_Bits.ENABLE */
#define IFX_CANXL_N_MH_STS_ENABLE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_STS_Bits.ENABLE */
#define IFX_CANXL_N_MH_STS_ENABLE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_STS_Bits.ENABLE */
#define IFX_CANXL_N_MH_STS_ENABLE_OFF (4u)

/** \brief Length for Ifx_CANXL_N_MH_STS_Bits.CLOCK_ACTIVE */
#define IFX_CANXL_N_MH_STS_CLOCK_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_STS_Bits.CLOCK_ACTIVE */
#define IFX_CANXL_N_MH_STS_CLOCK_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_STS_Bits.CLOCK_ACTIVE */
#define IFX_CANXL_N_MH_STS_CLOCK_ACTIVE_OFF (8u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CFG_Bits.DMA_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_DMA_TO_VAL_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CFG_Bits.DMA_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_DMA_TO_VAL_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CFG_Bits.DMA_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_DMA_TO_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CFG_Bits.MEM_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_MEM_TO_VAL_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CFG_Bits.MEM_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_MEM_TO_VAL_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CFG_Bits.MEM_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_MEM_TO_VAL_OFF (8u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRT_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_PRT_TO_VAL_LEN (14u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRT_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_PRT_TO_VAL_MSK (0x3fffu)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRT_TO_VAL */
#define IFX_CANXL_N_MH_SFTY_CFG_PRT_TO_VAL_OFF (16u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRESCALER */
#define IFX_CANXL_N_MH_SFTY_CFG_PRESCALER_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRESCALER */
#define IFX_CANXL_N_MH_SFTY_CFG_PRESCALER_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CFG_Bits.PRESCALER */
#define IFX_CANXL_N_MH_SFTY_CFG_PRESCALER_OFF (30u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DESC_CRC_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DESC_CRC_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DESC_CRC_EN_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DESC_CRC_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DESC_CRC_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DESC_CRC_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DESC_CRC_EN_OFF (1u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_PROT_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_PROT_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_PROT_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_PROT_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_PROT_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_PROT_EN_OFF (2u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DP_PARITY_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DP_PARITY_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_DP_PARITY_EN_OFF (3u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DP_PARITY_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DP_PARITY_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_DP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_DP_PARITY_EN_OFF (4u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_AP_PARITY_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_AP_PARITY_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.TX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_TX_AP_PARITY_EN_OFF (5u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_AP_PARITY_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_AP_PARITY_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.RX_AP_PARITY_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_RX_AP_PARITY_EN_OFF (6u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_CH_CHK_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_CH_CHK_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_CH_CHK_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_CH_CHK_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_CH_CHK_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_CH_CHK_EN_OFF (7u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_TO_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_TO_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.DMA_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_DMA_TO_EN_OFF (8u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_TO_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_TO_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.MEM_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_MEM_TO_EN_OFF (9u)

/** \brief Length for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.PRT_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_PRT_TO_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.PRT_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_PRT_TO_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MH_SFTY_CTRL_Bits.PRT_TO_EN */
#define IFX_CANXL_N_MH_SFTY_CTRL_PRT_TO_EN_OFF (10u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_MEM_ADD_Bits.BASE_ADDR */
#define IFX_CANXL_N_RX_FILTER_MEM_ADD_BASE_ADDR_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_MEM_ADD_Bits.BASE_ADDR */
#define IFX_CANXL_N_RX_FILTER_MEM_ADD_BASE_ADDR_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_MEM_ADD_Bits.BASE_ADDR */
#define IFX_CANXL_N_RX_FILTER_MEM_ADD_BASE_ADDR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.FQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_FQ_BASE_ADDR_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.FQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_FQ_BASE_ADDR_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.FQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_FQ_BASE_ADDR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.PQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_PQ_BASE_ADDR_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.PQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_PQ_BASE_ADDR_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_TX_DESC_MEM_ADD_Bits.PQ_BASE_ADDR */
#define IFX_CANXL_N_TX_DESC_MEM_ADD_PQ_BASE_ADDR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_AXI_ADD_EXT_Bits.VAL */
#define IFX_CANXL_N_AXI_ADD_EXT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_AXI_ADD_EXT_Bits.VAL */
#define IFX_CANXL_N_AXI_ADD_EXT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_AXI_ADD_EXT_Bits.VAL */
#define IFX_CANXL_N_AXI_ADD_EXT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_AXI_PARAMS_Bits.AR_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AR_MAX_PEND_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_PARAMS_Bits.AR_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AR_MAX_PEND_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_PARAMS_Bits.AR_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AR_MAX_PEND_OFF (0u)

/** \brief Length for Ifx_CANXL_N_AXI_PARAMS_Bits.AW_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AW_MAX_PEND_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_PARAMS_Bits.AW_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AW_MAX_PEND_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_PARAMS_Bits.AW_MAX_PEND */
#define IFX_CANXL_N_AXI_PARAMS_AW_MAX_PEND_OFF (4u)

/** \brief Length for Ifx_CANXL_N_MH_LOCK_Bits.ULK */
#define IFX_CANXL_N_MH_LOCK_ULK_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_MH_LOCK_Bits.ULK */
#define IFX_CANXL_N_MH_LOCK_ULK_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_MH_LOCK_Bits.ULK */
#define IFX_CANXL_N_MH_LOCK_ULK_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MH_LOCK_Bits.TMK */
#define IFX_CANXL_N_MH_LOCK_TMK_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_MH_LOCK_Bits.TMK */
#define IFX_CANXL_N_MH_LOCK_TMK_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_MH_LOCK_Bits.TMK */
#define IFX_CANXL_N_MH_LOCK_TMK_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_DESC_ADD_PT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_DESC_ADD_PT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_DESC_ADD_PT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_TX_STATISTICS_SUCC_LEN (12u)

/** \brief Mask for Ifx_CANXL_N_TX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_TX_STATISTICS_SUCC_MSK (0xfffu)

/** \brief Offset for Ifx_CANXL_N_TX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_TX_STATISTICS_SUCC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_TX_STATISTICS_UNSUCC_LEN (12u)

/** \brief Mask for Ifx_CANXL_N_TX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_TX_STATISTICS_UNSUCC_MSK (0xfffu)

/** \brief Offset for Ifx_CANXL_N_TX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_TX_STATISTICS_UNSUCC_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_FQ_STS0_BUSY_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_FQ_STS0_BUSY_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_FQ_STS0_BUSY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_TX_FQ_STS0_STOP_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_TX_FQ_STS0_STOP_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_TX_FQ_STS0_STOP_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_STS1_UNVALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_STS1_UNVALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_STS1_UNVALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_TX_FQ_STS1_ERROR_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_TX_FQ_STS1_ERROR_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_TX_FQ_STS1_ERROR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_FQ_CTRL0_START_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_FQ_CTRL0_START_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_FQ_CTRL0_START_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_FQ_CTRL1_ABORT_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_FQ_CTRL1_ABORT_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_FQ_CTRL1_ABORT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_FQ_CTRL2_ENABLE_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_FQ_CTRL2_ENABLE_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_FQ_CTRL2_ENABLE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_ADD_PT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_ADD_PT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_ADD_PT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_START_ADD_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_START_ADD_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_FQ_START_ADD_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_TX_FQ_SIZE_MAX_DESC_LEN (10u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_TX_FQ_SIZE_MAX_DESC_MSK (0x3ffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_TX_FQ_SIZE_MAX_DESC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_PQ_STS0_BUSY_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_PQ_STS0_BUSY_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_TX_PQ_STS0_BUSY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_STS1_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_STS1_SENT_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_STS1_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_STS1_SENT_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_STS1_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_STS1_SENT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_PQ_CTRL0_START_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_PQ_CTRL0_START_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_CTRL0_Bits.START */
#define IFX_CANXL_N_TX_PQ_CTRL0_START_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_PQ_CTRL1_ABORT_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_PQ_CTRL1_ABORT_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_TX_PQ_CTRL1_ABORT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_PQ_CTRL2_ENABLE_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_PQ_CTRL2_ENABLE_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_TX_PQ_CTRL2_ENABLE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_PQ_START_ADD_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_PQ_START_ADD_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_TX_PQ_START_ADD_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_DESC_ADD_PT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_RX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_DESC_ADD_PT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_RX_DESC_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_DESC_ADD_PT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_RX_STATISTICS_SUCC_LEN (12u)

/** \brief Mask for Ifx_CANXL_N_RX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_RX_STATISTICS_SUCC_MSK (0xfffu)

/** \brief Offset for Ifx_CANXL_N_RX_STATISTICS_Bits.SUCC */
#define IFX_CANXL_N_RX_STATISTICS_SUCC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_RX_STATISTICS_UNSUCC_LEN (12u)

/** \brief Mask for Ifx_CANXL_N_RX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_RX_STATISTICS_UNSUCC_MSK (0xfffu)

/** \brief Offset for Ifx_CANXL_N_RX_STATISTICS_Bits.UNSUCC */
#define IFX_CANXL_N_RX_STATISTICS_UNSUCC_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_RX_FQ_STS0_BUSY_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_RX_FQ_STS0_BUSY_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_STS0_Bits.BUSY */
#define IFX_CANXL_N_RX_FQ_STS0_BUSY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_RX_FQ_STS0_STOP_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_RX_FQ_STS0_STOP_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_STS0_Bits.STOP */
#define IFX_CANXL_N_RX_FQ_STS0_STOP_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_STS1_UNVALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_STS1_UNVALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_STS1_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_STS1_UNVALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_RX_FQ_STS1_ERROR_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_RX_FQ_STS1_ERROR_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_STS1_Bits.ERROR */
#define IFX_CANXL_N_RX_FQ_STS1_ERROR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_STS2_Bits.DC_FULL */
#define IFX_CANXL_N_RX_FQ_STS2_DC_FULL_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_STS2_Bits.DC_FULL */
#define IFX_CANXL_N_RX_FQ_STS2_DC_FULL_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_STS2_Bits.DC_FULL */
#define IFX_CANXL_N_RX_FQ_STS2_DC_FULL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_RX_FQ_CTRL0_START_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_RX_FQ_CTRL0_START_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_CTRL0_Bits.START */
#define IFX_CANXL_N_RX_FQ_CTRL0_START_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_RX_FQ_CTRL1_ABORT_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_RX_FQ_CTRL1_ABORT_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_CTRL1_Bits.ABORT */
#define IFX_CANXL_N_RX_FQ_CTRL1_ABORT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_RX_FQ_CTRL2_ENABLE_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_RX_FQ_CTRL2_ENABLE_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_CTRL2_Bits.ENABLE */
#define IFX_CANXL_N_RX_FQ_CTRL2_ENABLE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_ADD_PT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_ADD_PT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_ADD_PT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_START_ADD_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_START_ADD_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_START_ADD_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_RX_FQ_SIZE_MAX_DESC_LEN (10u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_RX_FQ_SIZE_MAX_DESC_MSK (0x3ffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_SIZE_Bits.MAX_DESC */
#define IFX_CANXL_N_RX_FQ_SIZE_MAX_DESC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_SIZE_Bits.DC_SIZE */
#define IFX_CANXL_N_RX_FQ_SIZE_DC_SIZE_LEN (12u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_SIZE_Bits.DC_SIZE */
#define IFX_CANXL_N_RX_FQ_SIZE_DC_SIZE_MSK (0xfffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_SIZE_Bits.DC_SIZE */
#define IFX_CANXL_N_RX_FQ_SIZE_DC_SIZE_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_DC_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_DC_START_ADD_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_DC_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_DC_START_ADD_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_DC_START_ADD_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_DC_START_ADD_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_RD_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_RD_ADD_PT_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_RD_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_RD_ADD_PT_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_RD_ADD_PT_Bits.VAL */
#define IFX_CANXL_N_RX_FQ_RD_ADD_PT_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.COMB */
#define IFX_CANXL_N_TX_FILTER_CTRL0_COMB_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.COMB */
#define IFX_CANXL_N_TX_FILTER_CTRL0_COMB_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.COMB */
#define IFX_CANXL_N_TX_FILTER_CTRL0_COMB_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MASK */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MASK_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MASK */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MASK_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MASK */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MASK_OFF (8u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MODE */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MODE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MODE */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MODE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.MODE */
#define IFX_CANXL_N_TX_FILTER_CTRL0_MODE_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CAN_FD */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CAN_FD_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CAN_FD */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CAN_FD_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CAN_FD */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CAN_FD_OFF (17u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CC_CAN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CC_CAN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CC_CAN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CC_CAN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.CC_CAN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_CC_CAN_OFF (18u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_EN_OFF (19u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.IRQ_EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.IRQ_EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL0_Bits.IRQ_EN */
#define IFX_CANXL_N_TX_FILTER_CTRL0_IRQ_EN_OFF (20u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.VALID */
#define IFX_CANXL_N_TX_FILTER_CTRL1_VALID_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.VALID */
#define IFX_CANXL_N_TX_FILTER_CTRL1_VALID_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.VALID */
#define IFX_CANXL_N_TX_FILTER_CTRL1_VALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.FIELD */
#define IFX_CANXL_N_TX_FILTER_CTRL1_FIELD_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.FIELD */
#define IFX_CANXL_N_TX_FILTER_CTRL1_FIELD_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_CTRL1_Bits.FIELD */
#define IFX_CANXL_N_TX_FILTER_CTRL1_FIELD_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL0 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL0_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL0 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL0_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL0 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL0_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL1 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL1_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL1 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL1_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL1 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL1_OFF (8u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL2 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL2_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL2 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL2_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL2 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL2_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL3 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL3_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL3 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL3_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_REFVAL_Bits.REF_VAL3 */
#define IFX_CANXL_N_TX_FILTER_REFVAL_REF_VAL3_OFF (24u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.NB_FE */
#define IFX_CANXL_N_RX_FILTER_CTRL_NB_FE_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.NB_FE */
#define IFX_CANXL_N_RX_FILTER_CTRL_NB_FE_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.NB_FE */
#define IFX_CANXL_N_RX_FILTER_CTRL_NB_FE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.THRESHOLD */
#define IFX_CANXL_N_RX_FILTER_CTRL_THRESHOLD_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.THRESHOLD */
#define IFX_CANXL_N_RX_FILTER_CTRL_THRESHOLD_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.THRESHOLD */
#define IFX_CANXL_N_RX_FILTER_CTRL_THRESHOLD_OFF (8u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF_FQ */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_FQ_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF_FQ */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_FQ_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF_FQ */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_FQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANMF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANMF_OFF (20u)

/** \brief Length for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANFF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANFF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_RX_FILTER_CTRL_Bits.ANFF */
#define IFX_CANXL_N_RX_FILTER_CTRL_ANFF_OFF (21u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.SENT */
#define IFX_CANXL_N_TX_FQ_INT_STS_SENT_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.SENT */
#define IFX_CANXL_N_TX_FQ_INT_STS_SENT_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.SENT */
#define IFX_CANXL_N_TX_FQ_INT_STS_SENT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_INT_STS_UNVALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_INT_STS_UNVALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_TX_FQ_INT_STS_UNVALID_OFF (16u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.RECEIVED */
#define IFX_CANXL_N_RX_FQ_INT_STS_RECEIVED_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.RECEIVED */
#define IFX_CANXL_N_RX_FQ_INT_STS_RECEIVED_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.RECEIVED */
#define IFX_CANXL_N_RX_FQ_INT_STS_RECEIVED_OFF (0u)

/** \brief Length for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_INT_STS_UNVALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_INT_STS_UNVALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_RX_FQ_INT_STS_Bits.UNVALID */
#define IFX_CANXL_N_RX_FQ_INT_STS_UNVALID_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_INT_STS0_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_INT_STS0_SENT_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_INT_STS0_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_INT_STS0_SENT_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_INT_STS0_Bits.SENT */
#define IFX_CANXL_N_TX_PQ_INT_STS0_SENT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_INT_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_PQ_INT_STS1_UNVALID_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_INT_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_PQ_INT_STS1_UNVALID_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_INT_STS1_Bits.UNVALID */
#define IFX_CANXL_N_TX_PQ_INT_STS1_UNVALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_SUCC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_SUCC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_SUCC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_UNSUCC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_UNSUCC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STATS_INT_STS_Bits.TX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_TX_UNSUCC_OFF (1u)

/** \brief Length for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_SUCC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_SUCC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_SUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_SUCC_OFF (2u)

/** \brief Length for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_UNSUCC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_UNSUCC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STATS_INT_STS_Bits.RX_UNSUCC */
#define IFX_CANXL_N_STATS_INT_STS_RX_UNSUCC_OFF (3u)

/** \brief Length for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_ACK_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_ACK_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_ACK_DO_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_FIFO_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_FIFO_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_FIFO_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_FIFO_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_FIFO_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_FIFO_DO_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_ACK_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_ACK_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_ACK_DO_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_ACK_DO_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_TX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_TX_SEQ_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_INT_STS_Bits.DP_RX_SEQ_ERR */
#define IFX_CANXL_N_ERR_INT_STS_DP_RX_SEQ_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_WR_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_WR_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_WR_TO_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_RD_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_RD_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DMA_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DMA_AXI_RD_TO_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_TX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_TX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_TX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_TX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_TX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_TX_TO_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_RX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_RX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_RX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_RX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_PRT_RX_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_PRT_RX_TO_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_WR_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_WR_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_WR_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_WR_TO_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_RD_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_RD_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_AXI_RD_TO_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_AXI_RD_TO_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_TX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_TX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_TX_PARITY_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_RX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_RX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.DP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_DP_RX_PARITY_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_TX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_TX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_TX_PARITY_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_RX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_RX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.AP_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_AP_RX_PARITY_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_REQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_REQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_REQ_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.TX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_TX_DESC_CRC_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_REQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_REQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_REQ_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_REQ_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.RX_DESC_CRC_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_RX_DESC_CRC_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_UE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_UE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_UE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_UE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_UE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_UE_OFF (14u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_CE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_CE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_CE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_CE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.MEM_SFTY_CE */
#define IFX_CANXL_N_SFTY_INT_STS_MEM_SFTY_CE_OFF (15u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_TX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_TX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_TX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_TX_PARITY_ERR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_RX_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_RX_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SFTY_INT_STS_Bits.ACK_RX_PARITY_ERR */
#define IFX_CANXL_N_SFTY_INT_STS_ACK_RX_PARITY_ERR_OFF (17u)

/** \brief Length for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_ID_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_ID_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_ID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_RESP_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_RESP_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_ERR_INFO_Bits.DMA_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_DMA_RESP_OFF (2u)

/** \brief Length for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_ID_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_ID_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_ID */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_ID_OFF (4u)

/** \brief Length for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_RESP_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_RESP_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_AXI_ERR_INFO_Bits.MEM_RESP */
#define IFX_CANXL_N_AXI_ERR_INFO_MEM_RESP_OFF (6u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO0_Bits.ADD */
#define IFX_CANXL_N_DESC_ERR_INFO0_ADD_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO0_Bits.ADD */
#define IFX_CANXL_N_DESC_ERR_INFO0_ADD_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO0_Bits.ADD */
#define IFX_CANXL_N_DESC_ERR_INFO0_ADD_OFF (0u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.FQN_PQSN */
#define IFX_CANXL_N_DESC_ERR_INFO1_FQN_PQSN_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.FQN_PQSN */
#define IFX_CANXL_N_DESC_ERR_INFO1_FQN_PQSN_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.FQN_PQSN */
#define IFX_CANXL_N_DESC_ERR_INFO1_FQN_PQSN_OFF (0u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.IN */
#define IFX_CANXL_N_DESC_ERR_INFO1_IN_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.IN */
#define IFX_CANXL_N_DESC_ERR_INFO1_IN_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.IN */
#define IFX_CANXL_N_DESC_ERR_INFO1_IN_OFF (5u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.PQ */
#define IFX_CANXL_N_DESC_ERR_INFO1_PQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.PQ */
#define IFX_CANXL_N_DESC_ERR_INFO1_PQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.PQ */
#define IFX_CANXL_N_DESC_ERR_INFO1_PQ_OFF (8u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RC */
#define IFX_CANXL_N_DESC_ERR_INFO1_RC_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RC */
#define IFX_CANXL_N_DESC_ERR_INFO1_RC_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RC */
#define IFX_CANXL_N_DESC_ERR_INFO1_RC_OFF (9u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RX_TX */
#define IFX_CANXL_N_DESC_ERR_INFO1_RX_TX_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RX_TX */
#define IFX_CANXL_N_DESC_ERR_INFO1_RX_TX_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.RX_TX */
#define IFX_CANXL_N_DESC_ERR_INFO1_RX_TX_OFF (15u)

/** \brief Length for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.CRC */
#define IFX_CANXL_N_DESC_ERR_INFO1_CRC_LEN (9u)

/** \brief Mask for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.CRC */
#define IFX_CANXL_N_DESC_ERR_INFO1_CRC_MSK (0x1ffu)

/** \brief Offset for Ifx_CANXL_N_DESC_ERR_INFO1_Bits.CRC */
#define IFX_CANXL_N_DESC_ERR_INFO1_CRC_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQ */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQ */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQ */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQN_PQS */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQN_PQS_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQN_PQS */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQN_PQS_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_FILTER_ERR_INFO_Bits.FQN_PQS */
#define IFX_CANXL_N_TX_FILTER_ERR_INFO_FQN_PQS_OFF (1u)

/** \brief Length for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.TEST_IRQ_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_TEST_IRQ_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.TEST_IRQ_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_TEST_IRQ_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.TEST_IRQ_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_TEST_IRQ_EN_OFF (0u)

/** \brief Length for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_EN_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_EN_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_EN */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_EN_OFF (1u)

/** \brief Length for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_SEL */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_SEL_LEN (3u)

/** \brief Mask for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_SEL */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_SEL_MSK (0x7u)

/** \brief Offset for Ifx_CANXL_N_DEBUG_TEST_CTRL_Bits.HDP_SEL */
#define IFX_CANXL_N_DEBUG_TEST_CTRL_HDP_SEL_OFF (8u)

/** \brief Length for Ifx_CANXL_N_INT_TEST0_Bits.TX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_TX_FQ_IRQ_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST0_Bits.TX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_TX_FQ_IRQ_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_INT_TEST0_Bits.TX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_TX_FQ_IRQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_INT_TEST0_Bits.RX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_RX_FQ_IRQ_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST0_Bits.RX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_RX_FQ_IRQ_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_INT_TEST0_Bits.RX_FQ_IRQ */
#define IFX_CANXL_N_INT_TEST0_RX_FQ_IRQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.RESP_ERR */
#define IFX_CANXL_N_INT_TEST1_RESP_ERR_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.RESP_ERR */
#define IFX_CANXL_N_INT_TEST1_RESP_ERR_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.RESP_ERR */
#define IFX_CANXL_N_INT_TEST1_RESP_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DMA_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DMA_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DMA_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_TO_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DMA_CH_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DMA_CH_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DMA_CH_ERR */
#define IFX_CANXL_N_INT_TEST1_DMA_CH_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DP_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DP_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DP_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_TO_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DP_DO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DP_DO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DP_DO_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_DO_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DP_SEQ_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DP_SEQ_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DP_SEQ_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_DP_PARITY_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.AP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.AP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.AP_PARITY_ERR */
#define IFX_CANXL_N_INT_TEST1_AP_PARITY_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.DESC_ERR */
#define IFX_CANXL_N_INT_TEST1_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.DESC_ERR */
#define IFX_CANXL_N_INT_TEST1_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.DESC_ERR */
#define IFX_CANXL_N_INT_TEST1_DESC_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.REG_CRC_ERR */
#define IFX_CANXL_N_INT_TEST1_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.REG_CRC_ERR */
#define IFX_CANXL_N_INT_TEST1_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.REG_CRC_ERR */
#define IFX_CANXL_N_INT_TEST1_REG_CRC_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.MEM_SFTY_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.MEM_SFTY_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.MEM_SFTY_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_SFTY_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.MEM_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.MEM_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.MEM_TO_ERR */
#define IFX_CANXL_N_INT_TEST1_MEM_TO_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_ERR */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_ERR */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_ERR */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.RX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.RX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.RX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_ABORT_IRQ_OFF (14u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.TX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.TX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.TX_ABORT_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_ABORT_IRQ_OFF (15u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.TX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.TX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.TX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_FILTER_IRQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.RX_FILTER_IRQ */
#define IFX_CANXL_N_INT_TEST1_RX_FILTER_IRQ_OFF (17u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.STOP_IRQ */
#define IFX_CANXL_N_INT_TEST1_STOP_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.STOP_IRQ */
#define IFX_CANXL_N_INT_TEST1_STOP_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.STOP_IRQ */
#define IFX_CANXL_N_INT_TEST1_STOP_IRQ_OFF (18u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.STATS_IRQ */
#define IFX_CANXL_N_INT_TEST1_STATS_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.STATS_IRQ */
#define IFX_CANXL_N_INT_TEST1_STATS_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.STATS_IRQ */
#define IFX_CANXL_N_INT_TEST1_STATS_IRQ_OFF (19u)

/** \brief Length for Ifx_CANXL_N_INT_TEST1_Bits.TX_PQ_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_PQ_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_INT_TEST1_Bits.TX_PQ_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_PQ_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_INT_TEST1_Bits.TX_PQ_IRQ */
#define IFX_CANXL_N_INT_TEST1_TX_PQ_IRQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ0_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ0_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ0_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN0_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN0_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN0 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN0_OFF (1u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ1_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ1_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ1_OFF (8u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN1_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN1_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN1 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN1_OFF (9u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ2_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ2_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ2_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN2_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN2_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN2 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN2_OFF (17u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ3_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ3_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQ_PQ3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQ_PQ3_OFF (24u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN3_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN3_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_FC_Bits.FQN_PQSN3 */
#define IFX_CANXL_N_TX_SCAN_FC_FQN_PQSN3_OFF (25u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_FH_PQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_FH_PQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_FH_PQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_FH_FQN_PQSN_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_FH_FQN_PQSN_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_FH_FQN_PQSN_OFF (1u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_FH_OFFSET_LEN (10u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_FH_OFFSET_MSK (0x3ffu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.FH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_FH_OFFSET_OFF (6u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_SH_PQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_SH_PQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_PQ */
#define IFX_CANXL_N_TX_SCAN_BC_SH_PQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_SH_FQN_PQSN_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_SH_FQN_PQSN_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_FQN_PQSN */
#define IFX_CANXL_N_TX_SCAN_BC_SH_FQN_PQSN_OFF (17u)

/** \brief Length for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_SH_OFFSET_LEN (10u)

/** \brief Mask for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_SH_OFFSET_MSK (0x3ffu)

/** \brief Offset for Ifx_CANXL_N_TX_SCAN_BC_Bits.SH_OFFSET */
#define IFX_CANXL_N_TX_SCAN_BC_SH_OFFSET_OFF (22u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_CN_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_CN_VALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_CN_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_CN_VALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_CN_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_CN_VALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_NC_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_NC_VALID_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_NC_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_NC_VALID_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_TX_FQ_DESC_VALID_Bits.DESC_NC_VALID */
#define IFX_CANXL_N_TX_FQ_DESC_VALID_DESC_NC_VALID_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TX_PQ_DESC_VALID_Bits.DESC_VALID */
#define IFX_CANXL_N_TX_PQ_DESC_VALID_DESC_VALID_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_TX_PQ_DESC_VALID_Bits.DESC_VALID */
#define IFX_CANXL_N_TX_PQ_DESC_VALID_DESC_VALID_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_TX_PQ_DESC_VALID_Bits.DESC_VALID */
#define IFX_CANXL_N_TX_PQ_DESC_VALID_DESC_VALID_OFF (0u)

/** \brief Length for Ifx_CANXL_N_CRC_CTRL_Bits.START */
#define IFX_CANXL_N_CRC_CTRL_START_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CRC_CTRL_Bits.START */
#define IFX_CANXL_N_CRC_CTRL_START_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CRC_CTRL_Bits.START */
#define IFX_CANXL_N_CRC_CTRL_START_OFF (0u)

/** \brief Length for Ifx_CANXL_N_CRC_REG_Bits.VAL */
#define IFX_CANXL_N_CRC_REG_VAL_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_CRC_REG_Bits.VAL */
#define IFX_CANXL_N_CRC_REG_VAL_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_CRC_REG_Bits.VAL */
#define IFX_CANXL_N_CRC_REG_VAL_OFF (0u)

/** \brief Length for Ifx_CANXL_N_ENDN_Bits.ETV */
#define IFX_CANXL_N_ENDN_ETV_LEN (32u)

/** \brief Mask for Ifx_CANXL_N_ENDN_Bits.ETV */
#define IFX_CANXL_N_ENDN_ETV_MSK (0xffffffffu)

/** \brief Offset for Ifx_CANXL_N_ENDN_Bits.ETV */
#define IFX_CANXL_N_ENDN_ETV_OFF (0u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.DAY */
#define IFX_CANXL_N_PREL_DAY_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.DAY */
#define IFX_CANXL_N_PREL_DAY_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.DAY */
#define IFX_CANXL_N_PREL_DAY_OFF (0u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.MON */
#define IFX_CANXL_N_PREL_MON_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.MON */
#define IFX_CANXL_N_PREL_MON_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.MON */
#define IFX_CANXL_N_PREL_MON_OFF (8u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.YEAR */
#define IFX_CANXL_N_PREL_YEAR_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.YEAR */
#define IFX_CANXL_N_PREL_YEAR_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.YEAR */
#define IFX_CANXL_N_PREL_YEAR_OFF (16u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.SUBSTEP */
#define IFX_CANXL_N_PREL_SUBSTEP_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.SUBSTEP */
#define IFX_CANXL_N_PREL_SUBSTEP_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.SUBSTEP */
#define IFX_CANXL_N_PREL_SUBSTEP_OFF (20u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.STEP */
#define IFX_CANXL_N_PREL_STEP_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.STEP */
#define IFX_CANXL_N_PREL_STEP_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.STEP */
#define IFX_CANXL_N_PREL_STEP_OFF (24u)

/** \brief Length for Ifx_CANXL_N_PREL_Bits.REL */
#define IFX_CANXL_N_PREL_REL_LEN (4u)

/** \brief Mask for Ifx_CANXL_N_PREL_Bits.REL */
#define IFX_CANXL_N_PREL_REL_MSK (0xfu)

/** \brief Offset for Ifx_CANXL_N_PREL_Bits.REL */
#define IFX_CANXL_N_PREL_REL_OFF (28u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.ACT */
#define IFX_CANXL_N_STAT_ACT_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.ACT */
#define IFX_CANXL_N_STAT_ACT_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.ACT */
#define IFX_CANXL_N_STAT_ACT_OFF (0u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.INT */
#define IFX_CANXL_N_STAT_INT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.INT */
#define IFX_CANXL_N_STAT_INT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.INT */
#define IFX_CANXL_N_STAT_INT_OFF (2u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.STP */
#define IFX_CANXL_N_STAT_STP_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.STP */
#define IFX_CANXL_N_STAT_STP_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.STP */
#define IFX_CANXL_N_STAT_STP_OFF (3u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.CLKA */
#define IFX_CANXL_N_STAT_CLKA_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.CLKA */
#define IFX_CANXL_N_STAT_CLKA_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.CLKA */
#define IFX_CANXL_N_STAT_CLKA_OFF (4u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.FIMA */
#define IFX_CANXL_N_STAT_FIMA_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.FIMA */
#define IFX_CANXL_N_STAT_FIMA_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.FIMA */
#define IFX_CANXL_N_STAT_FIMA_OFF (5u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.EP */
#define IFX_CANXL_N_STAT_EP_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.EP */
#define IFX_CANXL_N_STAT_EP_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.EP */
#define IFX_CANXL_N_STAT_EP_OFF (6u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.BO */
#define IFX_CANXL_N_STAT_BO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.BO */
#define IFX_CANXL_N_STAT_BO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.BO */
#define IFX_CANXL_N_STAT_BO_OFF (7u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.TDCV */
#define IFX_CANXL_N_STAT_TDCV_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.TDCV */
#define IFX_CANXL_N_STAT_TDCV_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.TDCV */
#define IFX_CANXL_N_STAT_TDCV_OFF (8u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.REC */
#define IFX_CANXL_N_STAT_REC_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.REC */
#define IFX_CANXL_N_STAT_REC_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.REC */
#define IFX_CANXL_N_STAT_REC_OFF (16u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.RP */
#define IFX_CANXL_N_STAT_RP_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.RP */
#define IFX_CANXL_N_STAT_RP_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.RP */
#define IFX_CANXL_N_STAT_RP_OFF (23u)

/** \brief Length for Ifx_CANXL_N_STAT_Bits.TEC */
#define IFX_CANXL_N_STAT_TEC_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_STAT_Bits.TEC */
#define IFX_CANXL_N_STAT_TEC_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_STAT_Bits.TEC */
#define IFX_CANXL_N_STAT_TEC_OFF (24u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.CRE */
#define IFX_CANXL_N_EVNT_CRE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.CRE */
#define IFX_CANXL_N_EVNT_CRE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.CRE */
#define IFX_CANXL_N_EVNT_CRE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.B0E */
#define IFX_CANXL_N_EVNT_B0E_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.B0E */
#define IFX_CANXL_N_EVNT_B0E_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.B0E */
#define IFX_CANXL_N_EVNT_B0E_OFF (1u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.B1E */
#define IFX_CANXL_N_EVNT_B1E_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.B1E */
#define IFX_CANXL_N_EVNT_B1E_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.B1E */
#define IFX_CANXL_N_EVNT_B1E_OFF (2u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.AKE */
#define IFX_CANXL_N_EVNT_AKE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.AKE */
#define IFX_CANXL_N_EVNT_AKE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.AKE */
#define IFX_CANXL_N_EVNT_AKE_OFF (3u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.FRE */
#define IFX_CANXL_N_EVNT_FRE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.FRE */
#define IFX_CANXL_N_EVNT_FRE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.FRE */
#define IFX_CANXL_N_EVNT_FRE_OFF (4u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.STE */
#define IFX_CANXL_N_EVNT_STE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.STE */
#define IFX_CANXL_N_EVNT_STE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.STE */
#define IFX_CANXL_N_EVNT_STE_OFF (5u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.DO */
#define IFX_CANXL_N_EVNT_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.DO */
#define IFX_CANXL_N_EVNT_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.DO */
#define IFX_CANXL_N_EVNT_DO_OFF (6u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.RXF */
#define IFX_CANXL_N_EVNT_RXF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.RXF */
#define IFX_CANXL_N_EVNT_RXF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.RXF */
#define IFX_CANXL_N_EVNT_RXF_OFF (7u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.TXF */
#define IFX_CANXL_N_EVNT_TXF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.TXF */
#define IFX_CANXL_N_EVNT_TXF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.TXF */
#define IFX_CANXL_N_EVNT_TXF_OFF (8u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.PXE */
#define IFX_CANXL_N_EVNT_PXE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.PXE */
#define IFX_CANXL_N_EVNT_PXE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.PXE */
#define IFX_CANXL_N_EVNT_PXE_OFF (9u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.DU */
#define IFX_CANXL_N_EVNT_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.DU */
#define IFX_CANXL_N_EVNT_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.DU */
#define IFX_CANXL_N_EVNT_DU_OFF (10u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.USO */
#define IFX_CANXL_N_EVNT_USO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.USO */
#define IFX_CANXL_N_EVNT_USO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.USO */
#define IFX_CANXL_N_EVNT_USO_OFF (11u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.IFR */
#define IFX_CANXL_N_EVNT_IFR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.IFR */
#define IFX_CANXL_N_EVNT_IFR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.IFR */
#define IFX_CANXL_N_EVNT_IFR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_EVNT_Bits.ABO */
#define IFX_CANXL_N_EVNT_ABO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_EVNT_Bits.ABO */
#define IFX_CANXL_N_EVNT_ABO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_EVNT_Bits.ABO */
#define IFX_CANXL_N_EVNT_ABO_OFF (13u)

/** \brief Length for Ifx_CANXL_N_LOCK_Bits.ULK */
#define IFX_CANXL_N_LOCK_ULK_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_LOCK_Bits.ULK */
#define IFX_CANXL_N_LOCK_ULK_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_LOCK_Bits.ULK */
#define IFX_CANXL_N_LOCK_ULK_OFF (0u)

/** \brief Length for Ifx_CANXL_N_LOCK_Bits.TMK */
#define IFX_CANXL_N_LOCK_TMK_LEN (16u)

/** \brief Mask for Ifx_CANXL_N_LOCK_Bits.TMK */
#define IFX_CANXL_N_LOCK_TMK_MSK (0xffffu)

/** \brief Offset for Ifx_CANXL_N_LOCK_Bits.TMK */
#define IFX_CANXL_N_LOCK_TMK_OFF (16u)

/** \brief Length for Ifx_CANXL_N_CTRL_Bits.STOP */
#define IFX_CANXL_N_CTRL_STOP_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CTRL_Bits.STOP */
#define IFX_CANXL_N_CTRL_STOP_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CTRL_Bits.STOP */
#define IFX_CANXL_N_CTRL_STOP_OFF (0u)

/** \brief Length for Ifx_CANXL_N_CTRL_Bits.IMMD */
#define IFX_CANXL_N_CTRL_IMMD_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CTRL_Bits.IMMD */
#define IFX_CANXL_N_CTRL_IMMD_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CTRL_Bits.IMMD */
#define IFX_CANXL_N_CTRL_IMMD_OFF (1u)

/** \brief Length for Ifx_CANXL_N_CTRL_Bits.STRT */
#define IFX_CANXL_N_CTRL_STRT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CTRL_Bits.STRT */
#define IFX_CANXL_N_CTRL_STRT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CTRL_Bits.STRT */
#define IFX_CANXL_N_CTRL_STRT_OFF (4u)

/** \brief Length for Ifx_CANXL_N_CTRL_Bits.SRES */
#define IFX_CANXL_N_CTRL_SRES_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CTRL_Bits.SRES */
#define IFX_CANXL_N_CTRL_SRES_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CTRL_Bits.SRES */
#define IFX_CANXL_N_CTRL_SRES_OFF (8u)

/** \brief Length for Ifx_CANXL_N_CTRL_Bits.TEST */
#define IFX_CANXL_N_CTRL_TEST_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CTRL_Bits.TEST */
#define IFX_CANXL_N_CTRL_TEST_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CTRL_Bits.TEST */
#define IFX_CANXL_N_CTRL_TEST_OFF (12u)

/** \brief Length for Ifx_CANXL_N_FIMC_Bits.FIP */
#define IFX_CANXL_N_FIMC_FIP_LEN (15u)

/** \brief Mask for Ifx_CANXL_N_FIMC_Bits.FIP */
#define IFX_CANXL_N_FIMC_FIP_MSK (0x7fffu)

/** \brief Offset for Ifx_CANXL_N_FIMC_Bits.FIP */
#define IFX_CANXL_N_FIMC_FIP_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.LBCK */
#define IFX_CANXL_N_TEST_LBCK_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.LBCK */
#define IFX_CANXL_N_TEST_LBCK_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.LBCK */
#define IFX_CANXL_N_TEST_LBCK_OFF (0u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.RXD */
#define IFX_CANXL_N_TEST_RXD_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.RXD */
#define IFX_CANXL_N_TEST_RXD_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.RXD */
#define IFX_CANXL_N_TEST_RXD_OFF (3u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.TXC */
#define IFX_CANXL_N_TEST_TXC_LEN (2u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.TXC */
#define IFX_CANXL_N_TEST_TXC_MSK (0x3u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.TXC */
#define IFX_CANXL_N_TEST_TXC_OFF (4u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.HWT */
#define IFX_CANXL_N_TEST_HWT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.HWT */
#define IFX_CANXL_N_TEST_HWT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.HWT */
#define IFX_CANXL_N_TEST_HWT_OFF (15u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.ABORTED */
#define IFX_CANXL_N_TEST_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.ABORTED */
#define IFX_CANXL_N_TEST_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.ABORTED */
#define IFX_CANXL_N_TEST_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.USOS */
#define IFX_CANXL_N_TEST_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.USOS */
#define IFX_CANXL_N_TEST_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.USOS */
#define IFX_CANXL_N_TEST_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.TX_DU */
#define IFX_CANXL_N_TEST_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.TX_DU */
#define IFX_CANXL_N_TEST_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.TX_DU */
#define IFX_CANXL_N_TEST_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.RX_DO */
#define IFX_CANXL_N_TEST_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.RX_DO */
#define IFX_CANXL_N_TEST_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.RX_DO */
#define IFX_CANXL_N_TEST_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.IFF_RQ */
#define IFX_CANXL_N_TEST_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.IFF_RQ */
#define IFX_CANXL_N_TEST_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.IFF_RQ */
#define IFX_CANXL_N_TEST_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.TX_EVT */
#define IFX_CANXL_N_TEST_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.TX_EVT */
#define IFX_CANXL_N_TEST_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.TX_EVT */
#define IFX_CANXL_N_TEST_TX_EVT_OFF (21u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.RX_EVT */
#define IFX_CANXL_N_TEST_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.RX_EVT */
#define IFX_CANXL_N_TEST_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.RX_EVT */
#define IFX_CANXL_N_TEST_RX_EVT_OFF (22u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.BUS_ERR */
#define IFX_CANXL_N_TEST_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.BUS_ERR */
#define IFX_CANXL_N_TEST_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.BUS_ERR */
#define IFX_CANXL_N_TEST_BUS_ERR_OFF (23u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.E_ACTIVE */
#define IFX_CANXL_N_TEST_E_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.E_ACTIVE */
#define IFX_CANXL_N_TEST_E_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.E_ACTIVE */
#define IFX_CANXL_N_TEST_E_ACTIVE_OFF (24u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.E_PASSIVE */
#define IFX_CANXL_N_TEST_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.E_PASSIVE */
#define IFX_CANXL_N_TEST_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.E_PASSIVE */
#define IFX_CANXL_N_TEST_E_PASSIVE_OFF (25u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.BUS_ON */
#define IFX_CANXL_N_TEST_BUS_ON_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.BUS_ON */
#define IFX_CANXL_N_TEST_BUS_ON_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.BUS_ON */
#define IFX_CANXL_N_TEST_BUS_ON_OFF (26u)

/** \brief Length for Ifx_CANXL_N_TEST_Bits.BUS_OFF */
#define IFX_CANXL_N_TEST_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_TEST_Bits.BUS_OFF */
#define IFX_CANXL_N_TEST_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_TEST_Bits.BUS_OFF */
#define IFX_CANXL_N_TEST_BUS_OFF_OFF (27u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.FDOE */
#define IFX_CANXL_N_MODE_FDOE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.FDOE */
#define IFX_CANXL_N_MODE_FDOE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.FDOE */
#define IFX_CANXL_N_MODE_FDOE_OFF (0u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.XLOE */
#define IFX_CANXL_N_MODE_XLOE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.XLOE */
#define IFX_CANXL_N_MODE_XLOE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.XLOE */
#define IFX_CANXL_N_MODE_XLOE_OFF (1u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.TDCE */
#define IFX_CANXL_N_MODE_TDCE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.TDCE */
#define IFX_CANXL_N_MODE_TDCE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.TDCE */
#define IFX_CANXL_N_MODE_TDCE_OFF (2u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.PXHD */
#define IFX_CANXL_N_MODE_PXHD_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.PXHD */
#define IFX_CANXL_N_MODE_PXHD_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.PXHD */
#define IFX_CANXL_N_MODE_PXHD_OFF (3u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.EFBI */
#define IFX_CANXL_N_MODE_EFBI_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.EFBI */
#define IFX_CANXL_N_MODE_EFBI_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.EFBI */
#define IFX_CANXL_N_MODE_EFBI_OFF (4u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.TXP */
#define IFX_CANXL_N_MODE_TXP_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.TXP */
#define IFX_CANXL_N_MODE_TXP_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.TXP */
#define IFX_CANXL_N_MODE_TXP_OFF (5u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.MON */
#define IFX_CANXL_N_MODE_MON_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.MON */
#define IFX_CANXL_N_MODE_MON_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.MON */
#define IFX_CANXL_N_MODE_MON_OFF (6u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.RSTR */
#define IFX_CANXL_N_MODE_RSTR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.RSTR */
#define IFX_CANXL_N_MODE_RSTR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.RSTR */
#define IFX_CANXL_N_MODE_RSTR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.SFS */
#define IFX_CANXL_N_MODE_SFS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.SFS */
#define IFX_CANXL_N_MODE_SFS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.SFS */
#define IFX_CANXL_N_MODE_SFS_OFF (8u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.XLTR */
#define IFX_CANXL_N_MODE_XLTR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.XLTR */
#define IFX_CANXL_N_MODE_XLTR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.XLTR */
#define IFX_CANXL_N_MODE_XLTR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.EFDI */
#define IFX_CANXL_N_MODE_EFDI_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.EFDI */
#define IFX_CANXL_N_MODE_EFDI_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.EFDI */
#define IFX_CANXL_N_MODE_EFDI_OFF (10u)

/** \brief Length for Ifx_CANXL_N_MODE_Bits.FIME */
#define IFX_CANXL_N_MODE_FIME_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_MODE_Bits.FIME */
#define IFX_CANXL_N_MODE_FIME_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_MODE_Bits.FIME */
#define IFX_CANXL_N_MODE_FIME_OFF (11u)

/** \brief Length for Ifx_CANXL_N_NBTP_Bits.NSJW */
#define IFX_CANXL_N_NBTP_NSJW_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_NBTP_Bits.NSJW */
#define IFX_CANXL_N_NBTP_NSJW_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_NBTP_Bits.NSJW */
#define IFX_CANXL_N_NBTP_NSJW_OFF (0u)

/** \brief Length for Ifx_CANXL_N_NBTP_Bits.NTSEG2 */
#define IFX_CANXL_N_NBTP_NTSEG2_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_NBTP_Bits.NTSEG2 */
#define IFX_CANXL_N_NBTP_NTSEG2_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_NBTP_Bits.NTSEG2 */
#define IFX_CANXL_N_NBTP_NTSEG2_OFF (8u)

/** \brief Length for Ifx_CANXL_N_NBTP_Bits.NTSEG1 */
#define IFX_CANXL_N_NBTP_NTSEG1_LEN (9u)

/** \brief Mask for Ifx_CANXL_N_NBTP_Bits.NTSEG1 */
#define IFX_CANXL_N_NBTP_NTSEG1_MSK (0x1ffu)

/** \brief Offset for Ifx_CANXL_N_NBTP_Bits.NTSEG1 */
#define IFX_CANXL_N_NBTP_NTSEG1_OFF (16u)

/** \brief Length for Ifx_CANXL_N_NBTP_Bits.BRP */
#define IFX_CANXL_N_NBTP_BRP_LEN (5u)

/** \brief Mask for Ifx_CANXL_N_NBTP_Bits.BRP */
#define IFX_CANXL_N_NBTP_BRP_MSK (0x1fu)

/** \brief Offset for Ifx_CANXL_N_NBTP_Bits.BRP */
#define IFX_CANXL_N_NBTP_BRP_OFF (25u)

/** \brief Length for Ifx_CANXL_N_DBTP_Bits.DSJW */
#define IFX_CANXL_N_DBTP_DSJW_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_DBTP_Bits.DSJW */
#define IFX_CANXL_N_DBTP_DSJW_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_DBTP_Bits.DSJW */
#define IFX_CANXL_N_DBTP_DSJW_OFF (0u)

/** \brief Length for Ifx_CANXL_N_DBTP_Bits.DTSEG2 */
#define IFX_CANXL_N_DBTP_DTSEG2_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_DBTP_Bits.DTSEG2 */
#define IFX_CANXL_N_DBTP_DTSEG2_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_DBTP_Bits.DTSEG2 */
#define IFX_CANXL_N_DBTP_DTSEG2_OFF (8u)

/** \brief Length for Ifx_CANXL_N_DBTP_Bits.DTSEG1 */
#define IFX_CANXL_N_DBTP_DTSEG1_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_DBTP_Bits.DTSEG1 */
#define IFX_CANXL_N_DBTP_DTSEG1_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_DBTP_Bits.DTSEG1 */
#define IFX_CANXL_N_DBTP_DTSEG1_OFF (16u)

/** \brief Length for Ifx_CANXL_N_DBTP_Bits.DTDCO */
#define IFX_CANXL_N_DBTP_DTDCO_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_DBTP_Bits.DTDCO */
#define IFX_CANXL_N_DBTP_DTDCO_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_DBTP_Bits.DTDCO */
#define IFX_CANXL_N_DBTP_DTDCO_OFF (24u)

/** \brief Length for Ifx_CANXL_N_XBTP_Bits.XSJW */
#define IFX_CANXL_N_XBTP_XSJW_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_XBTP_Bits.XSJW */
#define IFX_CANXL_N_XBTP_XSJW_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_XBTP_Bits.XSJW */
#define IFX_CANXL_N_XBTP_XSJW_OFF (0u)

/** \brief Length for Ifx_CANXL_N_XBTP_Bits.XTSEG2 */
#define IFX_CANXL_N_XBTP_XTSEG2_LEN (7u)

/** \brief Mask for Ifx_CANXL_N_XBTP_Bits.XTSEG2 */
#define IFX_CANXL_N_XBTP_XTSEG2_MSK (0x7fu)

/** \brief Offset for Ifx_CANXL_N_XBTP_Bits.XTSEG2 */
#define IFX_CANXL_N_XBTP_XTSEG2_OFF (8u)

/** \brief Length for Ifx_CANXL_N_XBTP_Bits.XTSEG1 */
#define IFX_CANXL_N_XBTP_XTSEG1_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_XBTP_Bits.XTSEG1 */
#define IFX_CANXL_N_XBTP_XTSEG1_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_XBTP_Bits.XTSEG1 */
#define IFX_CANXL_N_XBTP_XTSEG1_OFF (16u)

/** \brief Length for Ifx_CANXL_N_XBTP_Bits.XTDCO */
#define IFX_CANXL_N_XBTP_XTDCO_LEN (8u)

/** \brief Mask for Ifx_CANXL_N_XBTP_Bits.XTDCO */
#define IFX_CANXL_N_XBTP_XTDCO_MSK (0xffu)

/** \brief Offset for Ifx_CANXL_N_XBTP_Bits.XTDCO */
#define IFX_CANXL_N_XBTP_XTDCO_OFF (24u)

/** \brief Length for Ifx_CANXL_N_PCFG_Bits.PWMS */
#define IFX_CANXL_N_PCFG_PWMS_LEN (6u)

/** \brief Mask for Ifx_CANXL_N_PCFG_Bits.PWMS */
#define IFX_CANXL_N_PCFG_PWMS_MSK (0x3fu)

/** \brief Offset for Ifx_CANXL_N_PCFG_Bits.PWMS */
#define IFX_CANXL_N_PCFG_PWMS_OFF (0u)

/** \brief Length for Ifx_CANXL_N_PCFG_Bits.PWML */
#define IFX_CANXL_N_PCFG_PWML_LEN (6u)

/** \brief Mask for Ifx_CANXL_N_PCFG_Bits.PWML */
#define IFX_CANXL_N_PCFG_PWML_MSK (0x3fu)

/** \brief Offset for Ifx_CANXL_N_PCFG_Bits.PWML */
#define IFX_CANXL_N_PCFG_PWML_OFF (8u)

/** \brief Length for Ifx_CANXL_N_PCFG_Bits.PWMO */
#define IFX_CANXL_N_PCFG_PWMO_LEN (6u)

/** \brief Mask for Ifx_CANXL_N_PCFG_Bits.PWMO */
#define IFX_CANXL_N_PCFG_PWMO_MSK (0x3fu)

/** \brief Offset for Ifx_CANXL_N_PCFG_Bits.PWMO */
#define IFX_CANXL_N_PCFG_PWMO_OFF (16u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ0_IRQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ1_IRQ_OFF (1u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ2_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ3_IRQ_OFF (3u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ4_IRQ_OFF (4u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ5_IRQ_OFF (5u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ6_IRQ_OFF (6u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FQ7_IRQ_OFF (7u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ0_IRQ_OFF (8u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ1_IRQ_OFF (9u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ2_IRQ_OFF (10u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ3_IRQ_OFF (11u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ4_IRQ_OFF (12u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ5_IRQ_OFF (13u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ6_IRQ_OFF (14u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FQ7_IRQ_OFF (15u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_PQ_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_PQ_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_PQ_IRQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STOP_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STOP_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STOP_IRQ_OFF (17u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_FILTER_IRQ_OFF (18u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_FILTER_IRQ_OFF (19u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_TX_ABORT_IRQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_RX_ABORT_IRQ_OFF (21u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STATS_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STATS_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_RAW_MH_STATS_IRQ_OFF (22u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_RAW_PRT_E_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_RAW_PRT_E_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_RAW_PRT_E_ACTIVE_OFF (24u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_RAW_PRT_BUS_ON_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_RAW_PRT_BUS_ON_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_RAW_PRT_BUS_ON_OFF (25u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_TX_EVT_OFF (26u)

/** \brief Length for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_RAW_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_RAW_PRT_RX_EVT_OFF (27u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_RAW_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_RAW_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_RAW_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_RAW_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_RAW_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_RAW_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_RAW_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_RAW_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_RAW_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_RAW_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_RAW_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_RAW_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_RAW_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_RAW_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_RAW_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_RAW_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_RAW_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_RAW_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_RAW_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_ERR_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_RAW_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_RAW_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_RAW_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_RAW_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_RAW_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_RAW_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_RAW_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_RAW_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_RAW_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_RAW_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_RAW_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_RAW_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_RAW_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_RAW_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_RAW_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_RAW_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_RAW_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_RAW_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_RAW_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_RAW_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_SAFETY_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_RAW_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_RAW_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ0_IRQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ1_IRQ_OFF (1u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ2_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ3_IRQ_OFF (3u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ4_IRQ_OFF (4u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ5_IRQ_OFF (5u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ6_IRQ_OFF (6u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FQ7_IRQ_OFF (7u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ0_IRQ_OFF (8u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ1_IRQ_OFF (9u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ2_IRQ_OFF (10u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ3_IRQ_OFF (11u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ4_IRQ_OFF (12u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ5_IRQ_OFF (13u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ6_IRQ_OFF (14u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FQ7_IRQ_OFF (15u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_PQ_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_PQ_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_PQ_IRQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STOP_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STOP_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STOP_IRQ_OFF (17u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_FILTER_IRQ_OFF (18u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_FILTER_IRQ_OFF (19u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_TX_ABORT_IRQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_RX_ABORT_IRQ_OFF (21u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STATS_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STATS_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_CLR_MH_STATS_IRQ_OFF (22u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_CLR_PRT_E_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_CLR_PRT_E_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_CLR_PRT_E_ACTIVE_OFF (24u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_CLR_PRT_BUS_ON_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_CLR_PRT_BUS_ON_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_CLR_PRT_BUS_ON_OFF (25u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_TX_EVT_OFF (26u)

/** \brief Length for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_CLR_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_CLR_PRT_RX_EVT_OFF (27u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_CLR_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_CLR_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_CLR_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_CLR_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_CLR_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_CLR_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_CLR_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_CLR_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_CLR_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_CLR_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_CLR_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_CLR_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_CLR_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_CLR_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_CLR_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_CLR_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_CLR_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_CLR_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_CLR_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_ERR_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_CLR_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_CLR_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_CLR_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_CLR_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_CLR_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_CLR_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_CLR_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_CLR_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_CLR_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_CLR_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_CLR_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_CLR_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_CLR_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_CLR_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_CLR_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_CLR_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_CLR_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_CLR_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_CLR_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_CLR_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_SAFETY_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_CLR_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_CLR_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ0_IRQ_OFF (0u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ1_IRQ_OFF (1u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ2_IRQ_OFF (2u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ3_IRQ_OFF (3u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ4_IRQ_OFF (4u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ5_IRQ_OFF (5u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ6_IRQ_OFF (6u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FQ7_IRQ_OFF (7u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ0_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ0_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ0_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ0_IRQ_OFF (8u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ1_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ1_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ1_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ1_IRQ_OFF (9u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ2_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ2_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ2_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ2_IRQ_OFF (10u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ3_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ3_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ3_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ3_IRQ_OFF (11u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ4_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ4_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ4_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ4_IRQ_OFF (12u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ5_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ5_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ5_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ5_IRQ_OFF (13u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ6_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ6_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ6_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ6_IRQ_OFF (14u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ7_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ7_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FQ7_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FQ7_IRQ_OFF (15u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_PQ_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_PQ_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_PQ_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_PQ_IRQ_OFF (16u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STOP_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STOP_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STOP_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STOP_IRQ_OFF (17u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_FILTER_IRQ_OFF (18u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FILTER_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FILTER_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_FILTER_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_FILTER_IRQ_OFF (19u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_TX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_TX_ABORT_IRQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_ABORT_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_ABORT_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_RX_ABORT_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_RX_ABORT_IRQ_OFF (21u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STATS_IRQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STATS_IRQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.MH_STATS_IRQ */
#define IFX_CANXL_N_FUNC_ENA_MH_STATS_IRQ_OFF (22u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_ENA_PRT_E_ACTIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_ENA_PRT_E_ACTIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_E_ACTIVE */
#define IFX_CANXL_N_FUNC_ENA_PRT_E_ACTIVE_OFF (24u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_ENA_PRT_BUS_ON_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_ENA_PRT_BUS_ON_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_BUS_ON */
#define IFX_CANXL_N_FUNC_ENA_PRT_BUS_ON_OFF (25u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_TX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_TX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_TX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_TX_EVT_OFF (26u)

/** \brief Length for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_RX_EVT_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_RX_EVT_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_FUNC_ENA_Bits.PRT_RX_EVT */
#define IFX_CANXL_N_FUNC_ENA_PRT_RX_EVT_OFF (27u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_ENA_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_ENA_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_ERR_ENA_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_ENA_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_ENA_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_ERR_ENA_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_ENA_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_ENA_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_ERR_ENA_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_ENA_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_ENA_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_ERR_ENA_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_ENA_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_ENA_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_ERR_ENA_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_ENA_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_ENA_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_ERR_ENA_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_ERR_ENA_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_ERR_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_ERR_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_ERR_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_ERR_ENA_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RX_FILTER_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RX_FILTER_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RX_FILTER_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RX_FILTER_ERR_OFF (0u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_SFTY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_SFTY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_SFTY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_SFTY_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_REG_CRC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_REG_CRC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_REG_CRC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_REG_CRC_ERR_OFF (2u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DESC_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DESC_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DESC_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DESC_ERR_OFF (3u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_AP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_AP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_AP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_AP_PARITY_ERR_OFF (4u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_PARITY_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_PARITY_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_PARITY_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_PARITY_ERR_OFF (5u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_SEQ_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_SEQ_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_SEQ_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_SEQ_ERR_OFF (6u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_DO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_DO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_DO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_DO_ERR_OFF (7u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DP_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DP_TO_ERR_OFF (8u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_TO_ERR_OFF (9u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_CH_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_CH_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_DMA_CH_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_DMA_CH_ERR_OFF (10u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RD_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RD_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_RD_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_RD_RESP_ERR_OFF (11u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_WR_RESP_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_WR_RESP_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_WR_RESP_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_WR_RESP_ERR_OFF (12u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.MH_MEM_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_MH_MEM_TO_ERR_OFF (13u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_ENA_PRT_ABORTED_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_ENA_PRT_ABORTED_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_ABORTED */
#define IFX_CANXL_N_SAFETY_ENA_PRT_ABORTED_OFF (16u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_ENA_PRT_USOS_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_ENA_PRT_USOS_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_USOS */
#define IFX_CANXL_N_SAFETY_ENA_PRT_USOS_OFF (17u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_ENA_PRT_TX_DU_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_ENA_PRT_TX_DU_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_TX_DU */
#define IFX_CANXL_N_SAFETY_ENA_PRT_TX_DU_OFF (18u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_ENA_PRT_RX_DO_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_ENA_PRT_RX_DO_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_RX_DO */
#define IFX_CANXL_N_SAFETY_ENA_PRT_RX_DO_OFF (19u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_ENA_PRT_IFF_RQ_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_ENA_PRT_IFF_RQ_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_IFF_RQ */
#define IFX_CANXL_N_SAFETY_ENA_PRT_IFF_RQ_OFF (20u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_ERR */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_ERR_OFF (21u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_ENA_PRT_E_PASSIVE_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_ENA_PRT_E_PASSIVE_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_E_PASSIVE */
#define IFX_CANXL_N_SAFETY_ENA_PRT_E_PASSIVE_OFF (22u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_OFF_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_OFF_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.PRT_BUS_OFF */
#define IFX_CANXL_N_SAFETY_ENA_PRT_BUS_OFF_OFF (23u)

/** \brief Length for Ifx_CANXL_N_SAFETY_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_TOP_MUX_TO_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_SAFETY_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_TOP_MUX_TO_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_SAFETY_ENA_Bits.TOP_MUX_TO_ERR */
#define IFX_CANXL_N_SAFETY_ENA_TOP_MUX_TO_ERR_OFF (28u)

/** \brief Length for Ifx_CANXL_N_CAPTURING_MODE_Bits.FUNC */
#define IFX_CANXL_N_CAPTURING_MODE_FUNC_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CAPTURING_MODE_Bits.FUNC */
#define IFX_CANXL_N_CAPTURING_MODE_FUNC_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CAPTURING_MODE_Bits.FUNC */
#define IFX_CANXL_N_CAPTURING_MODE_FUNC_OFF (0u)

/** \brief Length for Ifx_CANXL_N_CAPTURING_MODE_Bits.ERR */
#define IFX_CANXL_N_CAPTURING_MODE_ERR_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CAPTURING_MODE_Bits.ERR */
#define IFX_CANXL_N_CAPTURING_MODE_ERR_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CAPTURING_MODE_Bits.ERR */
#define IFX_CANXL_N_CAPTURING_MODE_ERR_OFF (1u)

/** \brief Length for Ifx_CANXL_N_CAPTURING_MODE_Bits.SAFETY */
#define IFX_CANXL_N_CAPTURING_MODE_SAFETY_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_CAPTURING_MODE_Bits.SAFETY */
#define IFX_CANXL_N_CAPTURING_MODE_SAFETY_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_CAPTURING_MODE_Bits.SAFETY */
#define IFX_CANXL_N_CAPTURING_MODE_SAFETY_OFF (2u)

/** \brief Length for Ifx_CANXL_N_HDP_Bits.HDP_SEL */
#define IFX_CANXL_N_HDP_HDP_SEL_LEN (1u)

/** \brief Mask for Ifx_CANXL_N_HDP_Bits.HDP_SEL */
#define IFX_CANXL_N_HDP_HDP_SEL_MSK (0x1u)

/** \brief Offset for Ifx_CANXL_N_HDP_Bits.HDP_SEL */
#define IFX_CANXL_N_HDP_HDP_SEL_OFF (0u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXCANXL_BF_H */
