#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Dec 31 06:06:33 2025
# Process ID: 1368688
# Current directory: /home/as0714
# Command line: vivado
# Log file: /home/as0714/vivado.log
# Journal file: /home/as0714/vivado.jou
# Running On        :adroit-08
# Platform          :unknown
# Operating System  :unknown
# Processor Detail  :Intel(R) Xeon(R) Gold 6142 CPU @ 2.60GHz
# CPU Frequency     :3299.975 MHz
# CPU Physical cores:32
# CPU Logical cores :32
# Host memory       :403621 MB
# Swap memory       :2147 MB
# Total Virtual     :405769 MB
# Available Virtual :400665 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/ECE206/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
cd /home/as0714/tpu_build_rev2
source /home/as0714/tpu_build_rev2/fpga/build_vivado.tcl
# set project_name "tinytinyTPU_basys3"
# set project_dir "./vivado_project"
# set fpga_part "xc7a35tcpg236-1"
# set script_dir [file dirname [file normalize [info script]]]
# set rtl_dir [file normalize "$script_dir/../rtl"]
# puts "=========================================="
==========================================
# puts "Creating Vivado project: $project_name"
Creating Vivado project: tinytinyTPU_basys3
# puts "=========================================="
==========================================
# if {[file exists $project_dir]} {
#     puts "Removing existing project directory..."
#     file delete -force $project_dir
# }
Removing existing project directory...
# create_project $project_name $project_dir -part $fpga_part -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# set_property default_lib work [current_project]
# puts "\n=========================================="

==========================================
# puts "Adding RTL source files..."
Adding RTL source files...
# puts "=========================================="
==========================================
# set rtl_files [list \
#     "$rtl_dir/pe.sv" \
#     "$rtl_dir/mmu.sv" \
#     "$rtl_dir/weight_fifo.sv" \
#     "$rtl_dir/dual_weight_fifo.sv" \
#     "$rtl_dir/accumulator_align.sv" \
#     "$rtl_dir/accumulator_mem.sv" \
#     "$rtl_dir/accumulator.sv" \
#     "$rtl_dir/activation_func.sv" \
#     "$rtl_dir/normalizer.sv" \
#     "$rtl_dir/loss_block.sv" \
#     "$rtl_dir/activation_pipeline.sv" \
#     "$rtl_dir/unified_buffer.sv" \
#     "$rtl_dir/mlp_top.sv" \
#     "$rtl_dir/uart_rx.sv" \
#     "$rtl_dir/uart_tx.sv" \
#     "$rtl_dir/uart_controller.sv" \
#     "$rtl_dir/tpu_bridge.sv" \
#     "$rtl_dir/tpu_top.sv" \
#     "$script_dir/basys3_top.sv" \
# ]
# foreach rtl_file $rtl_files {
#     if {[file exists $rtl_file]} {
#         puts "  Adding: [file tail $rtl_file]"
#         add_files -norecurse $rtl_file
#     } else {
#         puts "  ERROR: File not found: $rtl_file"
#         return -code error "Missing RTL file: $rtl_file"
#     }
# }
  Adding: pe.sv
  Adding: mmu.sv
  Adding: weight_fifo.sv
  Adding: dual_weight_fifo.sv
  Adding: accumulator_align.sv
  Adding: accumulator_mem.sv
  Adding: accumulator.sv
  Adding: activation_func.sv
  Adding: normalizer.sv
  Adding: loss_block.sv
  Adding: activation_pipeline.sv
  Adding: unified_buffer.sv
  Adding: mlp_top.sv
  Adding: uart_rx.sv
  Adding: uart_tx.sv
  Adding: uart_controller.sv
  Adding: tpu_bridge.sv
  Adding: tpu_top.sv
  Adding: basys3_top.sv
# set_property file_type SystemVerilog [get_files *.sv]
# puts "\n=========================================="

==========================================
# puts "Adding constraint files..."
Adding constraint files...
# puts "=========================================="
==========================================
# set xdc_file "$script_dir/basys3.xdc"
# if {[file exists $xdc_file]} {
#     puts "  Adding: [file tail $xdc_file]"
#     add_files -fileset constrs_1 -norecurse $xdc_file
# } else {
#     puts "  ERROR: Constraint file not found: $xdc_file"
#     return -code error "Missing constraint file: $xdc_file"
# }
  Adding: basys3.xdc
# puts "\n=========================================="

==========================================
# puts "Setting top module..."
Setting top module...
# puts "=========================================="
==========================================
# set_property top basys3_top [current_fileset]
# update_compile_order -fileset sources_1
# puts "  Top module: basys3_top"
  Top module: basys3_top
# puts "\n=========================================="

==========================================
# puts "Running Synthesis..."
Running Synthesis...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
# reset_run synth_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 31 06:07:09 2025] Launched synth_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Dec 31 06:07:09 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:14 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:19 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:24 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:34 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:44 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:07:54 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log basys3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:07:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1414.297 ; gain = 0.023 ; free physical = 379081 ; free virtual = 383847
Command: synth_design -top basys3_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1369017
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.082 ; gain = 412.715 ; free physical = 378059 ; free virtual = 382825
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3_top' [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'tpu_top' [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:243]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tpu_bridge' [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_bridge' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mlp_top' [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'dual_weight_fifo' [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_weight_fifo' (0#1) [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_buffer' [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'unified_buffer' (0#1) [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (0#1) [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_align' [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_align' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_mem' [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_mem' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'activation_pipeline' [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6157] synthesizing module 'activation_func' [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'activation_func' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6157] synthesizing module 'normalizer' [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'normalizer' (0#1) [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'loss_block' [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'loss_block' (0#1) [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'activation_pipeline' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:149]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top' (0#1) [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
WARNING: [Synth 8-7137] Register mem_reg in module unified_buffer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element weights_loaded_reg was removed.  [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:297]
WARNING: [Synth 8-3848] Net mlp_acc_valid_dbg in module/entity basys3_top does not have driver. [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:75]
WARNING: [Synth 8-3848] Net mlp_acc0_dbg in module/entity basys3_top does not have driver. [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:73]
WARNING: [Synth 8-3848] Net mlp_acc1_dbg in module/entity basys3_top does not have driver. [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:74]
WARNING: [Synth 8-7129] Port clk in module tpu_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tpu_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_state[3] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[2] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[1] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[0] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_layer_complete in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[31] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[30] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[29] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[28] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[27] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[26] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[25] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[24] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[23] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[22] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[21] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[20] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[19] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[18] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[17] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[16] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[15] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[14] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[13] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[12] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[11] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[10] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[9] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[8] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[7] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[6] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[5] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[4] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[3] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[2] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[1] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[0] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc_valid in module uart_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.051 ; gain = 498.684 ; free physical = 377962 ; free virtual = 382729
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.863 ; gain = 516.496 ; free physical = 377950 ; free virtual = 382717
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.863 ; gain = 516.496 ; free physical = 377950 ; free virtual = 382717
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2234.801 ; gain = 0.000 ; free physical = 377946 ; free virtual = 382713
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.613 ; gain = 0.000 ; free physical = 377869 ; free virtual = 382636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2376.613 ; gain = 0.000 ; free physical = 377869 ; free virtual = 382636
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2376.613 ; gain = 664.246 ; free physical = 377864 ; free virtual = 382631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377864 ; free virtual = 382631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377864 ; free virtual = 382631
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mlp_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                             0000
                WAIT_CMD |                          0000010 |                             0001
               RECV_DATA |                          0000100 |                             0010
        WRITE_WEIGHT_SEQ |                          0001000 |                             0101
           WRITE_ACT_SEQ |                          0010000 |                             0110
                EXEC_CMD |                          0100000 |                             0011
               SEND_RESP |                          1000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
             LOAD_WEIGHT |                             0010 |                             0001
                LOAD_ACT |                             1000 |                             0010
                 COMPUTE |                             0111 |                             0011
                   DRAIN |                             0101 |                             0100
                TRANSFER |                             0100 |                             0101
              NEXT_LAYER |                             0011 |                             0110
            WAIT_WEIGHTS |                             0001 |                             0111
                    DONE |                             0110 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mlp_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377864 ; free virtual = 382632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 46    
	                8 Bit    Registers := 35    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              16x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 6     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 78    
	   4 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 23    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377855 ; free virtual = 382629
---------------------------------------------------------------------------------
 Sort Area is  mult_3 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  mult_3 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 0 : 2759 4654 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 1 : 1895 4654 : Used 1 time 0
 Sort Area is  mult_6 : 0 0 : 2759 4630 : Used 1 time 0
 Sort Area is  mult_6 : 0 1 : 1871 4630 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377856 ; free virtual = 382630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.617 ; gain = 672.250 ; free physical = 377855 ; free virtual = 382629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377851 ; free virtual = 382625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   142|
|3     |DSP48E1 |     8|
|5     |LUT1    |    14|
|6     |LUT2    |   495|
|7     |LUT3    |   143|
|8     |LUT4    |    91|
|9     |LUT5    |   237|
|10    |LUT6    |   531|
|11    |MUXF7   |    67|
|12    |MUXF8   |    24|
|13    |FDCE    |   733|
|14    |FDPE    |     5|
|15    |FDRE    |   534|
|16    |IBUF    |     5|
|17    |OBUF    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.617 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.617 ; gain = 532.500 ; free physical = 377850 ; free virtual = 382624
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.625 ; gain = 680.250 ; free physical = 377850 ; free virtual = 382624
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2392.625 ; gain = 0.000 ; free physical = 378152 ; free virtual = 382926
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.645 ; gain = 0.000 ; free physical = 378151 ; free virtual = 382924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7491fbfe
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 47 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2448.645 ; gain = 1034.348 ; free physical = 378151 ; free virtual = 382924
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1978.003; main = 1623.689; forked = 402.907
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3417.117; main = 2448.648; forked = 1024.496
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.656 ; gain = 0.000 ; free physical = 378151 ; free virtual = 382925
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/basys3_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_synth.rpt -pb basys3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:08:02 2025...
[Wed Dec 31 06:08:02 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:01:00 ; elapsed = 00:00:53 . Memory (MB): peak = 7802.008 ; gain = 10.008 ; free physical = 379556 ; free virtual = 384322
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Synthesis failed!"
#     return -code error "Synthesis failed"
# }
# if {[get_property STATUS [get_runs synth_1]] != "synth_design Complete!"} {
#     puts "ERROR: Synthesis did not complete successfully!"
#     return -code error "Synthesis incomplete"
# }
# puts "\n Synthesis completed successfully"

 Synthesis completed successfully
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8132.883 ; gain = 0.000 ; free physical = 379209 ; free virtual = 383976
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8311.621 ; gain = 0.000 ; free physical = 379138 ; free virtual = 383905
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 8471.418 ; gain = 669.410 ; free physical = 378981 ; free virtual = 383752
# report_utilization -file "$project_dir/utilization_post_synth.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_synth.rpt"
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8831.305 ; gain = 359.887 ; free physical = 378538 ; free virtual = 383305
# puts "  Utilization report: utilization_post_synth.rpt"
  Utilization report: utilization_post_synth.rpt
# puts "  Timing report: timing_summary_post_synth.rpt"
  Timing report: timing_summary_post_synth.rpt
# puts "\n=========================================="

==========================================
# puts "Running Implementation..."
Running Implementation...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
# reset_run impl_1
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8870.000 ; gain = 14.844 ; free physical = 378524 ; free virtual = 383291
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8873.492 ; gain = 0.000 ; free physical = 378511 ; free virtual = 383277
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8873.492 ; gain = 0.000 ; free physical = 378511 ; free virtual = 383277
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8875.492 ; gain = 2.000 ; free physical = 378506 ; free virtual = 383273
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8875.492 ; gain = 0.000 ; free physical = 378506 ; free virtual = 383273
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8875.492 ; gain = 0.000 ; free physical = 378505 ; free virtual = 383273
Write Physdb Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 8879.133 ; gain = 9.133 ; free physical = 378504 ; free virtual = 383272
[Wed Dec 31 06:08:17 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:08:17 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:08:22 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:08:27 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:08:32 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:08:42 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:08:52 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:02 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:12 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:08:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.457 ; gain = 0.000 ; free physical = 377661 ; free virtual = 382429
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1781.207 ; gain = 0.000 ; free physical = 377599 ; free virtual = 382366
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Restored from archive | CPU: 0.070000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2366.660 ; gain = 6.938 ; free physical = 377085 ; free virtual = 381852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2366.660 ; gain = 954.297 ; free physical = 377085 ; free virtual = 381852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2461.410 ; gain = 91.781 ; free physical = 377052 ; free virtual = 381819

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.410 ; gain = 0.000 ; free physical = 377052 ; free virtual = 381819

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553
Phase 1 Initialization | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376781 ; free virtual = 381549
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376781 ; free virtual = 381549

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Retarget | Checksum: 1cd381fc8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 175157892

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Constant propagation | Checksum: 175157892
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 226839ab1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Sweep | Checksum: 226839ab1
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 226839ab1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
BUFG optimization | Checksum: 226839ab1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 226839ab1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Shift Register Optimization | Checksum: 226839ab1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e88c0b3d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Post Processing Netlist | Checksum: 1e88c0b3d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Phase 9 Finalization | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Ending Netlist Obfuscation Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376764 ; free virtual = 381533
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376764 ; free virtual = 381532
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381520
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381521

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376753 ; free virtual = 381521

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376756 ; free virtual = 381524

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376756 ; free virtual = 381524

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376785 ; free virtual = 381553
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376785 ; free virtual = 381553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376783 ; free virtual = 381551

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376786 ; free virtual = 381554
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cb7f0aa8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376773 ; free virtual = 381541
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2089e0b5d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376773 ; free virtual = 381541
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376773 ; free virtual = 381541

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376774 ; free virtual = 381543

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376774 ; free virtual = 381543
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376773 ; free virtual = 381542

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376772 ; free virtual = 381541

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376771 ; free virtual = 381540
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376771 ; free virtual = 381540
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.277 ; gain = 15.031 ; free physical = 376771 ; free virtual = 381540
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381540
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381539
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381539
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376749 ; free virtual = 381521
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.58s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 143072304

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 143072304

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376745 ; free virtual = 381514

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381513
Phase 3 Critical Path Optimization | Checksum: 143072304

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381513

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Phase 4 Critical Path Optimization | Checksum: 143072304

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Ending Physical Synthesis Task | Checksum: 1df80f47d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376739 ; free virtual = 381508
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381389

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381388

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381388
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376601 ; free virtual = 381371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376583 ; free virtual = 381354
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376583 ; free virtual = 381353

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376590 ; free virtual = 381360

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359
Total Elapsed time in route_design: 15.55 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 296eca9ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 296eca9ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2976.199 ; gain = 127.762 ; free physical = 376589 ; free virtual = 381359
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376548 ; free virtual = 381320
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376546 ; free virtual = 381320
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376544 ; free virtual = 381320
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381321
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:09:23 2025...
[Wed Dec 31 06:09:23 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:26 ; elapsed = 00:01:06 . Memory (MB): peak = 8879.133 ; gain = 0.000 ; free physical = 378519 ; free virtual = 383291
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Implementation failed!"
#     return -code error "Implementation failed"
# }
# set impl_status [get_property STATUS [get_runs impl_1]]
# puts "Implementation status: $impl_status"
Implementation status: route_design Complete, Failed Timing!
# if {![string match "*Complete*" $impl_status]} {
#     puts "WARNING: Implementation did not complete successfully (status: $impl_status)"
#     puts "Continuing with bitstream generation anyway..."
# }
# puts "\n Implementation completed successfully"

 Implementation completed successfully
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8879.133 ; gain = 0.000 ; free physical = 378518 ; free virtual = 383290
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8926.641 ; gain = 0.000 ; free physical = 378472 ; free virtual = 383245
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Restored from archive | CPU: 0.140000 secs | Memory: 3.326309 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9024.352 ; gain = 0.000 ; free physical = 378388 ; free virtual = 383160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# report_utilization -file "$project_dir/utilization_post_impl.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_impl.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file "$project_dir/power_post_impl.rpt"
Command: report_power -file ./vivado_project/power_post_impl.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file "$project_dir/drc_post_impl.rpt"
Command: report_drc -file ./vivado_project/drc_post_impl.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/drc_post_impl.rpt.
report_drc completed successfully
# puts "  Utilization report: utilization_post_impl.rpt"
  Utilization report: utilization_post_impl.rpt
# puts "  Timing report: timing_summary_post_impl.rpt"
  Timing report: timing_summary_post_impl.rpt
# puts "  Power report: power_post_impl.rpt"
  Power report: power_post_impl.rpt
# puts "  DRC report: drc_post_impl.rpt"
  DRC report: drc_post_impl.rpt
# puts "\n=========================================="

==========================================
# puts "Generating Bitstream..."
Generating Bitstream...
# puts "=========================================="
==========================================
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 31 06:09:27 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:09:27 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:32 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:37 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:42 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:09:52 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:08:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.457 ; gain = 0.000 ; free physical = 377661 ; free virtual = 382429
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1781.207 ; gain = 0.000 ; free physical = 377599 ; free virtual = 382366
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
Restored from archive | CPU: 0.070000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2366.660 ; gain = 6.938 ; free physical = 377085 ; free virtual = 381852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.660 ; gain = 0.000 ; free physical = 377085 ; free virtual = 381852
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2366.660 ; gain = 954.297 ; free physical = 377085 ; free virtual = 381852
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2461.410 ; gain = 91.781 ; free physical = 377052 ; free virtual = 381819

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.410 ; gain = 0.000 ; free physical = 377052 ; free virtual = 381819

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553
Phase 1 Initialization | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376786 ; free virtual = 381553

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376781 ; free virtual = 381549
Phase 2 Timer Update And Timing Data Collection | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376781 ; free virtual = 381549

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1cd381fc8

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Retarget | Checksum: 1cd381fc8
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 175157892

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Constant propagation | Checksum: 175157892
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 226839ab1

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Sweep | Checksum: 226839ab1
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 226839ab1

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
BUFG optimization | Checksum: 226839ab1
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 226839ab1

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Shift Register Optimization | Checksum: 226839ab1
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e88c0b3d

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Post Processing Netlist | Checksum: 1e88c0b3d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Phase 9 Finalization | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
Ending Netlist Obfuscation Task | Checksum: 2948d9c15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.207 ; gain = 0.000 ; free physical = 376776 ; free virtual = 381544
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376765 ; free virtual = 381533
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376764 ; free virtual = 381533
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2797.246 ; gain = 0.000 ; free physical = 376764 ; free virtual = 381532
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2805.250 ; gain = 0.000 ; free physical = 376762 ; free virtual = 381530

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381520

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381520
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376752 ; free virtual = 381521

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.7 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376753 ; free virtual = 381521

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376756 ; free virtual = 381524

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.77 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376756 ; free virtual = 381524

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376785 ; free virtual = 381553
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376785 ; free virtual = 381553

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381554

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376783 ; free virtual = 381551

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376782 ; free virtual = 381550

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376786 ; free virtual = 381554
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376785 ; free virtual = 381553

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cb7f0aa8

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376773 ; free virtual = 381541
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2089e0b5d

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376773 ; free virtual = 381541
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376773 ; free virtual = 381541

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376774 ; free virtual = 381543

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376774 ; free virtual = 381543
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376773 ; free virtual = 381542

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376772 ; free virtual = 381541

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376772 ; free virtual = 381541
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376771 ; free virtual = 381540
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2812.277 ; gain = 7.027 ; free physical = 376771 ; free virtual = 381540
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2812.277 ; gain = 15.031 ; free physical = 376771 ; free virtual = 381540
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381540
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381539
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376771 ; free virtual = 381539
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376749 ; free virtual = 381521
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2812.277 ; gain = 0.000 ; free physical = 376750 ; free virtual = 381521
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.58s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 143072304

Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376748 ; free virtual = 381517
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 143072304

Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376745 ; free virtual = 381514

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381513
Phase 3 Critical Path Optimization | Checksum: 143072304

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381513

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Phase 4 Critical Path Optimization | Checksum: 143072304

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
Ending Physical Synthesis Task | Checksum: 1df80f47d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376743 ; free virtual = 381512
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376739 ; free virtual = 381508
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381491
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2829.578 ; gain = 0.000 ; free physical = 376719 ; free virtual = 381492
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381389

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381388

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2927.137 ; gain = 40.945 ; free physical = 376618 ; free virtual = 381388
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376601 ; free virtual = 381371
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2952.137 ; gain = 65.945 ; free physical = 376596 ; free virtual = 381366

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376587 ; free virtual = 381358

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376583 ; free virtual = 381354
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376583 ; free virtual = 381353

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376590 ; free virtual = 381360

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359
Total Elapsed time in route_design: 15.55 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 296eca9ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 296eca9ab

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2976.199 ; gain = 90.008 ; free physical = 376589 ; free virtual = 381359

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2976.199 ; gain = 127.762 ; free physical = 376589 ; free virtual = 381359
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376548 ; free virtual = 381320
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376546 ; free virtual = 381320
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381320
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376544 ; free virtual = 381320
Write Physdb Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3070.180 ; gain = 0.000 ; free physical = 376545 ; free virtual = 381321
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:09:23 2025...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:09:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint basys3_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.398 ; gain = 0.000 ; free physical = 377411 ; free virtual = 382184
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1782.148 ; gain = 1.000 ; free physical = 377346 ; free virtual = 382119
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Read PlaceDB: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
Restored from archive | CPU: 0.190000 secs | Memory: 4.385323 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2366.602 ; gain = 8.906 ; free physical = 376838 ; free virtual = 381611
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.602 ; gain = 0.000 ; free physical = 376838 ; free virtual = 381611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2366.602 ; gain = 955.297 ; free physical = 376838 ; free virtual = 381611
Command: write_bitstream -force basys3_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult input tpu_inst/mlp_u/ap_col0/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 input tpu_inst/mlp_u/ap_col0/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult input tpu_inst/mlp_u/ap_col0/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 input tpu_inst/mlp_u/ap_col0/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult input tpu_inst/mlp_u/ap_col1/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 input tpu_inst/mlp_u/ap_col1/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult input tpu_inst/mlp_u/ap_col1/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 input tpu_inst/mlp_u/ap_col1/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult output tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 output tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 output tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult output tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 output tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 output tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult multiplier stage tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult multiplier stage tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14432224 bits.
Writing bitstream ./basys3_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.488 ; gain = 462.887 ; free physical = 376434 ; free virtual = 381208
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:10:01 2025...
[Wed Dec 31 06:10:01 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 9224.113 ; gain = 0.000 ; free physical = 378115 ; free virtual = 382888
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Bitstream generation failed!"
#     return -code error "Bitstream generation failed"
# }
# puts "\n Bitstream generated successfully"

 Bitstream generated successfully
# set bitstream_src "$project_dir/$project_name.runs/impl_1/basys3_top.bit"
# set bitstream_dst "$script_dir/basys3_top.bit"
# if {[file exists $bitstream_src]} {
#     file copy -force $bitstream_src $bitstream_dst
#     puts "  Bitstream copied to: [file tail $bitstream_dst]"
# } else {
#     puts "WARNING: Bitstream file not found at expected location"
# }
  Bitstream copied to: basys3_top.bit
# puts "\n=========================================="

==========================================
# puts "Build Summary"
Build Summary
# puts "=========================================="
==========================================
# puts "Project:     $project_name"
Project:     tinytinyTPU_basys3
# puts "FPGA Part:   $fpga_part"
FPGA Part:   xc7a35tcpg236-1
# puts "Top Module:  basys3_top"
Top Module:  basys3_top
# puts ""

# puts " Synthesis:       PASSED"
 Synthesis:       PASSED
# puts " Implementation:  PASSED"
 Implementation:  PASSED
# puts " Bitstream:       GENERATED"
 Bitstream:       GENERATED
# puts ""

# puts "Output Files:"
Output Files:
# puts "  - Bitstream:     basys3_top.bit"
  - Bitstream:     basys3_top.bit
# puts "  - Reports:       vivado_project/*.rpt"
  - Reports:       vivado_project/*.rpt
# puts "=========================================="
==========================================
# puts "\nTo program the FPGA:"

To program the FPGA:
# puts "  1. Connect Basys3 board via USB"
  1. Connect Basys3 board via USB
# puts "  2. Open Vivado Hardware Manager"
  2. Open Vivado Hardware Manager
# puts "  3. Open target and program with basys3_top.bit"
  3. Open target and program with basys3_top.bit
# puts ""

# puts "Or use command line:"
Or use command line:
# puts "  vivado -mode tcl"
  vivado -mode tcl
# puts "  open_hw_manager"
  open_hw_manager
# puts "  connect_hw_server"
  connect_hw_server
# puts "  open_hw_target"
  open_hw_target
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  set_property PROGRAM.FILE {basys3_top.bit} [get_hw_devices xc7a35t_0]"
  set_property PROGRAM.FILE {basys3_top.bit} 
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  program_hw_devices [get_hw_devices xc7a35t_0]"
  program_hw_devices 
# puts "=========================================="
==========================================
update_compile_order -fileset sources_1
close_project
source /home/as0714/tpu_build_rev2/fpga/build_vivado.tcl
# set project_name "tinytinyTPU_basys3"
# set project_dir "./vivado_project"
# set fpga_part "xc7a35tcpg236-1"
# set script_dir [file dirname [file normalize [info script]]]
# set rtl_dir [file normalize "$script_dir/../rtl"]
# puts "=========================================="
==========================================
# puts "Creating Vivado project: $project_name"
Creating Vivado project: tinytinyTPU_basys3
# puts "=========================================="
==========================================
# if {[file exists $project_dir]} {
#     puts "Removing existing project directory..."
#     file delete -force $project_dir
# }
Removing existing project directory...
# create_project $project_name $project_dir -part $fpga_part -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# set_property default_lib work [current_project]
# puts "\n=========================================="

==========================================
# puts "Adding RTL source files..."
Adding RTL source files...
# puts "=========================================="
==========================================
# set rtl_files [list \
#     "$rtl_dir/pe.sv" \
#     "$rtl_dir/mmu.sv" \
#     "$rtl_dir/weight_fifo.sv" \
#     "$rtl_dir/dual_weight_fifo.sv" \
#     "$rtl_dir/accumulator_align.sv" \
#     "$rtl_dir/accumulator_mem.sv" \
#     "$rtl_dir/accumulator.sv" \
#     "$rtl_dir/activation_func.sv" \
#     "$rtl_dir/normalizer.sv" \
#     "$rtl_dir/loss_block.sv" \
#     "$rtl_dir/activation_pipeline.sv" \
#     "$rtl_dir/unified_buffer.sv" \
#     "$rtl_dir/mlp_top.sv" \
#     "$rtl_dir/uart_rx.sv" \
#     "$rtl_dir/uart_tx.sv" \
#     "$rtl_dir/uart_controller.sv" \
#     "$rtl_dir/tpu_bridge.sv" \
#     "$rtl_dir/tpu_top.sv" \
#     "$script_dir/basys3_top.sv" \
# ]
# foreach rtl_file $rtl_files {
#     if {[file exists $rtl_file]} {
#         puts "  Adding: [file tail $rtl_file]"
#         add_files -norecurse $rtl_file
#     } else {
#         puts "  ERROR: File not found: $rtl_file"
#         return -code error "Missing RTL file: $rtl_file"
#     }
# }
  Adding: pe.sv
  Adding: mmu.sv
  Adding: weight_fifo.sv
  Adding: dual_weight_fifo.sv
  Adding: accumulator_align.sv
  Adding: accumulator_mem.sv
  Adding: accumulator.sv
  Adding: activation_func.sv
  Adding: normalizer.sv
  Adding: loss_block.sv
  Adding: activation_pipeline.sv
  Adding: unified_buffer.sv
  Adding: mlp_top.sv
  Adding: uart_rx.sv
  Adding: uart_tx.sv
  Adding: uart_controller.sv
  Adding: tpu_bridge.sv
  Adding: tpu_top.sv
  Adding: basys3_top.sv
# set_property file_type SystemVerilog [get_files *.sv]
# puts "\n=========================================="

==========================================
# puts "Adding constraint files..."
Adding constraint files...
# puts "=========================================="
==========================================
# set xdc_file "$script_dir/basys3.xdc"
# if {[file exists $xdc_file]} {
#     puts "  Adding: [file tail $xdc_file]"
#     add_files -fileset constrs_1 -norecurse $xdc_file
# } else {
#     puts "  ERROR: Constraint file not found: $xdc_file"
#     return -code error "Missing constraint file: $xdc_file"
# }
  Adding: basys3.xdc
# puts "\n=========================================="

==========================================
# puts "Setting top module..."
Setting top module...
# puts "=========================================="
==========================================
# set_property top basys3_top [current_fileset]
# update_compile_order -fileset sources_1
# puts "  Top module: basys3_top"
  Top module: basys3_top
# puts "\n=========================================="

==========================================
# puts "Running Synthesis..."
Running Synthesis...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
# reset_run synth_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 31 06:24:09 2025] Launched synth_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Dec 31 06:24:09 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:14 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:19 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:24 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:34 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:44 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:24:54 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log basys3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:24:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1412.359 ; gain = 0.023 ; free physical = 377653 ; free virtual = 382420
Command: synth_design -top basys3_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1380774
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.113 ; gain = 412.715 ; free physical = 376625 ; free virtual = 381392
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3_top' [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'tpu_top' [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:243]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tpu_bridge' [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_bridge' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mlp_top' [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'dual_weight_fifo' [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_weight_fifo' (0#1) [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_buffer' [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'unified_buffer' (0#1) [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (0#1) [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_align' [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_align' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_mem' [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_mem' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'activation_pipeline' [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6157] synthesizing module 'activation_func' [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'activation_func' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6157] synthesizing module 'normalizer' [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'normalizer' (0#1) [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'loss_block' [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'loss_block' (0#1) [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'activation_pipeline' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top' (0#1) [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
WARNING: [Synth 8-7137] Register mem_reg in module unified_buffer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element weights_loaded_reg was removed.  [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:297]
WARNING: [Synth 8-7129] Port clk in module tpu_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module tpu_bridge is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_state[3] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[2] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[1] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_current_layer[0] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_layer_complete in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[31] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[30] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[29] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[28] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[27] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[26] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[25] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[24] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[23] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[22] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[21] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[20] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[19] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[18] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[17] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[16] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[15] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[14] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[13] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[12] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[11] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[10] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[9] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[8] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[7] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[6] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[5] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[4] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[3] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[2] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[1] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc1[0] in module uart_controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port mlp_acc_valid in module uart_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2211.082 ; gain = 498.684 ; free physical = 376531 ; free virtual = 381299
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.895 ; gain = 516.496 ; free physical = 376518 ; free virtual = 381286
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.895 ; gain = 516.496 ; free physical = 376518 ; free virtual = 381286
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2234.832 ; gain = 0.000 ; free physical = 376514 ; free virtual = 381282
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.645 ; gain = 0.000 ; free physical = 376463 ; free virtual = 381230
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2376.645 ; gain = 0.000 ; free physical = 376463 ; free virtual = 381230
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2376.645 ; gain = 664.246 ; free physical = 376459 ; free virtual = 381226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376459 ; free virtual = 381226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376459 ; free virtual = 381226
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mlp_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                             0000
                WAIT_CMD |                          0000010 |                             0001
               RECV_DATA |                          0000100 |                             0010
        WRITE_WEIGHT_SEQ |                          0001000 |                             0101
           WRITE_ACT_SEQ |                          0010000 |                             0110
                EXEC_CMD |                          0100000 |                             0011
               SEND_RESP |                          1000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
             LOAD_WEIGHT |                             0010 |                             0001
                LOAD_ACT |                             1000 |                             0010
                 COMPUTE |                             0111 |                             0011
                   DRAIN |                             0101 |                             0100
                TRANSFER |                             0100 |                             0101
              NEXT_LAYER |                             0011 |                             0110
            WAIT_WEIGHTS |                             0001 |                             0111
                    DONE |                             0110 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mlp_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376457 ; free virtual = 381225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 46    
	                8 Bit    Registers := 35    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              16x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 6     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 78    
	   4 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 23    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376459 ; free virtual = 381234
---------------------------------------------------------------------------------
 Sort Area is  mult_3 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  mult_3 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 0 : 2759 4654 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 1 : 1895 4654 : Used 1 time 0
 Sort Area is  mult_6 : 0 0 : 2759 4630 : Used 1 time 0
 Sort Area is  mult_6 : 0 1 : 1871 4630 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376459 ; free virtual = 381233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.648 ; gain = 672.250 ; free physical = 376458 ; free virtual = 381233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376454 ; free virtual = 381229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   142|
|3     |DSP48E1 |     8|
|5     |LUT1    |    14|
|6     |LUT2    |   495|
|7     |LUT3    |   143|
|8     |LUT4    |    91|
|9     |LUT5    |   237|
|10    |LUT6    |   531|
|11    |MUXF7   |    67|
|12    |MUXF8   |    24|
|13    |FDCE    |   733|
|14    |FDPE    |     5|
|15    |FDRE    |   534|
|16    |IBUF    |     5|
|17    |OBUF    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.648 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.648 ; gain = 532.500 ; free physical = 376453 ; free virtual = 381227
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.656 ; gain = 680.250 ; free physical = 376453 ; free virtual = 381227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2392.656 ; gain = 0.000 ; free physical = 376759 ; free virtual = 381533
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2448.676 ; gain = 0.000 ; free physical = 376758 ; free virtual = 381532
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 67e863b
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2448.676 ; gain = 1036.316 ; free physical = 376758 ; free virtual = 381532
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1962.475; main = 1611.940; forked = 400.481
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3417.152; main = 2448.680; forked = 1024.500
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.688 ; gain = 0.000 ; free physical = 376758 ; free virtual = 381532
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/basys3_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_synth.rpt -pb basys3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:25:02 2025...
[Wed Dec 31 06:25:02 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 9240.020 ; gain = 15.906 ; free physical = 378166 ; free virtual = 382933
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Synthesis failed!"
#     return -code error "Synthesis failed"
# }
# if {[get_property STATUS [get_runs synth_1]] != "synth_design Complete!"} {
#     puts "ERROR: Synthesis did not complete successfully!"
#     return -code error "Synthesis incomplete"
# }
# puts "\n Synthesis completed successfully"

 Synthesis completed successfully
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9240.020 ; gain = 0.000 ; free physical = 378165 ; free virtual = 382932
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9240.020 ; gain = 0.000 ; free physical = 378141 ; free virtual = 382908
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# report_utilization -file "$project_dir/utilization_post_synth.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_synth.rpt"
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
# puts "  Utilization report: utilization_post_synth.rpt"
  Utilization report: utilization_post_synth.rpt
# puts "  Timing report: timing_summary_post_synth.rpt"
  Timing report: timing_summary_post_synth.rpt
# puts "\n=========================================="

==========================================
# puts "Running Implementation..."
Running Implementation...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
# reset_run impl_1
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378066 ; free virtual = 382833
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378065 ; free virtual = 382833
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378065 ; free virtual = 382833
[Wed Dec 31 06:25:13 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:25:13 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:18 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:23 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:28 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:38 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:48 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:25:58 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:26:08 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:25:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.363 ; gain = 0.000 ; free physical = 377165 ; free virtual = 381933
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1782.145 ; gain = 1.000 ; free physical = 377094 ; free virtual = 381862
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376627 ; free virtual = 381395
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Restored from archive | CPU: 0.060000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2368.566 ; gain = 8.906 ; free physical = 376626 ; free virtual = 381394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2368.566 ; gain = 956.266 ; free physical = 376626 ; free virtual = 381394
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2461.316 ; gain = 89.781 ; free physical = 376606 ; free virtual = 381374

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.316 ; gain = 0.000 ; free physical = 376606 ; free virtual = 381374

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096
Phase 1 Initialization | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381095

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376323 ; free virtual = 381091
Phase 2 Timer Update And Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376323 ; free virtual = 381091

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Retarget | Checksum: 15f24aa05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c7264cd7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Constant propagation | Checksum: 1c7264cd7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1aa560661

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Sweep | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
BUFG optimization | Checksum: 1aa560661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Shift Register Optimization | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16c3d96cd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Post Processing Netlist | Checksum: 16c3d96cd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 256956b51

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Phase 9.2 Verifying Netlist Connectivity | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Phase 9 Finalization | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Ending Netlist Obfuscation Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381081
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376310 ; free virtual = 381079
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376310 ; free virtual = 381079

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381081
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381081

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d8659dc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376304 ; free virtual = 381073
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24aa55a91

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376304 ; free virtual = 381073
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376304 ; free virtual = 381073

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381080

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2811.184 ; gain = 15.031 ; free physical = 376311 ; free virtual = 381080
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381080
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381079
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376307 ; free virtual = 381075
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381063
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376294 ; free virtual = 381064
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376293 ; free virtual = 381064
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376293 ; free virtual = 381064
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381064
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381064
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.57s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Phase 3 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Phase 4 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Ending Physical Synthesis Task | Checksum: 2257e918e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376286 ; free virtual = 381056
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2824.746 ; gain = 0.262 ; free physical = 376266 ; free virtual = 381039
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2824.746 ; gain = 0.262 ; free physical = 376266 ; free virtual = 381039
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376160 ; free virtual = 380931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913
Total Elapsed time in route_design: 15.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.520 ; gain = 125.762 ; free physical = 376142 ; free virtual = 380913
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376095 ; free virtual = 380867
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376094 ; free virtual = 380869
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376094 ; free virtual = 380869
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:26:19 2025...
[Wed Dec 31 06:26:24 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:11 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378059 ; free virtual = 382832
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Implementation failed!"
#     return -code error "Implementation failed"
# }
# set impl_status [get_property STATUS [get_runs impl_1]]
# puts "Implementation status: $impl_status"
Implementation status: route_design Complete, Failed Timing!
# if {![string match "*Complete*" $impl_status]} {
#     puts "WARNING: Implementation did not complete successfully (status: $impl_status)"
#     puts "Continuing with bitstream generation anyway..."
# }
# puts "\n Implementation completed successfully"

 Implementation completed successfully
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378057 ; free virtual = 382830
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Read Physdb Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Restored from archive | CPU: 0.160000 secs | Memory: 3.342834 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9292.051 ; gain = 0.000 ; free physical = 378050 ; free virtual = 382823
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# report_utilization -file "$project_dir/utilization_post_impl.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_impl.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file "$project_dir/power_post_impl.rpt"
Command: report_power -file ./vivado_project/power_post_impl.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file "$project_dir/drc_post_impl.rpt"
Command: report_drc -file ./vivado_project/drc_post_impl.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/drc_post_impl.rpt.
report_drc completed successfully
# puts "  Utilization report: utilization_post_impl.rpt"
  Utilization report: utilization_post_impl.rpt
# puts "  Timing report: timing_summary_post_impl.rpt"
  Timing report: timing_summary_post_impl.rpt
# puts "  Power report: power_post_impl.rpt"
  Power report: power_post_impl.rpt
# puts "  DRC report: drc_post_impl.rpt"
  DRC report: drc_post_impl.rpt
# puts "\n=========================================="

==========================================
# puts "Generating Bitstream..."
Generating Bitstream...
# puts "=========================================="
==========================================
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 31 06:26:28 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:26:28 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:26:33 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:26:38 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:26:43 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:26:53 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:25:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.363 ; gain = 0.000 ; free physical = 377165 ; free virtual = 381933
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1782.145 ; gain = 1.000 ; free physical = 377094 ; free virtual = 381862
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376627 ; free virtual = 381395
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Read Physdb Files: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
Restored from archive | CPU: 0.060000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2368.566 ; gain = 8.906 ; free physical = 376626 ; free virtual = 381394
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.566 ; gain = 0.000 ; free physical = 376626 ; free virtual = 381394
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2368.566 ; gain = 956.266 ; free physical = 376626 ; free virtual = 381394
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2461.316 ; gain = 89.781 ; free physical = 376606 ; free virtual = 381374

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2461.316 ; gain = 0.000 ; free physical = 376606 ; free virtual = 381374

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096
Phase 1 Initialization | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381096

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376327 ; free virtual = 381095

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376323 ; free virtual = 381091
Phase 2 Timer Update And Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376323 ; free virtual = 381091

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Retarget | Checksum: 15f24aa05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c7264cd7

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Constant propagation | Checksum: 1c7264cd7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1aa560661

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Sweep | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
BUFG optimization | Checksum: 1aa560661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Shift Register Optimization | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16c3d96cd

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Post Processing Netlist | Checksum: 16c3d96cd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 256956b51

Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Phase 9.2 Verifying Netlist Connectivity | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Phase 9 Finalization | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
Ending Netlist Obfuscation Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.113 ; gain = 0.000 ; free physical = 376318 ; free virtual = 381087
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376313 ; free virtual = 381081
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381080
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.152 ; gain = 0.000 ; free physical = 376312 ; free virtual = 381081
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.156 ; gain = 0.000 ; free physical = 376309 ; free virtual = 381078

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376308 ; free virtual = 381077

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376310 ; free virtual = 381079
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376310 ; free virtual = 381079

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376310 ; free virtual = 381079

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381082

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376312 ; free virtual = 381081

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381081
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376313 ; free virtual = 381081

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d8659dc

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376304 ; free virtual = 381073
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24aa55a91

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376304 ; free virtual = 381073
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376304 ; free virtual = 381073

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381080

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2811.184 ; gain = 7.027 ; free physical = 376311 ; free virtual = 381080
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2811.184 ; gain = 15.031 ; free physical = 376311 ; free virtual = 381080
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381080
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376311 ; free virtual = 381079
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376307 ; free virtual = 381075
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381063
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376294 ; free virtual = 381064
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376293 ; free virtual = 381064
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376293 ; free virtual = 381064
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381064
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2811.184 ; gain = 0.000 ; free physical = 376292 ; free virtual = 381064
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.57s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376291 ; free virtual = 381060

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Phase 3 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Phase 4 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
Ending Physical Synthesis Task | Checksum: 2257e918e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376290 ; free virtual = 381060
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.484 ; gain = 0.000 ; free physical = 376286 ; free virtual = 381056
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2824.746 ; gain = 0.262 ; free physical = 376266 ; free virtual = 381039
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.746 ; gain = 0.000 ; free physical = 376266 ; free virtual = 381039
Write Physdb Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2824.746 ; gain = 0.262 ; free physical = 376266 ; free virtual = 381039
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 2925.457 ; gain = 39.945 ; free physical = 376166 ; free virtual = 380937
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376160 ; free virtual = 380931
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2950.457 ; gain = 64.945 ; free physical = 376155 ; free virtual = 380925

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376143 ; free virtual = 380913

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913
Total Elapsed time in route_design: 15.93 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.520 ; gain = 89.008 ; free physical = 376142 ; free virtual = 380913

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.520 ; gain = 125.762 ; free physical = 376142 ; free virtual = 380913
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376095 ; free virtual = 380867
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376094 ; free virtual = 380869
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376094 ; free virtual = 380869
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3084.375 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380869
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:26:19 2025...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:26:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint basys3_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.492 ; gain = 0.000 ; free physical = 377189 ; free virtual = 381963
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1781.242 ; gain = 0.000 ; free physical = 377129 ; free virtual = 381903
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Read Physdb Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
Restored from archive | CPU: 0.200000 secs | Memory: 4.385323 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2366.695 ; gain = 7.938 ; free physical = 376618 ; free virtual = 381392
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.695 ; gain = 0.000 ; free physical = 376618 ; free virtual = 381392
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2366.695 ; gain = 955.328 ; free physical = 376618 ; free virtual = 381392
Command: write_bitstream -force basys3_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult input tpu_inst/mlp_u/ap_col0/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 input tpu_inst/mlp_u/ap_col0/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult input tpu_inst/mlp_u/ap_col0/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 input tpu_inst/mlp_u/ap_col0/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult input tpu_inst/mlp_u/ap_col1/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 input tpu_inst/mlp_u/ap_col1/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult input tpu_inst/mlp_u/ap_col1/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 input tpu_inst/mlp_u/ap_col1/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult output tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 output tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 output tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult output tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 output tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 output tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult multiplier stage tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult multiplier stage tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14432224 bits.
Writing bitstream ./basys3_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.520 ; gain = 462.824 ; free physical = 376229 ; free virtual = 381003
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:27:01 2025...
[Wed Dec 31 06:27:02 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 9309.074 ; gain = 0.000 ; free physical = 377997 ; free virtual = 382771
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Bitstream generation failed!"
#     return -code error "Bitstream generation failed"
# }
# puts "\n Bitstream generated successfully"

 Bitstream generated successfully
# set bitstream_src "$project_dir/$project_name.runs/impl_1/basys3_top.bit"
# set bitstream_dst "$script_dir/basys3_top.bit"
# if {[file exists $bitstream_src]} {
#     file copy -force $bitstream_src $bitstream_dst
#     puts "  Bitstream copied to: [file tail $bitstream_dst]"
# } else {
#     puts "WARNING: Bitstream file not found at expected location"
# }
  Bitstream copied to: basys3_top.bit
# puts "\n=========================================="

==========================================
# puts "Build Summary"
Build Summary
# puts "=========================================="
==========================================
# puts "Project:     $project_name"
Project:     tinytinyTPU_basys3
# puts "FPGA Part:   $fpga_part"
FPGA Part:   xc7a35tcpg236-1
# puts "Top Module:  basys3_top"
Top Module:  basys3_top
# puts ""

# puts " Synthesis:       PASSED"
 Synthesis:       PASSED
# puts " Implementation:  PASSED"
 Implementation:  PASSED
# puts " Bitstream:       GENERATED"
 Bitstream:       GENERATED
# puts ""

# puts "Output Files:"
Output Files:
# puts "  - Bitstream:     basys3_top.bit"
  - Bitstream:     basys3_top.bit
# puts "  - Reports:       vivado_project/*.rpt"
  - Reports:       vivado_project/*.rpt
# puts "=========================================="
==========================================
# puts "\nTo program the FPGA:"

To program the FPGA:
# puts "  1. Connect Basys3 board via USB"
  1. Connect Basys3 board via USB
# puts "  2. Open Vivado Hardware Manager"
  2. Open Vivado Hardware Manager
# puts "  3. Open target and program with basys3_top.bit"
  3. Open target and program with basys3_top.bit
# puts ""

# puts "Or use command line:"
Or use command line:
# puts "  vivado -mode tcl"
  vivado -mode tcl
# puts "  open_hw_manager"
  open_hw_manager
# puts "  connect_hw_server"
  connect_hw_server
# puts "  open_hw_target"
  open_hw_target
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  set_property PROGRAM.FILE {basys3_top.bit} [get_hw_devices xc7a35t_0]"
  set_property PROGRAM.FILE {basys3_top.bit} 
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  program_hw_devices [get_hw_devices xc7a35t_0]"
  program_hw_devices 
# puts "=========================================="
==========================================
update_compile_order -fileset sources_1
check_timing -verbose -name timing_1
update_compile_order -fileset sources_1
close_project
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
source /home/as0714/tpu_build_rev2/fpga/build_vivado.tcl
# set project_name "tinytinyTPU_basys3"
# set project_dir "./vivado_project"
# set fpga_part "xc7a35tcpg236-1"
# set script_dir [file dirname [file normalize [info script]]]
# set rtl_dir [file normalize "$script_dir/../rtl"]
# puts "=========================================="
==========================================
# puts "Creating Vivado project: $project_name"
Creating Vivado project: tinytinyTPU_basys3
# puts "=========================================="
==========================================
# if {[file exists $project_dir]} {
#     puts "Removing existing project directory..."
#     file delete -force $project_dir
# }
Removing existing project directory...
# create_project $project_name $project_dir -part $fpga_part -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# set_property default_lib work [current_project]
# puts "\n=========================================="

==========================================
# puts "Adding RTL source files..."
Adding RTL source files...
# puts "=========================================="
==========================================
# set rtl_files [list \
#     "$rtl_dir/pe.sv" \
#     "$rtl_dir/mmu.sv" \
#     "$rtl_dir/weight_fifo.sv" \
#     "$rtl_dir/dual_weight_fifo.sv" \
#     "$rtl_dir/accumulator_align.sv" \
#     "$rtl_dir/accumulator_mem.sv" \
#     "$rtl_dir/accumulator.sv" \
#     "$rtl_dir/activation_func.sv" \
#     "$rtl_dir/normalizer.sv" \
#     "$rtl_dir/loss_block.sv" \
#     "$rtl_dir/activation_pipeline.sv" \
#     "$rtl_dir/unified_buffer.sv" \
#     "$rtl_dir/mlp_top.sv" \
#     "$rtl_dir/uart_rx.sv" \
#     "$rtl_dir/uart_tx.sv" \
#     "$rtl_dir/uart_controller.sv" \
#     "$rtl_dir/tpu_bridge.sv" \
#     "$rtl_dir/tpu_top.sv" \
#     "$script_dir/basys3_top.sv" \
# ]
# foreach rtl_file $rtl_files {
#     if {[file exists $rtl_file]} {
#         puts "  Adding: [file tail $rtl_file]"
#         add_files -norecurse $rtl_file
#     } else {
#         puts "  ERROR: File not found: $rtl_file"
#         return -code error "Missing RTL file: $rtl_file"
#     }
# }
  Adding: pe.sv
  Adding: mmu.sv
  Adding: weight_fifo.sv
  Adding: dual_weight_fifo.sv
  Adding: accumulator_align.sv
  Adding: accumulator_mem.sv
  Adding: accumulator.sv
  Adding: activation_func.sv
  Adding: normalizer.sv
  Adding: loss_block.sv
  Adding: activation_pipeline.sv
  Adding: unified_buffer.sv
  Adding: mlp_top.sv
  Adding: uart_rx.sv
  Adding: uart_tx.sv
  Adding: uart_controller.sv
  Adding: tpu_bridge.sv
  Adding: tpu_top.sv
  Adding: basys3_top.sv
# set_property file_type SystemVerilog [get_files *.sv]
# puts "\n=========================================="

==========================================
# puts "Adding constraint files..."
Adding constraint files...
# puts "=========================================="
==========================================
# set xdc_file "$script_dir/basys3.xdc"
# if {[file exists $xdc_file]} {
#     puts "  Adding: [file tail $xdc_file]"
#     add_files -fileset constrs_1 -norecurse $xdc_file
# } else {
#     puts "  ERROR: Constraint file not found: $xdc_file"
#     return -code error "Missing constraint file: $xdc_file"
# }
  Adding: basys3.xdc
# puts "\n=========================================="

==========================================
# puts "Setting top module..."
Setting top module...
# puts "=========================================="
==========================================
# set_property top basys3_top [current_fileset]
# update_compile_order -fileset sources_1
# puts "  Top module: basys3_top"
  Top module: basys3_top
# puts "\n=========================================="

==========================================
# puts "Running Synthesis..."
Running Synthesis...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
# reset_run synth_1
# launch_runs synth_1 -jobs 4
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 31 06:40:13 2025] Launched synth_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Dec 31 06:40:13 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:18 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:23 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:28 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:38 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:48 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:40:58 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log basys3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:40:16 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1413.355 ; gain = 0.023 ; free physical = 377307 ; free virtual = 382074
Command: synth_design -top basys3_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1393247
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2127.016 ; gain = 414.621 ; free physical = 376265 ; free virtual = 381032
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'basys3_top' [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/ECE206/Vivado/2024.1/scripts/rt/data/unisim_comp.v:1951]
INFO: [Synth 8-6157] synthesizing module 'tpu_top' [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_controller' [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_rx.sv:7]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
	Parameter CLOCK_FREQ bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_tx.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:239]
INFO: [Synth 8-6155] done synthesizing module 'uart_controller' (0#1) [/home/as0714/tpu_build_rev2/rtl/uart_controller.sv:6]
INFO: [Synth 8-6157] synthesizing module 'tpu_bridge' [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_bridge' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_bridge.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mlp_top' [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6157] synthesizing module 'dual_weight_fifo' [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dual_weight_fifo' (0#1) [/home/as0714/tpu_build_rev2/rtl/dual_weight_fifo.sv:3]
INFO: [Synth 8-6157] synthesizing module 'unified_buffer' [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
	Parameter WIDTH bound to: 32'sb00000000000000000000000000010000 
	Parameter DEPTH bound to: 32'sb00000000000000000000000000010000 
INFO: [Synth 8-6155] done synthesizing module 'unified_buffer' (0#1) [/home/as0714/tpu_build_rev2/rtl/unified_buffer.sv:6]
INFO: [Synth 8-6157] synthesizing module 'mmu' [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'pe' [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'pe' (0#1) [/home/as0714/tpu_build_rev2/rtl/pe.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'mmu' (0#1) [/home/as0714/tpu_build_rev2/rtl/mmu.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator' [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_align' [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_align' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_align.sv:3]
INFO: [Synth 8-6157] synthesizing module 'accumulator_mem' [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:39]
INFO: [Synth 8-6155] done synthesizing module 'accumulator_mem' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator_mem.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'accumulator' (0#1) [/home/as0714/tpu_build_rev2/rtl/accumulator.sv:3]
INFO: [Synth 8-6157] synthesizing module 'activation_pipeline' [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6157] synthesizing module 'activation_func' [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'activation_func' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_func.sv:5]
INFO: [Synth 8-6157] synthesizing module 'normalizer' [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6155] done synthesizing module 'normalizer' (0#1) [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:5]
INFO: [Synth 8-6157] synthesizing module 'loss_block' [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'loss_block' (0#1) [/home/as0714/tpu_build_rev2/rtl/loss_block.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'activation_pipeline' (0#1) [/home/as0714/tpu_build_rev2/rtl/activation_pipeline.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'mlp_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'tpu_top' (0#1) [/home/as0714/tpu_build_rev2/rtl/tpu_top.sv:6]
INFO: [Synth 8-226] default block is never used [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:134]
INFO: [Synth 8-6155] done synthesizing module 'basys3_top' (0#1) [/home/as0714/tpu_build_rev2/fpga/basys3_top.sv:13]
WARNING: [Synth 8-7137] Register mem_reg in module unified_buffer has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-6014] Unused sequential element weights_loaded_reg was removed.  [/home/as0714/tpu_build_rev2/rtl/mlp_top.sv:297]
WARNING: [Synth 8-7129] Port mlp_state[3] in module uart_controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2210.984 ; gain = 498.590 ; free physical = 376175 ; free virtual = 380944
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.797 ; gain = 516.402 ; free physical = 376163 ; free virtual = 380932
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2228.797 ; gain = 516.402 ; free physical = 376163 ; free virtual = 380932
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2234.734 ; gain = 0.000 ; free physical = 376159 ; free virtual = 380928
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/basys3_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/basys3_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.547 ; gain = 0.000 ; free physical = 376072 ; free virtual = 380840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2376.547 ; gain = 0.000 ; free physical = 376072 ; free virtual = 380840
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2376.547 ; gain = 664.152 ; free physical = 376064 ; free virtual = 380832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376064 ; free virtual = 380832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376064 ; free virtual = 380832
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_controller'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'mlp_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    STOP |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                          0000001 |                             0000
                WAIT_CMD |                          0000010 |                             0001
               RECV_DATA |                          0000100 |                             0010
        WRITE_WEIGHT_SEQ |                          0001000 |                             0101
           WRITE_ACT_SEQ |                          0010000 |                             0110
                EXEC_CMD |                          0100000 |                             0011
               SEND_RESP |                          1000000 |                             0100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'uart_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
             LOAD_WEIGHT |                             0010 |                             0001
                LOAD_ACT |                             1000 |                             0010
                 COMPUTE |                             0111 |                             0011
                   DRAIN |                             0101 |                             0100
                TRANSFER |                             0100 |                             0101
              NEXT_LAYER |                             0011 |                             0110
            WAIT_WEIGHTS |                             0001 |                             0111
                    DONE |                             0110 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'mlp_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376066 ; free virtual = 380836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   48 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 10    
	   3 Input   32 Bit       Adders := 2     
	   2 Input   16 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 5     
+---Registers : 
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 46    
	                8 Bit    Registers := 35    
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              16x32  Multipliers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   16 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 13    
	   4 Input    8 Bit        Muxes := 6     
	   7 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 13    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   9 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   7 Input    4 Bit        Muxes := 1     
	   9 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 78    
	   4 Input    1 Bit        Muxes := 15    
	   7 Input    1 Bit        Muxes := 23    
	   9 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP norm_u/mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: operator norm_u/mult is absorbed into DSP norm_u/mult.
DSP Report: Generating DSP mult, operation Mode is: A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: Generating DSP mult, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mult is absorbed into DSP mult.
DSP Report: operator mult is absorbed into DSP mult.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376065 ; free virtual = 380840
---------------------------------------------------------------------------------
 Sort Area is  mult_3 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  mult_3 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 0 : 2759 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_0 : 0 1 : 2543 5302 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 0 : 2759 4654 : Used 1 time 0
 Sort Area is  norm_u/mult_4 : 0 1 : 1895 4654 : Used 1 time 0
 Sort Area is  mult_6 : 0 0 : 2759 4630 : Used 1 time 0
 Sort Area is  mult_6 : 0 1 : 1871 4630 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2384.551 ; gain = 672.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376063 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | PCIN>>17+A*B    | 9      | 18     | -      | -      | 23     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | A*B             | 17     | 9      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|activation_pipeline | (PCIN>>17+A*B)' | 9      | 14     | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   142|
|3     |DSP48E1 |     8|
|5     |LUT1    |    14|
|6     |LUT2    |   495|
|7     |LUT3    |   143|
|8     |LUT4    |    91|
|9     |LUT5    |   237|
|10    |LUT6    |   531|
|11    |MUXF7   |    67|
|12    |MUXF8   |    24|
|13    |FDCE    |   733|
|14    |FDPE    |     5|
|15    |FDRE    |   534|
|16    |IBUF    |     5|
|17    |OBUF    |    17|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.551 ; gain = 680.156 ; free physical = 376064 ; free virtual = 380839
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2392.551 ; gain = 532.406 ; free physical = 376063 ; free virtual = 380838
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2392.559 ; gain = 680.156 ; free physical = 376063 ; free virtual = 380838
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2392.559 ; gain = 0.000 ; free physical = 376369 ; free virtual = 381144
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2448.578 ; gain = 0.000 ; free physical = 376372 ; free virtual = 381147
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 67e863b
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:39 . Memory (MB): peak = 2448.578 ; gain = 1035.223 ; free physical = 376372 ; free virtual = 381147
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1988.637; main = 1636.841; forked = 402.331
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3417.051; main = 2448.582; forked = 1024.496
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2472.590 ; gain = 0.000 ; free physical = 376372 ; free virtual = 381147
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/basys3_top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_synth.rpt -pb basys3_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:41:06 2025...
[Wed Dec 31 06:41:06 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:58 ; elapsed = 00:00:53 . Memory (MB): peak = 9319.238 ; gain = 0.000 ; free physical = 377816 ; free virtual = 382584
# if {[get_property PROGRESS [get_runs synth_1]] != "100%"} {
#     puts "ERROR: Synthesis failed!"
#     return -code error "Synthesis failed"
# }
# if {[get_property STATUS [get_runs synth_1]] != "synth_design Complete!"} {
#     puts "ERROR: Synthesis did not complete successfully!"
#     return -code error "Synthesis incomplete"
# }
# puts "\n Synthesis completed successfully"

 Synthesis completed successfully
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9319.238 ; gain = 0.000 ; free physical = 377816 ; free virtual = 382584
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
Finished Parsing XDC File [/home/as0714/tpu_build_rev2/fpga/basys3.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9319.238 ; gain = 0.000 ; free physical = 377817 ; free virtual = 382585
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# report_utilization -file "$project_dir/utilization_post_synth.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_synth.rpt"
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377707 ; free virtual = 382475
# puts "  Utilization report: utilization_post_synth.rpt"
  Utilization report: utilization_post_synth.rpt
# puts "  Timing report: timing_summary_post_synth.rpt"
  Timing report: timing_summary_post_synth.rpt
# puts "\n=========================================="

==========================================
# puts "Running Implementation..."
Running Implementation...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
# reset_run impl_1
# launch_runs impl_1 -jobs 4
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377708 ; free virtual = 382476
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377708 ; free virtual = 382476
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377708 ; free virtual = 382476
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377707 ; free virtual = 382475
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377707 ; free virtual = 382475
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377707 ; free virtual = 382475
Write Physdb Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377721 ; free virtual = 382489
[Wed Dec 31 06:41:16 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:41:16 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:41:21 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:41:26 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:41:31 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:41:41 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:41:51 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:01 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:11 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:41:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.461 ; gain = 0.000 ; free physical = 376939 ; free virtual = 381707
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.242 ; gain = 0.000 ; free physical = 376872 ; free virtual = 381641
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Restored from archive | CPU: 0.080000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2367.664 ; gain = 8.906 ; free physical = 376436 ; free virtual = 381205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.664 ; gain = 954.297 ; free physical = 376431 ; free virtual = 381200
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2460.414 ; gain = 89.781 ; free physical = 376401 ; free virtual = 381170

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.414 ; gain = 0.000 ; free physical = 376401 ; free virtual = 381170

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 1 Initialization | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 2 Timer Update And Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Retarget | Checksum: 15f24aa05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c7264cd7

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Constant propagation | Checksum: 1c7264cd7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1aa560661

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Sweep | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
BUFG optimization | Checksum: 1aa560661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Shift Register Optimization | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16c3d96cd

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Post Processing Netlist | Checksum: 16c3d96cd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 9.2 Verifying Netlist Connectivity | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 9 Finalization | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Ending Netlist Obfuscation Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380878
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380878
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376109 ; free virtual = 380878
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376111 ; free virtual = 380880
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376111 ; free virtual = 380880

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d8659dc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380873
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24aa55a91

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380873
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376103 ; free virtual = 380873

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.285 ; gain = 23.035 ; free physical = 376104 ; free virtual = 380874
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376100 ; free virtual = 380870
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380864
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380867
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380867
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.57s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Phase 3 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Phase 4 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Ending Physical Synthesis Task | Checksum: 2257e918e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376088 ; free virtual = 380859
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380841
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380841
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375942 ; free virtual = 380714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702
Total Elapsed time in route_design: 15.62 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.680 ; gain = 128.793 ; free physical = 375930 ; free virtual = 380702
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375891 ; free virtual = 380664
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375894 ; free virtual = 380670
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375901 ; free virtual = 380677
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380677
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380677
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375901 ; free virtual = 380678
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380678
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:42:22 2025...
[Wed Dec 31 06:42:23 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:01:23 ; elapsed = 00:01:06 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382635
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Implementation failed!"
#     return -code error "Implementation failed"
# }
# set impl_status [get_property STATUS [get_runs impl_1]]
# puts "Implementation status: $impl_status"
Implementation status: route_design Complete, Failed Timing!
# if {![string match "*Complete*" $impl_status]} {
#     puts "WARNING: Implementation did not complete successfully (status: $impl_status)"
#     puts "Continuing with bitstream generation anyway..."
# }
# puts "\n Implementation completed successfully"

 Implementation completed successfully
# open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382635
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Read Physdb Files: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Restored from archive | CPU: 0.150000 secs | Memory: 3.325073 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377861 ; free virtual = 382636
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

# report_utilization -file "$project_dir/utilization_post_impl.rpt"
# report_timing_summary -file "$project_dir/timing_summary_post_impl.rpt"
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_power -file "$project_dir/power_post_impl.rpt"
Command: report_power -file ./vivado_project/power_post_impl.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file "$project_dir/drc_post_impl.rpt"
Command: report_drc -file ./vivado_project/drc_post_impl.rpt
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/drc_post_impl.rpt.
report_drc completed successfully
# puts "  Utilization report: utilization_post_impl.rpt"
  Utilization report: utilization_post_impl.rpt
# puts "  Timing report: timing_summary_post_impl.rpt"
  Timing report: timing_summary_post_impl.rpt
# puts "  Power report: power_post_impl.rpt"
  Power report: power_post_impl.rpt
# puts "  DRC report: drc_post_impl.rpt"
  DRC report: drc_post_impl.rpt
# puts "\n=========================================="

==========================================
# puts "Generating Bitstream..."
Generating Bitstream...
# puts "=========================================="
==========================================
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Dec 31 06:42:27 2025] Launched impl_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/runme.log
# wait_on_run impl_1
[Wed Dec 31 06:42:27 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:32 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:37 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:42 2025] Waiting for impl_1 to finish...
[Wed Dec 31 06:42:52 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:41:19 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1715.461 ; gain = 0.000 ; free physical = 376939 ; free virtual = 381707
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1781.242 ; gain = 0.000 ; free physical = 376872 ; free virtual = 381641
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
Restored from archive | CPU: 0.080000 secs | Memory: 1.093216 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2367.664 ; gain = 8.906 ; free physical = 376436 ; free virtual = 381205
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2367.664 ; gain = 0.000 ; free physical = 376436 ; free virtual = 381205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2367.664 ; gain = 954.297 ; free physical = 376431 ; free virtual = 381200
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2460.414 ; gain = 89.781 ; free physical = 376401 ; free virtual = 381170

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 15f24aa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.414 ; gain = 0.000 ; free physical = 376401 ; free virtual = 381170

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 1 Initialization | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 2 Timer Update And Timing Data Collection | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15f24aa05

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Retarget | Checksum: 15f24aa05
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1c7264cd7

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Constant propagation | Checksum: 1c7264cd7
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1aa560661

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Sweep | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
BUFG optimization | Checksum: 1aa560661
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1aa560661

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Shift Register Optimization | Checksum: 1aa560661
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 16c3d96cd

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Post Processing Netlist | Checksum: 16c3d96cd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 256956b51

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 9.2 Verifying Netlist Connectivity | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Phase 9 Finalization | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 256956b51

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
Ending Netlist Obfuscation Task | Checksum: 256956b51

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2716.211 ; gain = 0.000 ; free physical = 376127 ; free virtual = 380896
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
Command: report_drc -file basys3_top_drc_opted.rpt -pb basys3_top_drc_opted.pb -rpx basys3_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380878
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380878
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376109 ; free virtual = 380878
Write Physdb Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.250 ; gain = 0.000 ; free physical = 376110 ; free virtual = 380879
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ac81029a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14e80a7e7

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2804.254 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380872

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868
Phase 1 Placer Initialization | Checksum: 1fe0493c4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376098 ; free virtual = 380868

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 216e08262

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 246406790

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 151ed4ce3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2811.281 ; gain = 7.027 ; free physical = 376102 ; free virtual = 380871

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 289862a3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 81 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 2 LUTs, combined 22 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 2 candidate cells for DSP register optimization.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col1/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-665] Processed cell tpu_inst/mlp_u/ap_col0/norm_u/mult__0. 23 registers were pushed out.
INFO: [Physopt 32-775] End 2 Pass. Optimized 2 nets or cells. Created 46 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376111 ; free virtual = 380880
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376111 ; free virtual = 380880

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |             22  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |           46  |              0  |                     2  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           48  |             22  |                    26  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 246dba843

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880
Phase 2.4 Global Placement Core | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880
Phase 2 Global Placement | Checksum: 27651508e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2c0156bd6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e9e6db6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 28b8c968f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2da0c94b7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380880

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2e51b7e5a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 2e2f5d7a1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 25e18b045

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22e9af229

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376112 ; free virtual = 380882

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881
Phase 3 Detail Placement | Checksum: 1b3e213a4

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376111 ; free virtual = 380881

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21f6eee5d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.427 | TNS=-66.540 |
Phase 1 Physical Synthesis Initialization | Checksum: 20d8659dc

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380873
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 24aa55a91

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376103 ; free virtual = 380873
Phase 4.1.1.1 BUFG Insertion | Checksum: 21f6eee5d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376103 ; free virtual = 380873

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.983. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4.1 Post Commit Optimization | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4.3 Placer Reporting | Checksum: 26fded80f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b73aa71

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
Ending Placer Task | Checksum: 1c633715e

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2819.285 ; gain = 15.031 ; free physical = 376104 ; free virtual = 380874
77 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2819.285 ; gain = 23.035 ; free physical = 376104 ; free virtual = 380874
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file basys3_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874
INFO: [Vivado 12-24828] Executing command : report_utilization -file basys3_top_utilization_placed.rpt -pb basys3_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file basys3_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376104 ; free virtual = 380874
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376100 ; free virtual = 380870
Wrote PlaceDB: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380864
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380866
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380867
Write Physdb Complete: Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2819.285 ; gain = 0.000 ; free physical = 376093 ; free virtual = 380867
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.57s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
Phase 1 Physical Synthesis Initialization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.34 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.962 | TNS=-62.328 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int810_in. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_5__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.957 | TNS=-62.288 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.933 | TNS=-62.110 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/i__carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.919 | TNS=-61.450 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col0/ub_q_reg_reg[7]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.912 | TNS=-61.394 |
INFO: [Physopt 32-81] Processed net mult_i_9_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mult_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.889 | TNS=-60.746 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.865 | TNS=-60.698 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_6__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Phase 3 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_rounded_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult_n_106. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/ub_q_reg_reg[7]_0[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/mult__1[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int81_carry__1_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/biased_carry__1_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/scaled[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/sat_int8_return[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/mult__1[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net tpu_inst/mlp_u/ap_col1/norm_u/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.860 | TNS=-60.688 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Phase 4 Critical Path Optimization | Checksum: 1850e7238

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.860 | TNS=-60.688 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           2  |  00:00:02  |
|  Total          |          0.102  |          1.640  |            3  |              0  |                     7  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
Ending Physical Synthesis Task | Checksum: 2257e918e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376092 ; free virtual = 380863
INFO: [Common 17-83] Releasing license: Implementation
179 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376088 ; free virtual = 380859
Wrote PlaceDB: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380841
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380841
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
Write Physdb Complete: Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2824.059 ; gain = 0.000 ; free physical = 376068 ; free virtual = 380842
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6aa3fbd2 ConstDB: 0 ShapeSum: b04549e6 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f20d01c7 | NumContArr: 342bc083 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ab8ab784

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2925.617 ; gain = 47.945 ; free physical = 375959 ; free virtual = 380731
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 249fc772c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375942 ; free virtual = 380714
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.875 | TNS=-60.456| WHS=-0.144 | THS=-8.362 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2734
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2734
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 268dbd830

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706
Phase 4 Initial Routing | Checksum: 2f5ad75b4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.617 ; gain = 72.945 ; free physical = 375934 ; free virtual = 380706

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 347
 Number of Nodes with overlaps = 57
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.824 | TNS=-63.565| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 325c6df6e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 80
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.953 | TNS=-63.526| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 5 Rip-up And Reroute | Checksum: 2a64acf18

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2f0966232

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.603| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 6 Delay and Skew Optimization | Checksum: 2fc53c1b9

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702
Phase 7 Post Hold Fix | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.760743 %
  Global Horizontal Routing Utilization  = 0.800885 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 50%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375931 ; free virtual = 380702

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2991c48c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.731 | TNS=-61.464| WHS=0.137  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 216f7de36

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702
Total Elapsed time in route_design: 15.62 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 23b6c421f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 2974.680 ; gain = 97.008 ; free physical = 375930 ; free virtual = 380702

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
197 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 2974.680 ; gain = 128.793 ; free physical = 375930 ; free virtual = 380702
INFO: [Vivado 12-24828] Executing command : report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
Command: report_drc -file basys3_top_drc_routed.rpt -pb basys3_top_drc_routed.pb -rpx basys3_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
Command: report_methodology -file basys3_top_methodology_drc_routed.rpt -pb basys3_top_methodology_drc_routed.pb -rpx basys3_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file basys3_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file basys3_top_bus_skew_routed.rpt -pb basys3_top_bus_skew_routed.pb -rpx basys3_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file basys3_top_route_status.rpt -pb basys3_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Command: report_power -file basys3_top_power_routed.rpt -pb basys3_top_power_summary_routed.pb -rpx basys3_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
217 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file basys3_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375891 ; free virtual = 380664
Wrote PlaceDB: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375894 ; free virtual = 380670
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375901 ; free virtual = 380677
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380677
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380677
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375901 ; free virtual = 380678
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3068.660 ; gain = 0.000 ; free physical = 375900 ; free virtual = 380678
INFO: [Common 17-1381] The checkpoint '/home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/impl_1/basys3_top_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:42:22 2025...

*** Running vivado
    with args -log basys3_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source basys3_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:42:30 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
Command: open_checkpoint basys3_top_routed.dcp
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1716.461 ; gain = 0.000 ; free physical = 377021 ; free virtual = 381796
INFO: [Netlist 29-17] Analyzing 241 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1781.211 ; gain = 0.000 ; free physical = 376960 ; free virtual = 381735
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376459 ; free virtual = 381233
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
Read PlaceDB: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
Read Physdb Files: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
Restored from archive | CPU: 0.190000 secs | Memory: 4.385284 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2366.664 ; gain = 8.906 ; free physical = 376458 ; free virtual = 381233
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.664 ; gain = 0.000 ; free physical = 376458 ; free virtual = 381233
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2024.1 (64-bit) build 5076996
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2366.664 ; gain = 953.297 ; free physical = 376458 ; free virtual = 381233
Command: write_bitstream -force basys3_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult input tpu_inst/mlp_u/ap_col0/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 input tpu_inst/mlp_u/ap_col0/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult input tpu_inst/mlp_u/ap_col0/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 input tpu_inst/mlp_u/ap_col0/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult input tpu_inst/mlp_u/ap_col1/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 input tpu_inst/mlp_u/ap_col1/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult input tpu_inst/mlp_u/ap_col1/norm_u/mult/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 input tpu_inst/mlp_u/ap_col1/norm_u/mult__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult output tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 output tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 output tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult output tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 output tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 output tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult multiplier stage tpu_inst/mlp_u/ap_col0/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col0/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult multiplier stage tpu_inst/mlp_u/ap_col1/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult__0 multiplier stage tpu_inst/mlp_u/ap_col1/norm_u/mult__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col0/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col0/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP tpu_inst/mlp_u/ap_col1/norm_u/mult output is connected to registers with an asynchronous reset (tpu_inst/mlp_u/ap_col1/norm_u/data_out_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14432224 bits.
Writing bitstream ./basys3_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2829.520 ; gain = 462.855 ; free physical = 376056 ; free virtual = 380830
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:43:00 2025...
[Wed Dec 31 06:43:01 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:37 ; elapsed = 00:00:34 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377847 ; free virtual = 382622
# if {[get_property PROGRESS [get_runs impl_1]] != "100%"} {
#     puts "ERROR: Bitstream generation failed!"
#     return -code error "Bitstream generation failed"
# }
# puts "\n Bitstream generated successfully"

 Bitstream generated successfully
# set bitstream_src "$project_dir/$project_name.runs/impl_1/basys3_top.bit"
# set bitstream_dst "$script_dir/basys3_top.bit"
# if {[file exists $bitstream_src]} {
#     file copy -force $bitstream_src $bitstream_dst
#     puts "  Bitstream copied to: [file tail $bitstream_dst]"
# } else {
#     puts "WARNING: Bitstream file not found at expected location"
# }
  Bitstream copied to: basys3_top.bit
# puts "\n=========================================="

==========================================
# puts "Build Summary"
Build Summary
# puts "=========================================="
==========================================
# puts "Project:     $project_name"
Project:     tinytinyTPU_basys3
# puts "FPGA Part:   $fpga_part"
FPGA Part:   xc7a35tcpg236-1
# puts "Top Module:  basys3_top"
Top Module:  basys3_top
# puts ""

# puts " Synthesis:       PASSED"
 Synthesis:       PASSED
# puts " Implementation:  PASSED"
 Implementation:  PASSED
# puts " Bitstream:       GENERATED"
 Bitstream:       GENERATED
# puts ""

# puts "Output Files:"
Output Files:
# puts "  - Bitstream:     basys3_top.bit"
  - Bitstream:     basys3_top.bit
# puts "  - Reports:       vivado_project/*.rpt"
  - Reports:       vivado_project/*.rpt
# puts "=========================================="
==========================================
# puts "\nTo program the FPGA:"

To program the FPGA:
# puts "  1. Connect Basys3 board via USB"
  1. Connect Basys3 board via USB
# puts "  2. Open Vivado Hardware Manager"
  2. Open Vivado Hardware Manager
# puts "  3. Open target and program with basys3_top.bit"
  3. Open target and program with basys3_top.bit
# puts ""

# puts "Or use command line:"
Or use command line:
# puts "  vivado -mode tcl"
  vivado -mode tcl
# puts "  open_hw_manager"
  open_hw_manager
# puts "  connect_hw_server"
  connect_hw_server
# puts "  open_hw_target"
  open_hw_target
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  set_property PROGRAM.FILE {basys3_top.bit} [get_hw_devices xc7a35t_0]"
  set_property PROGRAM.FILE {basys3_top.bit} 
WARNING: [Labtoolstcl 44-128] No matching hw_devices were found.
# puts "  program_hw_devices [get_hw_devices xc7a35t_0]"
  program_hw_devices 
# puts "=========================================="
==========================================
update_compile_order -fileset sources_1
close_project
source /home/as0714/tpu_build_rev2/fpga/build_vivado.tcl
# set project_name "tinytinyTPU_basys3"
# set project_dir "./vivado_project"
# set fpga_part "xc7a35tcpg236-1"
# set script_dir [file dirname [file normalize [info script]]]
# set rtl_dir [file normalize "$script_dir/../rtl"]
# puts "=========================================="
==========================================
# puts "Creating Vivado project: $project_name"
Creating Vivado project: tinytinyTPU_basys3
# puts "=========================================="
==========================================
# if {[file exists $project_dir]} {
#     puts "Removing existing project directory..."
#     file delete -force $project_dir
# }
Removing existing project directory...
# create_project $project_name $project_dir -part $fpga_part -force
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ECE206/Vivado/2024.1/data/ip'.
# set_property target_language Verilog [current_project]
# set_property simulator_language Mixed [current_project]
# set_property default_lib work [current_project]
# puts "\n=========================================="

==========================================
# puts "Adding RTL source files..."
Adding RTL source files...
# puts "=========================================="
==========================================
# set rtl_files [list \
#     "$rtl_dir/pe.sv" \
#     "$rtl_dir/mmu.sv" \
#     "$rtl_dir/weight_fifo.sv" \
#     "$rtl_dir/dual_weight_fifo.sv" \
#     "$rtl_dir/accumulator_align.sv" \
#     "$rtl_dir/accumulator_mem.sv" \
#     "$rtl_dir/accumulator.sv" \
#     "$rtl_dir/activation_func.sv" \
#     "$rtl_dir/normalizer.sv" \
#     "$rtl_dir/loss_block.sv" \
#     "$rtl_dir/activation_pipeline.sv" \
#     "$rtl_dir/unified_buffer.sv" \
#     "$rtl_dir/mlp_top.sv" \
#     "$rtl_dir/uart_rx.sv" \
#     "$rtl_dir/uart_tx.sv" \
#     "$rtl_dir/uart_controller.sv" \
#     "$rtl_dir/tpu_bridge.sv" \
#     "$rtl_dir/tpu_top.sv" \
#     "$script_dir/basys3_top.sv" \
# ]
# foreach rtl_file $rtl_files {
#     if {[file exists $rtl_file]} {
#         puts "  Adding: [file tail $rtl_file]"
#         add_files -norecurse $rtl_file
#     } else {
#         puts "  ERROR: File not found: $rtl_file"
#         return -code error "Missing RTL file: $rtl_file"
#     }
# }
  Adding: pe.sv
  Adding: mmu.sv
  Adding: weight_fifo.sv
  Adding: dual_weight_fifo.sv
  Adding: accumulator_align.sv
  Adding: accumulator_mem.sv
  Adding: accumulator.sv
  Adding: activation_func.sv
  Adding: normalizer.sv
  Adding: loss_block.sv
  Adding: activation_pipeline.sv
  Adding: unified_buffer.sv
  Adding: mlp_top.sv
  Adding: uart_rx.sv
  Adding: uart_tx.sv
  Adding: uart_controller.sv
  Adding: tpu_bridge.sv
  Adding: tpu_top.sv
  Adding: basys3_top.sv
# set_property file_type SystemVerilog [get_files *.sv]
# puts "\n=========================================="

==========================================
# puts "Adding constraint files..."
Adding constraint files...
# puts "=========================================="
==========================================
# set xdc_file "$script_dir/basys3.xdc"
# if {[file exists $xdc_file]} {
#     puts "  Adding: [file tail $xdc_file]"
#     add_files -fileset constrs_1 -norecurse $xdc_file
# } else {
#     puts "  ERROR: Constraint file not found: $xdc_file"
#     return -code error "Missing constraint file: $xdc_file"
# }
  Adding: basys3.xdc
# puts "\n=========================================="

==========================================
# puts "Setting top module..."
Setting top module...
# puts "=========================================="
==========================================
# set_property top basys3_top [current_fileset]
# update_compile_order -fileset sources_1
# puts "  Top module: basys3_top"
  Top module: basys3_top
# puts "\n=========================================="

==========================================
# puts "Running Synthesis..."
Running Synthesis...
# puts "=========================================="
==========================================
# set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
# reset_run synth_1
# launch_runs synth_1 -jobs 4
CRITICAL WARNING: [HDL 9-1206] Syntax error near '[' [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:67]
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Dec 31 06:59:28 2025] Launched synth_1...
Run output will be captured here: /home/as0714/tpu_build_rev2/vivado_project/tinytinyTPU_basys3.runs/synth_1/runme.log
# wait_on_run synth_1
[Wed Dec 31 06:59:28 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:59:33 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:59:38 2025] Waiting for synth_1 to finish...
[Wed Dec 31 06:59:43 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log basys3_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source basys3_top.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Dec 31 06:59:31 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source basys3_top.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1411.328 ; gain = 0.023 ; free physical = 377393 ; free virtual = 382161
Command: synth_design -top basys3_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1405106
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2125.113 ; gain = 412.715 ; free physical = 376352 ; free virtual = 381120
---------------------------------------------------------------------------------
ERROR: [Synth 8-2716] syntax error near '[' [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:67]
ERROR: [Synth 8-8923] 'bias_d1' is not a task [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:67]
INFO: [Synth 8-10285] module 'normalizer' is ignored due to previous errors [/home/as0714/tpu_build_rev2/rtl/normalizer.sv:71]
INFO: [Synth 8-9084] Verilog file '/home/as0714/tpu_build_rev2/rtl/normalizer.sv' ignored due to errors
ERROR: [Synth 8-439] module 'basys3_top' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2201.082 ; gain = 488.684 ; free physical = 376266 ; free virtual = 381033
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Dec 31 06:59:51 2025...
[Wed Dec 31 06:59:52 2025] synth_1 finished
ERROR: [Vivado 12-13638] Failed runs(s) : 'synth_1'
wait_on_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 9361.129 ; gain = 0.000 ; free physical = 377850 ; free virtual = 382617
ERROR: [Common 17-39] 'wait_on_runs' failed due to earlier errors.

    while executing
"wait_on_run synth_1"
    (file "/home/as0714/tpu_build_rev2/fpga/build_vivado.tcl" line 150)
update_compile_order -fileset sources_1
cd /home/as0714/tpu_build_rev2
source /home/as0714/tpu_build_rev2/fpga/build_vivado.tcl
# set project_name "tinytinyTPU_basys3"
# set project_dir "./vivado_project"
# set fpga_part "xc7a35tcpg236-1"
# set script_dir [file dirname [file normalize [info script]]]
# set rtl_dir [file normalize "$script_dir/../rtl"]
# puts "=========================================="
==========================================
# puts "Creating Vivado project: $project_name"
Creating Vivado project: tinytinyTPU_basys3
# puts "=========================================="
==========================================
# if {[file exists $project_dir]} {
#     puts "Removing existing project directory..."
#     file delete -force $project_dir
# }
Removing existing project directory...
error deleting "./vivado_project/tinytinyTPU_basys3.runs/synth_1": file already exists
    while executing
"file delete -force $project_dir"
    invoked from within
"if {[file exists $project_dir]} {
    puts "Removing existing project directory..."
    file delete -force $project_dir
}"
    (file "/home/as0714/tpu_build_rev2/fpga/build_vivado.tcl" line 35)
