abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/mtp8.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mmtp8                          :[0m i/o =   16/   16  lat =    0  nd =   430  edge =   1037  area =1069.00  delay =37.80  lev = 32
--------------- round 1 ---------------
seed = 4235949864
maxLevel = 4
n272 is replaced by n36 with estimated error 0
error = 0
area = 1065
delay = 37.8
#gates = 430
output circuit appNtk/mtp8_1_0_1065_37.8.blif
time = 17290277 us
--------------- round 2 ---------------
seed = 3334413732
maxLevel = 4
n37 is replaced by n273 with estimated error 0
error = 0
area = 1061
delay = 37.8
#gates = 429
output circuit appNtk/mtp8_2_0_1061_37.8.blif
time = 32767575 us
--------------- round 3 ---------------
seed = 1419829770
maxLevel = 4
n44 is replaced by y[0] with estimated error 0
error = 0
area = 1057
delay = 37.8
#gates = 428
output circuit appNtk/mtp8_3_0_1057_37.8.blif
time = 47998254 us
--------------- round 4 ---------------
seed = 694247670
maxLevel = 4
n389 is replaced by n403 with estimated error 0
error = 0
area = 1054
delay = 37.8
#gates = 427
output circuit appNtk/mtp8_4_0_1054_37.8.blif
time = 63020638 us
--------------- round 5 ---------------
seed = 4226414150
maxLevel = 4
n126 is replaced by n137 with estimated error 0
error = 0
area = 1052
delay = 37.8
#gates = 426
output circuit appNtk/mtp8_5_0_1052_37.8.blif
time = 77898114 us
--------------- round 6 ---------------
seed = 837590919
maxLevel = 4
n198 is replaced by n165 with inverter with estimated error 0
error = 0
area = 1050
delay = 37.8
#gates = 426
output circuit appNtk/mtp8_6_0_1050_37.8.blif
time = 93014598 us
--------------- round 7 ---------------
seed = 287800528
maxLevel = 4
n201 is replaced by n202 with estimated error 0
error = 0
area = 1048
delay = 37.8
#gates = 425
output circuit appNtk/mtp8_7_0_1048_37.8.blif
time = 107931567 us
--------------- round 8 ---------------
seed = 2404238257
maxLevel = 4
n59 is replaced by n54 with estimated error 0
error = 0
area = 1047
delay = 37.8
#gates = 424
output circuit appNtk/mtp8_8_0_1047_37.8.blif
time = 122178391 us
--------------- round 9 ---------------
seed = 2905596885
maxLevel = 4
n82 is replaced by n55 with estimated error 0
error = 0
area = 1046
delay = 37.8
#gates = 423
output circuit appNtk/mtp8_9_0_1046_37.8.blif
time = 135896186 us
--------------- round 10 ---------------
seed = 1187767532
maxLevel = 4
n452 is replaced by n454 with estimated error 0
error = 0
area = 1045
delay = 37.4
#gates = 422
output circuit appNtk/mtp8_10_0_1045_37.4.blif
time = 149747390 us
--------------- round 11 ---------------
seed = 1380131072
maxLevel = 4
n461 is replaced by n454 with estimated error 0
error = 0
area = 1044
delay = 37.4
#gates = 421
output circuit appNtk/mtp8_11_0_1044_37.4.blif
time = 164101358 us
--------------- round 12 ---------------
seed = 3267605091
maxLevel = 4
n456 is replaced by n147 with estimated error 0
error = 0
area = 1039
delay = 37.4
#gates = 419
output circuit appNtk/mtp8_12_0_1039_37.4.blif
time = 177287774 us
--------------- round 13 ---------------
seed = 3082915448
maxLevel = 4
n459 is replaced by n373 with estimated error 0.00369
error = 0.00369
area = 1037
delay = 37.4
#gates = 418
output circuit appNtk/mtp8_13_0.00369_1037_37.4.blif
time = 190832553 us
--------------- round 14 ---------------
seed = 2900964927
maxLevel = 4
n457 is replaced by n162 with inverter with estimated error 0.00346
error = 0.00346
area = 1030
delay = 37.4
#gates = 417
output circuit appNtk/mtp8_14_0.00346_1030_37.4.blif
time = 203214141 us
--------------- round 15 ---------------
seed = 413484520
maxLevel = 4
exceed error bound
