--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml seg7_decoder.twx seg7_decoder.ncd -o seg7_decoder.twr
seg7_decoder.pcf -ucf counter_constraint.ucf

Design file:              seg7_decoder.ncd
Physical constraint file: seg7_decoder.pcf
Device,package,speed:     xc3s200,tq144,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Bin_in<0>   |    3.045(R)|    0.276(R)|clk_BUFGP         |   0.000|
Bin_in<1>   |    3.471(R)|    0.143(R)|clk_BUFGP         |   0.000|
Bin_in<2>   |    3.138(R)|    0.266(R)|clk_BUFGP         |   0.000|
Bin_in<3>   |    3.413(R)|    0.154(R)|clk_BUFGP         |   0.000|
pb1         |    4.130(R)|    0.278(R)|clk_BUFGP         |   0.000|
pb2         |    3.981(R)|   -0.548(R)|clk_BUFGP         |   0.000|
pb3         |    3.802(R)|   -0.479(R)|clk_BUFGP         |   0.000|
pb4         |    3.300(R)|   -0.612(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Seg7<0>     |   12.225(R)|clk_BUFGP         |   0.000|
Seg7<1>     |   12.369(R)|clk_BUFGP         |   0.000|
Seg7<2>     |   12.794(R)|clk_BUFGP         |   0.000|
Seg7<3>     |   12.020(R)|clk_BUFGP         |   0.000|
Seg7<4>     |   12.038(R)|clk_BUFGP         |   0.000|
Seg7<5>     |   11.769(R)|clk_BUFGP         |   0.000|
Seg7<6>     |   12.105(R)|clk_BUFGP         |   0.000|
Seg7<7>     |   11.949(R)|clk_BUFGP         |   0.000|
digit<0>    |    8.768(R)|clk_BUFGP         |   0.000|
digit<1>    |    8.413(R)|clk_BUFGP         |   0.000|
digit<2>    |    8.379(R)|clk_BUFGP         |   0.000|
digit<3>    |    8.749(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.779|         |         |         |
pb5            |         |    6.239|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pb5
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
pb5            |         |         |         |    1.796|
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct 16 17:54:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 161 MB



