[2025-09-17 21:50:49] START suite=gap trace=sssp-14
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-14.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2750502 heartbeat IPC: 3.636 cumulative IPC: 3.636 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5129707 heartbeat IPC: 4.203 cumulative IPC: 3.899 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5129707 cumulative IPC: 3.899 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5129707 cumulative IPC: 3.899 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 25561504 heartbeat IPC: 0.4894 cumulative IPC: 0.4894 (Simulation time: 00 hr 03 min 20 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 44310120 heartbeat IPC: 0.5334 cumulative IPC: 0.5105 (Simulation time: 00 hr 05 min 18 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 61526562 heartbeat IPC: 0.5808 cumulative IPC: 0.5319 (Simulation time: 00 hr 07 min 11 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 78455338 heartbeat IPC: 0.5907 cumulative IPC: 0.5455 (Simulation time: 00 hr 08 min 55 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 94398365 heartbeat IPC: 0.6272 cumulative IPC: 0.5601 (Simulation time: 00 hr 10 min 45 sec)
Heartbeat CPU 0 instructions: 80000016 cycles: 109436249 heartbeat IPC: 0.665 cumulative IPC: 0.5752 (Simulation time: 00 hr 12 min 33 sec)
Heartbeat CPU 0 instructions: 90000019 cycles: 123942776 heartbeat IPC: 0.6893 cumulative IPC: 0.5892 (Simulation time: 00 hr 14 min 16 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 138101251 heartbeat IPC: 0.7063 cumulative IPC: 0.6016 (Simulation time: 00 hr 15 min 59 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 152148631 heartbeat IPC: 0.7119 cumulative IPC: 0.6122 (Simulation time: 00 hr 17 min 41 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 160739908 cumulative IPC: 0.6221 (Simulation time: 00 hr 19 min 22 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 160739908 cumulative IPC: 0.6221 (Simulation time: 00 hr 19 min 22 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/sssp-14.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6221 instructions: 100000000 cycles: 160739908
CPU 0 Branch Prediction Accuracy: 95.7% MPKI: 6.365 Average ROB Occupancy at Mispredict: 83.31
Branch type MPKI
BRANCH_DIRECT_JUMP: 2e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 6.365
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 10140987
LQ_STALL: 857
SQ_STALL: 1161401


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 468.30994
REPLAY_LOAD: 194.36656
NON_REPLAY_LOAD: 49.601578

== Total ==
ADDR_TRANS: 941303
REPLAY_LOAD: 506908
NON_REPLAY_LOAD: 8692776

== Counts ==
ADDR_TRANS: 2010
REPLAY_LOAD: 2608
NON_REPLAY_LOAD: 175252

cpu0->cpu0_STLB TOTAL        ACCESS:    1938322 HIT:    1913541 MISS:      24781 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1938322 HIT:    1913541 MISS:      24781 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 483.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8599430 HIT:    3754310 MISS:    4845120 MSHR_MERGE:     398612
cpu0->cpu0_L2C LOAD         ACCESS:    4866667 HIT:    1455237 MISS:    3411430 MSHR_MERGE:      35663
cpu0->cpu0_L2C RFO          ACCESS:     400437 HIT:     281880 MISS:     118557 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2187685 HIT:     916676 MISS:    1271009 MSHR_MERGE:     362949
cpu0->cpu0_L2C WRITE        ACCESS:    1099021 HIT:    1097502 MISS:       1519 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      45620 HIT:       3015 MISS:      42605 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1971137 ISSUED:    1971118 USEFUL:     564633 USELESS:     126951
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 83.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    5941843 HIT:    5941843 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    5941843 HIT:    5941843 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29599498 HIT:   22892980 MISS:    6706518 MSHR_MERGE:    1177109
cpu0->cpu0_L1D LOAD         ACCESS:   27359050 HIT:   21504303 MISS:    5854747 MSHR_MERGE:     988079
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     278868 HIT:      30438 MISS:     248430 MSHR_MERGE:      31769
cpu0->cpu0_L1D WRITE        ACCESS:    1908701 HIT:    1351094 MISS:     557607 MSHR_MERGE:     157147
cpu0->cpu0_L1D TRANSLATION  ACCESS:      52879 HIT:       7145 MISS:      45734 MSHR_MERGE:        114
cpu0->cpu0_L1D PREFETCH REQUESTED:     885280 ISSUED:     278868 USEFUL:      36838 USELESS:     153480
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 67.36 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5934490 HIT:    5934490 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    5934490 HIT:    5934490 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29224599 HIT:   26594208 MISS:    2630391 MSHR_MERGE:     692069
cpu0->cpu0_DTLB LOAD         ACCESS:   29224599 HIT:   26594208 MISS:    2630391 MSHR_MERGE:     692069
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 11.16 cycles
cpu0->LLC TOTAL        ACCESS:    5124860 HIT:    2580781 MISS:    2544079 MSHR_MERGE:      26391
cpu0->LLC LOAD         ACCESS:    3375762 HIT:    1764435 MISS:    1611327 MSHR_MERGE:       4602
cpu0->LLC RFO          ACCESS:     118557 HIT:      40755 MISS:      77802 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     908059 HIT:      97032 MISS:     811027 MSHR_MERGE:      21789
cpu0->LLC WRITE        ACCESS:     679877 HIT:     675556 MISS:       4321 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      42605 HIT:       3003 MISS:      39602 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      71249
  ROW_BUFFER_MISS:    2442049
  AVG DBUS CONGESTED CYCLE: 5.436
Channel 0 WQ ROW_BUFFER_HIT:     122891
  ROW_BUFFER_MISS:     463962
  FULL:          0
Channel 0 REFRESHES ISSUED:      13395

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        25213       493769       840370       696085
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           16           28          274        13857
  STLB miss resolved @ L2C                0           21           61          170         5762
  STLB miss resolved @ LLC                0           93          185          940         1589
  STLB miss resolved @ MEM                0           64          434         3134        30835

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 22:10:11] END   suite=gap trace=sssp-14 (rc=0)
