// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP1C6Q240C8 Package PQFP240
// 

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "Controller")
  (DATE "04/18/2014 09:30:41")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 32-bit")
  (VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE clock\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE AR\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (538:538:538) (538:538:538))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE AR\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE registerFile\[0\]\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE registerFile\[0\]\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE altera_reserved_tms\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE altera_reserved_tck\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE altera_reserved_tdi\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2251:2251:2251) (2251:2251:2251))
        (PORT datad (1169:1169:1169) (1169:1169:1169))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2677:2677:2677) (2677:2677:2677))
        (PORT datac (551:551:551) (551:551:551))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3374:3374:3374) (3374:3374:3374))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2213:2213:2213) (2213:2213:2213))
        (PORT datac (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (2889:2889:2889) (2889:2889:2889))
        (PORT datad (532:532:532) (532:532:532))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3374:3374:3374) (3374:3374:3374))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (2711:2711:2711) (2711:2711:2711))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2343:2343:2343) (2343:2343:2343))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2212:2212:2212) (2212:2212:2212))
        (PORT datab (2679:2679:2679) (2679:2679:2679))
        (PORT datad (535:535:535) (535:535:535))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2679:2679:2679) (2679:2679:2679))
        (PORT datad (1312:1312:1312) (1312:1312:1312))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1294:1294:1294))
        (PORT datab (1604:1604:1604) (1604:1604:1604))
        (PORT datac (577:577:577) (577:577:577))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3374:3374:3374) (3374:3374:3374))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1696:1696:1696))
        (PORT datac (2584:2584:2584) (2584:2584:2584))
        (PORT datad (1454:1454:1454) (1454:1454:1454))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (568:568:568) (568:568:568))
        (PORT datad (2465:2465:2465) (2465:2465:2465))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3374:3374:3374) (3374:3374:3374))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2209:2209:2209))
        (PORT datac (570:570:570) (570:570:570))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2210:2210:2210) (2210:2210:2210))
        (PORT datac (575:575:575) (575:575:575))
        (PORT datad (2462:2462:2462) (2462:2462:2462))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3174:3174:3174) (3174:3174:3174))
        (PORT datab (749:749:749) (749:749:749))
        (PORT datac (565:565:565) (565:565:565))
        (PORT datad (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3374:3374:3374) (3374:3374:3374))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1584:1584:1584))
        (PORT datab (1563:1563:1563) (1563:1563:1563))
        (PORT datac (1625:1625:1625) (1625:1625:1625))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (3725:3725:3725) (3725:3725:3725))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2673:2673:2673) (2673:2673:2673))
        (PORT datad (1307:1307:1307) (1307:1307:1307))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1184:1184:1184) (1184:1184:1184))
        (PORT datad (548:548:548) (548:548:548))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2343:2343:2343) (2343:2343:2343))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|tms_cnt\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (2343:2343:2343) (2343:2343:2343))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1181:1181:1181) (1181:1181:1181))
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (2253:2253:2253) (2253:2253:2253))
        (PORT datad (533:533:533) (533:533:533))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1085:1085:1085) (1085:1085:1085))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4965:4965:4965) (4965:4965:4965))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1158:1158:1158) (1158:1158:1158))
        (PORT datab (2662:2662:2662) (2662:2662:2662))
        (PORT datac (2410:2410:2410) (2410:2410:2410))
        (PORT datad (2684:2684:2684) (2684:2684:2684))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2525:2525:2525) (2525:2525:2525))
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2361:2361:2361) (2361:2361:2361))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4965:4965:4965) (4965:4965:4965))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3639:3639:3639) (3639:3639:3639))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2677:2677:2677) (2677:2677:2677))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (771:771:771) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (886:886:886) (886:886:886))
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (550:550:550) (550:550:550))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (665:665:665) (665:665:665))
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (790:790:790) (790:790:790))
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (520:520:520) (520:520:520))
        (PORT datad (744:744:744) (744:744:744))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (635:635:635) (635:635:635))
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (773:773:773) (773:773:773))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (800:800:800) (800:800:800))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (915:915:915) (915:915:915))
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|jtag_ir_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2179:2179:2179) (2179:2179:2179))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_ir_scan_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (437:437:437))
        (PORT datab (427:427:427) (427:427:427))
        (PORT datac (549:549:549) (549:549:549))
        (PORT datad (561:561:561) (561:561:561))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|virtual_dr_scan_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (4974:4974:4974) (4974:4974:4974))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2121:2121:2121) (2121:2121:2121))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~12.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1960:1960:1960) (1960:1960:1960))
        (PORT datab (2058:2058:2058) (2058:2058:2058))
        (PORT datac (553:553:553) (553:553:553))
        (PORT datad (1699:1699:1699) (1699:1699:1699))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (549:549:549) (549:549:549))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (586:586:586))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (593:593:593))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (577:577:577) (577:577:577))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (115:115:115) (115:115:115))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (3075:3075:3075) (3075:3075:3075))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (578:578:578) (578:578:578))
        (PORT datac (606:606:606) (606:606:606))
        (PORT datad (577:577:577) (577:577:577))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|clear_signal.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2086:2086:2086))
        (PORT datac (1330:1330:1330) (1330:1330:1330))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|mixer_addr_reg\[4\]\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (601:601:601))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (579:579:579) (579:579:579))
        (PORT datad (1915:1915:1915) (1915:1915:1915))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (821:821:821))
        (PORT datac (849:849:849) (849:849:849))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\]\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (871:871:871))
        (PORT datab (797:797:797) (797:797:797))
        (PORT datac (451:451:451) (451:451:451))
        (PORT datad (816:816:816) (816:816:816))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (873:873:873))
        (PORT datab (795:795:795) (795:795:795))
        (PORT datac (845:845:845) (845:845:845))
        (PORT datad (818:818:818) (818:818:818))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (398:398:398) (398:398:398))
        (PORT datac (835:835:835) (835:835:835))
        (PORT datad (872:872:872) (872:872:872))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2209:2209:2209) (2209:2209:2209))
        (PORT datab (1274:1274:1274) (1274:1274:1274))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (2463:2463:2463) (2463:2463:2463))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|reset_ena_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (2024:2024:2024))
        (PORT datab (2004:2004:2004) (2004:2004:2004))
        (PORT datad (2148:2148:2148) (2148:2148:2148))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2430:2430:2430) (2430:2430:2430))
        (PORT datab (2409:2409:2409) (2409:2409:2409))
        (PORT datac (2412:2412:2412) (2412:2412:2412))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|Equal3\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2012:2012:2012) (2012:2012:2012))
        (PORT datab (2011:2011:2011) (2011:2011:2011))
        (PORT datad (2138:2138:2138) (2138:2138:2138))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1797:1797:1797) (1797:1797:1797))
        (PORT datab (2652:2652:2652) (2652:2652:2652))
        (PORT datac (1696:1696:1696) (1696:1696:1696))
        (PORT datad (1586:1586:1586) (1586:1586:1586))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\]\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2019:2019:2019) (2019:2019:2019))
        (PORT datab (2007:2007:2007) (2007:2007:2007))
        (PORT datad (2144:2144:2144) (2144:2144:2144))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datab (413:413:413) (413:413:413))
        (PORT datac (1650:1650:1650) (1650:1650:1650))
        (PORT datad (1662:1662:1662) (1662:1662:1662))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\]\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1795:1795:1795) (1795:1795:1795))
        (PORT datac (561:561:561) (561:561:561))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1583:1583:1583) (1583:1583:1583))
        (PORT datab (1648:1648:1648) (1648:1648:1648))
        (PORT datac (552:552:552) (552:552:552))
        (PORT datad (182:182:182) (182:182:182))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (2613:2613:2613) (2613:2613:2613))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1605:1605:1605) (1605:1605:1605))
        (PORT datad (1319:1319:1319) (1319:1319:1319))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2981:2981:2981) (2981:2981:2981))
        (PORT datab (1759:1759:1759) (1759:1759:1759))
        (PORT datac (1602:1602:1602) (1602:1602:1602))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1797:1797:1797) (1797:1797:1797))
        (PORT datac (1717:1717:1717) (1717:1717:1717))
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (2560:2560:2560) (2560:2560:2560))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1800:1800:1800))
        (PORT datab (1574:1574:1574) (1574:1574:1574))
        (PORT datac (1697:1697:1697) (1697:1697:1697))
        (PORT datad (551:551:551) (551:551:551))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_mode_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (531:531:531) (531:531:531))
        (PORT datad (552:552:552) (552:552:552))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\]\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1798:1798:1798) (1798:1798:1798))
        (PORT datab (531:531:531) (531:531:531))
        (PORT datad (557:557:557) (557:557:557))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\]\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1548:1548:1548) (1548:1548:1548))
        (PORT datad (783:783:783) (783:783:783))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2017:2017:2017) (2017:2017:2017))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena_proc\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2680:2680:2680) (2680:2680:2680))
        (PORT datac (1797:1797:1797) (1797:1797:1797))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1958:1958:1958))
        (PORT datab (1622:1622:1622) (1622:1622:1622))
        (PORT datac (1639:1639:1639) (1639:1639:1639))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2675:2675:2675) (2675:2675:2675))
        (PORT datab (1750:1750:1750) (1750:1750:1750))
        (PORT datac (2994:2994:2994) (2994:2994:2994))
        (PORT datad (1183:1183:1183) (1183:1183:1183))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2677:2677:2677) (2677:2677:2677))
        (PORT datab (1298:1298:1298) (1298:1298:1298))
        (PORT datac (448:448:448) (448:448:448))
        (PORT datad (1719:1719:1719) (1719:1719:1719))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (428:428:428) (428:428:428))
        (PORT datac (469:469:469) (469:469:469))
        (PORT datad (514:514:514) (514:514:514))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|node_ena\[1\]\~reg0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1715:1715:1715) (1715:1715:1715))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1830:1830:1830) (1830:1830:1830))
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2140:2140:2140) (2140:2140:2140))
        (PORT datab (2682:2682:2682) (2682:2682:2682))
        (PORT datac (2114:2114:2114) (2114:2114:2114))
        (PORT datad (3706:3706:3706) (3706:3706:3706))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (2142:2142:2142) (2142:2142:2142))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2047:2047:2047) (2047:2047:2047))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2162:2162:2162) (2162:2162:2162))
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1603:1603:1603) (1603:1603:1603))
        (PORT datad (1577:1577:1577) (1577:1577:1577))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1609:1609:1609) (1609:1609:1609))
        (PORT datab (1738:1738:1738) (1738:1738:1738))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (2057:2057:2057) (2057:2057:2057))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1922:1922:1922) (1922:1922:1922))
        (PORT datac (604:604:604) (604:604:604))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (535:535:535) (535:535:535))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1953:1953:1953) (1953:1953:1953))
        (PORT datab (533:533:533) (533:533:533))
        (PORT datac (3705:3705:3705) (3705:3705:3705))
        (PORT datad (440:440:440) (440:440:440))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5204:5204:5204) (5204:5204:5204))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1903:1903:1903) (1903:1903:1903))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1927:1927:1927) (1927:1927:1927))
        (PORT datab (3299:3299:3299) (3299:3299:3299))
        (PORT datac (602:602:602) (602:602:602))
        (PORT datad (1857:1857:1857) (1857:1857:1857))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5204:5204:5204) (5204:5204:5204))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (3666:3666:3666) (3666:3666:3666))
        (PORT datac (472:472:472) (472:472:472))
        (PORT datad (1944:1944:1944) (1944:1944:1944))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5204:5204:5204) (5204:5204:5204))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (573:573:573) (573:573:573))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (569:569:569) (569:569:569))
        (PORT datab (419:419:419) (419:419:419))
        (PORT datac (3704:3704:3704) (3704:3704:3704))
        (PORT datad (1940:1940:1940) (1940:1940:1940))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5204:5204:5204) (5204:5204:5204))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~20.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (563:563:563) (563:563:563))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH cin0 combout (604:604:604) (604:604:604))
        (IOPATH cin1 combout (608:608:608) (608:608:608))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1954:1954:1954) (1954:1954:1954))
        (PORT datab (423:423:423) (423:423:423))
        (PORT datac (3702:3702:3702) (3702:3702:3702))
        (PORT datad (558:558:558) (558:558:558))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5204:5204:5204) (5204:5204:5204))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (570:570:570) (570:570:570))
        (PORT datab (532:532:532) (532:532:532))
        (PORT datac (582:582:582) (582:582:582))
        (PORT datad (559:559:559) (559:559:559))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1834:1834:1834) (1834:1834:1834))
        (PORT datad (2084:2084:2084) (2084:2084:2084))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1707:1707:1707))
        (PORT datab (2535:2535:2535) (2535:2535:2535))
        (PORT datac (461:461:461) (461:461:461))
        (PORT datad (2200:2200:2200) (2200:2200:2200))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2739:2739:2739) (2739:2739:2739))
        (PORT datab (2171:2171:2171) (2171:2171:2171))
        (PORT datac (458:458:458) (458:458:458))
        (PORT datad (2888:2888:2888) (2888:2888:2888))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (496:496:496) (496:496:496))
        (PORT datac (801:801:801) (801:801:801))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (916:916:916) (916:916:916))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datac (559:559:559) (559:559:559))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (1302:1302:1302) (1302:1302:1302))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout (583:583:583) (583:583:583))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (1417:1417:1417) (1417:1417:1417))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (545:545:545) (545:545:545))
        (PORT datac (557:557:557) (557:557:557))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (520:520:520) (520:520:520))
        (PORT datac (561:561:561) (561:561:561))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (676:676:676) (676:676:676))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (PORT datac (2952:2952:2952) (2952:2952:2952))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (839:839:839) (839:839:839))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin cout (208:208:208) (208:208:208))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (2499:2499:2499) (2499:2499:2499))
        (PORT datac (3067:3067:3067) (3067:3067:3067))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (2157:2157:2157) (2157:2157:2157))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (PORT datac (814:814:814) (814:814:814))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (929:929:929) (929:929:929))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datac (563:563:563) (563:563:563))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (678:678:678) (678:678:678))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (549:549:549) (549:549:549))
        (PORT datac (799:799:799) (799:799:799))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (914:914:914) (914:914:914))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (PORT datac (557:557:557) (557:557:557))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (518:518:518) (518:518:518))
        (PORT datac (872:872:872) (872:872:872))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (987:987:987) (987:987:987))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2138:2138:2138) (2138:2138:2138))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1709:1709:1709) (1709:1709:1709))
        (PORT datac (2253:2253:2253) (2253:2253:2253))
        (PORT aclr (5259:5259:5259) (5259:5259:5259))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1595:1595:1595) (1595:1595:1595))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irf_reg\[1\]\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1354:1354:1354) (1354:1354:1354))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2108:2108:2108))
        (PORT datad (1719:1719:1719) (1719:1719:1719))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2525:2525:2525) (2525:2525:2525))
        (PORT datab (1805:1805:1805) (1805:1805:1805))
        (PORT datac (2413:2413:2413) (2413:2413:2413))
        (PORT datad (2086:2086:2086) (2086:2086:2086))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2660:2660:2660) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2775:2775:2775) (2775:2775:2775))
        (PORT aclr (5830:5830:5830) (5830:5830:5830))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\]\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (857:857:857))
        (PORT datab (1301:1301:1301) (1301:1301:1301))
        (PORT datac (2608:2608:2608) (2608:2608:2608))
        (PORT datad (1540:1540:1540) (1540:1540:1540))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2412:2412:2412) (2412:2412:2412))
        (PORT datac (2606:2606:2606) (2606:2606:2606))
        (PORT datad (525:525:525) (525:525:525))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5278:5278:5278) (5278:5278:5278))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1687:1687:1687) (1687:1687:1687))
        (PORT datab (531:531:531) (531:531:531))
        (PORT datac (1959:1959:1959) (1959:1959:1959))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1938:1938:1938) (1938:1938:1938))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5830:5830:5830) (5830:5830:5830))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (424:424:424))
        (PORT datab (421:421:421) (421:421:421))
        (PORT datac (453:453:453) (453:453:453))
        (PORT datad (1631:1631:1631) (1631:1631:1631))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (3317:3317:3317) (3317:3317:3317))
        (PORT datac (568:568:568) (568:568:568))
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (2582:2582:2582) (2582:2582:2582))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2312:2312:2312) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2427:2427:2427) (2427:2427:2427))
        (PORT aclr (5830:5830:5830) (5830:5830:5830))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2583:2583:2583) (2583:2583:2583))
        (PORT datac (1628:1628:1628) (1628:1628:1628))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5278:5278:5278) (5278:5278:5278))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (2215:2215:2215) (2215:2215:2215))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (2330:2330:2330) (2330:2330:2330))
        (PORT aclr (5830:5830:5830) (5830:5830:5830))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2109:2109:2109) (2109:2109:2109))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (PORT datab (506:506:506) (506:506:506))
        (PORT datac (2608:2608:2608) (2608:2608:2608))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5278:5278:5278) (5278:5278:5278))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2108:2108:2108) (2108:2108:2108))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1719:1719:1719) (1719:1719:1719))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5246:5246:5246) (5246:5246:5246))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (502:502:502) (502:502:502))
        (PORT datac (2611:2611:2611) (2611:2611:2611))
        (PORT datad (1588:1588:1588) (1588:1588:1588))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|irsr_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5278:5278:5278) (5278:5278:5278))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2025:2025:2025) (2025:2025:2025))
        (PORT datab (2001:2001:2001) (2001:2001:2001))
        (PORT datac (1937:1937:1937) (1937:1937:1937))
        (PORT datad (2149:2149:2149) (2149:2149:2149))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\]\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2531:2531:2531))
        (PORT datac (2693:2693:2693) (2693:2693:2693))
        (PORT datad (3536:3536:3536) (3536:3536:3536))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1780:1780:1780) (1780:1780:1780))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (1895:1895:1895) (1895:1895:1895))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (562:562:562) (562:562:562))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (677:677:677) (677:677:677))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (560:560:560) (560:560:560))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (675:675:675) (675:675:675))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\]\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2531:2531:2531) (2531:2531:2531))
        (PORT datab (2836:2836:2836) (2836:2836:2836))
        (PORT datac (2695:2695:2695) (2695:2695:2695))
        (PORT datad (3537:3537:3537) (3537:3537:3537))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1259:1259:1259) (1259:1259:1259))
        (PORT datab (1242:1242:1242) (1242:1242:1242))
        (PORT datac (555:555:555) (555:555:555))
        (PORT datad (1273:1273:1273) (1273:1273:1273))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datad combout (114:114:114) (114:114:114))
        (IOPATH qfbkin combout (378:378:378) (378:378:378))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (670:670:670) (670:670:670))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) qfbkout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) qfbkout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (708:708:708))
        (PORT datad (1283:1283:1283) (1283:1283:1283))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (673:673:673) (673:673:673))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (559:559:559) (559:559:559))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (674:674:674) (674:674:674))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (581:581:581))
        (PORT datab (563:563:563) (563:563:563))
        (PORT datac (609:609:609) (609:609:609))
        (PORT datad (597:597:597) (597:597:597))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (604:604:604) (604:604:604))
        (PORT datab (430:430:430) (430:430:430))
        (PORT datac (577:577:577) (577:577:577))
        (PORT datad (595:595:595) (595:595:595))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_proc\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2001:2001:2001) (2001:2001:2001))
        (PORT datad (2787:2787:2787) (2787:2787:2787))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2518:2518:2518) (2518:2518:2518))
        (PORT datac (1971:1971:1971) (1971:1971:1971))
        (PORT datad (2789:2789:2789) (2789:2789:2789))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1267:1267:1267))
        (PORT datab (748:748:748) (748:748:748))
        (PORT datac (1470:1470:1470) (1470:1470:1470))
        (PORT datad (1237:1237:1237) (1237:1237:1237))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1688:1688:1688) (1688:1688:1688))
        (PORT datac (1585:1585:1585) (1585:1585:1585))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (817:817:817) (817:817:817))
        (PORT datab (797:797:797) (797:797:797))
        (PORT datac (843:843:843) (843:843:843))
        (PORT datad (868:868:868) (868:868:868))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~8.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (819:819:819))
        (PORT datab (794:794:794) (794:794:794))
        (PORT datac (846:846:846) (846:846:846))
        (PORT datad (871:871:871) (871:871:871))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datac (449:449:449) (449:449:449))
        (PORT datad (815:815:815) (815:815:815))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1266:1266:1266))
        (PORT datab (746:746:746) (746:746:746))
        (PORT datac (543:543:543) (543:543:543))
        (PORT datad (1217:1217:1217) (1217:1217:1217))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1688:1688:1688) (1688:1688:1688))
        (PORT datac (658:658:658) (658:658:658))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (600:600:600))
        (PORT datab (559:559:559) (559:559:559))
        (PORT datac (576:576:576) (576:576:576))
        (PORT datad (592:592:592) (592:592:592))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1268:1268:1268) (1268:1268:1268))
        (PORT datab (400:400:400) (400:400:400))
        (PORT datac (542:542:542) (542:542:542))
        (PORT datad (1205:1205:1205) (1205:1205:1205))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1688:1688:1688) (1688:1688:1688))
        (PORT datac (657:657:657) (657:657:657))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (557:557:557) (557:557:557))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_shift_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT datac (672:672:672) (672:672:672))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1333:1333:1333) (1333:1333:1333))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (517:517:517) (517:517:517))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|identity_contrib_update_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1269:1269:1269) (1269:1269:1269))
        (PORT datab (1200:1200:1200) (1200:1200:1200))
        (PORT datac (550:550:550) (550:550:550))
        (PORT datad (1159:1159:1159) (1159:1159:1159))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|design_hash_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sload (1688:1688:1688) (1688:1688:1688))
        (PORT datac (665:665:665) (665:665:665))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5322:5322:5322) (5322:5322:5322))
        (PORT ena (1335:1335:1335) (1335:1335:1335))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datac (posedge clk) (37:37:37))
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sload (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datac (posedge clk) (15:15:15))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sload (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg_ena\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1696:1696:1696) (1696:1696:1696))
        (PORT datad (1453:1453:1453) (1453:1453:1453))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3364:3364:3364) (3364:3364:3364))
        (PORT datad (1440:1440:1440) (1440:1440:1440))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1444:1444:1444) (1444:1444:1444))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (499:499:499) (499:499:499))
        (PORT datad (1450:1450:1450) (1450:1450:1450))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1449:1449:1449) (1449:1449:1449))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_minor_ver_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (1324:1324:1324) (1324:1324:1324))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2523:2523:2523) (2523:2523:2523))
        (PORT datab (1236:1236:1236) (1236:1236:1236))
        (PORT datac (2441:2441:2441) (2441:2441:2441))
        (PORT datad (2643:2643:2643) (2643:2643:2643))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2433:2433:2433) (2433:2433:2433))
        (PORT datac (2411:2411:2411) (2411:2411:2411))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1450:1450:1450) (1450:1450:1450))
        (PORT datab (529:529:529) (529:529:529))
        (PORT datac (3276:3276:3276) (3276:3276:3276))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo_bypass_reg.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~17.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1226:1226:1226) (1226:1226:1226))
        (PORT datab (1474:1474:1474) (1474:1474:1474))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (511:511:511) (511:511:511))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (540:540:540) (540:540:540))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (546:546:546) (546:546:546))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (576:576:576) (576:576:576))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (593:593:593) (593:593:593))
        (PORT datad (545:545:545) (545:545:545))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (525:525:525) (525:525:525))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (584:584:584))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT sclr (1595:1595:1595) (1595:1595:1595))
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1594:1594:1594) (1594:1594:1594))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP sclr (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD sclr (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~14.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (567:567:567) (567:567:567))
        (PORT datad (572:572:572) (572:572:572))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|word_counter\[1\]\~16.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (460:460:460))
        (PORT datab (691:691:691) (691:691:691))
        (PORT datac (595:595:595) (595:595:595))
        (PORT datad (452:452:452) (452:452:452))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~6.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (586:586:586))
        (PORT datab (525:525:525) (525:525:525))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (569:569:569) (569:569:569))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~7.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (803:803:803))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (1490:1490:1490) (1490:1490:1490))
        (PORT datad (701:701:701) (701:701:701))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~10.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1191:1191:1191) (1191:1191:1191))
        (PORT datab (2065:2065:2065) (2065:2065:2065))
        (PORT datac (1798:1798:1798) (1798:1798:1798))
        (PORT datad (1688:1688:1688) (1688:1688:1688))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~11.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (554:554:554) (554:554:554))
        (PORT datab (432:432:432) (432:432:432))
        (PORT datac (597:597:597) (597:597:597))
        (PORT datad (1074:1074:1074) (1074:1074:1074))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~13.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (804:804:804) (804:804:804))
        (PORT datab (1474:1474:1474) (1474:1474:1474))
        (PORT datac (780:780:780) (780:780:780))
        (PORT datad (792:792:792) (792:792:792))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\]\~15.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1227:1227:1227))
        (PORT datab (1469:1469:1469) (1469:1469:1469))
        (PORT datac (1340:1340:1340) (1340:1340:1340))
        (PORT datad (523:523:523) (523:523:523))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (432:432:432) (432:432:432))
        (PORT datab (2923:2923:2923) (2923:2923:2923))
        (PORT datac (1487:1487:1487) (1487:1487:1487))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (708:708:708))
        (PORT datab (539:539:539) (539:539:539))
        (PORT datac (1501:1501:1501) (1501:1501:1501))
        (PORT datad (521:521:521) (521:521:521))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\~9.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (PORT datab (1473:1473:1473) (1473:1473:1473))
        (PORT datac (819:819:819) (819:819:819))
        (PORT datad (794:794:794) (794:794:794))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2083:2083:2083) (2083:2083:2083))
        (PORT datab (406:406:406) (406:406:406))
        (PORT datac (1333:1333:1333) (1333:1333:1333))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (429:429:429) (429:429:429))
        (PORT datab (534:534:534) (534:534:534))
        (PORT datac (1493:1493:1493) (1493:1493:1493))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|hub_info_reg\|WORD_SR\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (1329:1329:1329) (1329:1329:1329))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (530:530:530) (530:530:530))
        (PORT datac (2407:2407:2407) (2407:2407:2407))
        (PORT datad (424:424:424) (424:424:424))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (430:430:430))
        (PORT datab (407:407:407) (407:407:407))
        (PORT datac (463:463:463) (463:463:463))
        (PORT datad (2514:2514:2514) (2514:2514:2514))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|clear_signal.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (1836:1836:1836) (1836:1836:1836))
        (PORT datad (2251:2251:2251) (2251:2251:2251))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (446:446:446))
        (PORT datab (3049:3049:3049) (3049:3049:3049))
        (PORT datac (483:483:483) (483:483:483))
        (PORT datad (1895:1895:1895) (1895:1895:1895))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (584:584:584))
        (PORT datab (619:619:619) (619:619:619))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~4.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (611:611:611) (611:611:611))
        (PORT datac (593:593:593) (593:593:593))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|Add0\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (617:617:617) (617:617:617))
        (PORT datac (592:592:592) (592:592:592))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (451:451:451))
        (PORT datab (589:589:589) (589:589:589))
        (PORT datac (600:600:600) (600:600:600))
        (PORT datad (531:531:531) (531:531:531))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\]\~2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1263:1263:1263) (1263:1263:1263))
        (PORT datab (566:566:566) (566:566:566))
        (PORT datac (478:478:478) (478:478:478))
        (PORT datad (616:616:616) (616:616:616))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (602:602:602) (602:602:602))
        (PORT datad (538:538:538) (538:538:538))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (608:608:608) (608:608:608))
        (PORT datac (590:590:590) (590:590:590))
        (PORT datad (536:536:536) (536:536:536))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|word_counter\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5310:5310:5310) (5310:5310:5310))
        (PORT ena (2152:2152:2152) (2152:2152:2152))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (590:590:590))
        (PORT datac (1329:1329:1329) (1329:1329:1329))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (585:585:585) (585:585:585))
        (PORT datab (621:621:621) (621:621:621))
        (PORT datac (598:598:598) (598:598:598))
        (PORT datad (441:441:441) (441:441:441))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\~5.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1267:1267:1267))
        (PORT datab (436:436:436) (436:436:436))
        (PORT datac (599:599:599) (599:599:599))
        (PORT datad (447:447:447) (447:447:447))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\]\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (445:445:445))
        (PORT datab (3050:3050:3050) (3050:3050:3050))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (1899:1899:1899) (1899:1899:1899))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2260:2260:2260))
        (PORT datab (2288:2288:2288) (2288:2288:2288))
        (PORT datac (1841:1841:1841) (1841:1841:1841))
        (PORT datad (1906:1906:1906) (1906:1906:1906))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2260:2260:2260) (2260:2260:2260))
        (PORT datab (1808:1808:1808) (1808:1808:1808))
        (PORT datac (558:558:558) (558:558:558))
        (PORT datad (1904:1904:1904) (1904:1904:1904))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (462:462:462) (462:462:462))
        (PORT datab (1272:1272:1272) (1272:1272:1272))
        (PORT datac (538:538:538) (538:538:538))
        (PORT datad (1908:1908:1908) (1908:1908:1908))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1237:1237:1237) (1237:1237:1237))
        (PORT datab (498:498:498) (498:498:498))
        (PORT datac (482:482:482) (482:482:482))
        (PORT datad (1902:1902:1902) (1902:1902:1902))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:no_name_gen\:info_rom_sr\|WORD_SR\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5280:5280:5280) (5280:5280:5280))
        (PORT ena (1336:1336:1336) (1336:1336:1336))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2072:2072:2072) (2072:2072:2072))
        (PORT datab (2685:2685:2685) (2685:2685:2685))
        (PORT datac (2114:2114:2114) (2114:2114:2114))
        (PORT datad (2201:2201:2201) (2201:2201:2201))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (558:558:558) (558:558:558))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (846:846:846) (846:846:846))
        (PORT datab (522:522:522) (522:522:522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (512:512:512))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (529:529:529) (529:529:529))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout (838:838:838) (838:838:838))
        (IOPATH cin0 cout (271:271:271) (271:271:271))
        (IOPATH cin1 cout (258:258:258) (258:258:258))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (510:510:510) (510:510:510))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (523:523:523) (523:523:523))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (522:522:522) (522:522:522))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH dataa cout0 (564:564:564) (564:564:564))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH dataa cout1 (575:575:575) (575:575:575))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (511:511:511) (511:511:511))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout0 (423:423:423) (423:423:423))
        (IOPATH cin0 cout0 (78:78:78) (78:78:78))
        (IOPATH datab cout1 (432:432:432) (432:432:432))
        (IOPATH cin1 cout1 (80:80:80) (80:80:80))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (498:498:498))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH cin regin (898:898:898) (898:898:898))
        (IOPATH cin0 regin (783:783:783) (783:783:783))
        (IOPATH cin1 regin (787:787:787) (787:787:787))
        (IOPATH datab cout (583:583:583) (583:583:583))
        (IOPATH cin cout (136:136:136) (136:136:136))
        (IOPATH cin0 cout (178:178:178) (178:178:178))
        (IOPATH cin1 cout (157:157:157) (157:157:157))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_3\|count\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH datad regin (309:309:309) (309:309:309))
        (IOPATH cin regin (839:839:839) (839:839:839))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_3\|count\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (1433:1433:1433) (1433:1433:1433))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2192:2192:2192) (2192:2192:2192))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (2121:2121:2121))
        (PORT d[1] (2120:2120:2120) (2120:2120:2120))
        (PORT d[2] (2111:2111:2111) (2111:2111:2111))
        (PORT d[3] (2110:2110:2110) (2110:2110:2110))
        (PORT d[4] (3695:3695:3695) (3695:3695:3695))
        (PORT d[5] (2462:2462:2462) (2462:2462:2462))
        (PORT d[6] (4324:4324:4324) (4324:4324:4324))
        (PORT d[7] (3697:3697:3697) (3697:3697:3697))
        (PORT d[8] (2525:2525:2525) (2525:2525:2525))
        (PORT d[9] (4317:4317:4317) (4317:4317:4317))
        (PORT d[10] (3123:3123:3123) (3123:3123:3123))
        (PORT d[11] (2575:2575:2575) (2575:2575:2575))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2254:2254:2254) (2254:2254:2254))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3984:3984:3984) (3984:3984:3984))
        (PORT d[1] (3019:3019:3019) (3019:3019:3019))
        (PORT d[2] (4413:4413:4413) (4413:4413:4413))
        (PORT d[3] (2906:2906:2906) (2906:2906:2906))
        (PORT d[4] (2792:2792:2792) (2792:2792:2792))
        (PORT d[5] (2719:2719:2719) (2719:2719:2719))
        (PORT d[6] (4872:4872:4872) (4872:4872:4872))
        (PORT d[7] (2427:2427:2427) (2427:2427:2427))
        (PORT d[8] (3789:3789:3789) (3789:3789:3789))
        (PORT d[9] (3289:3289:3289) (3289:3289:3289))
        (PORT d[10] (4372:4372:4372) (4372:4372:4372))
        (PORT d[11] (2343:2343:2343) (2343:2343:2343))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2170:2170:2170) (2170:2170:2170))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (596:596:596) (596:596:596))
        (PORT datab (3337:3337:3337) (3337:3337:3337))
        (PORT datac (3283:3283:3283) (3283:3283:3283))
        (PORT datad (1913:1913:1913) (1913:1913:1913))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3748:3748:3748))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2117:2117:2117))
        (PORT d[1] (2116:2116:2116) (2116:2116:2116))
        (PORT d[2] (2107:2107:2107) (2107:2107:2107))
        (PORT d[3] (2107:2107:2107) (2107:2107:2107))
        (PORT d[4] (3433:3433:3433) (3433:3433:3433))
        (PORT d[5] (2459:2459:2459) (2459:2459:2459))
        (PORT d[6] (2341:2341:2341) (2341:2341:2341))
        (PORT d[7] (3702:3702:3702) (3702:3702:3702))
        (PORT d[8] (2405:2405:2405) (2405:2405:2405))
        (PORT d[9] (4960:4960:4960) (4960:4960:4960))
        (PORT d[10] (3834:3834:3834) (3834:3834:3834))
        (PORT d[11] (2526:2526:2526) (2526:2526:2526))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2796:2796:2796) (2796:2796:2796))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3096:3096:3096))
        (PORT d[1] (3004:3004:3004) (3004:3004:3004))
        (PORT d[2] (2815:2815:2815) (2815:2815:2815))
        (PORT d[3] (2910:2910:2910) (2910:2910:2910))
        (PORT d[4] (2771:2771:2771) (2771:2771:2771))
        (PORT d[5] (3782:3782:3782) (3782:3782:3782))
        (PORT d[6] (4330:4330:4330) (4330:4330:4330))
        (PORT d[7] (2796:2796:2796) (2796:2796:2796))
        (PORT d[8] (2769:2769:2769) (2769:2769:2769))
        (PORT d[9] (2710:2710:2710) (2710:2710:2710))
        (PORT d[10] (4298:4298:4298) (4298:4298:4298))
        (PORT d[11] (2820:2820:2820) (2820:2820:2820))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2844:2844:2844) (2844:2844:2844))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2189:2189:2189) (2189:2189:2189))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2145:2145:2145) (2145:2145:2145))
        (PORT d[1] (2122:2122:2122) (2122:2122:2122))
        (PORT d[2] (2114:2114:2114) (2114:2114:2114))
        (PORT d[3] (2113:2113:2113) (2113:2113:2113))
        (PORT d[4] (3711:3711:3711) (3711:3711:3711))
        (PORT d[5] (2464:2464:2464) (2464:2464:2464))
        (PORT d[6] (2825:2825:2825) (2825:2825:2825))
        (PORT d[7] (3017:3017:3017) (3017:3017:3017))
        (PORT d[8] (5211:5211:5211) (5211:5211:5211))
        (PORT d[9] (4328:4328:4328) (4328:4328:4328))
        (PORT d[10] (3749:3749:3749) (3749:3749:3749))
        (PORT d[11] (3306:3306:3306) (3306:3306:3306))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2270:2270:2270) (2270:2270:2270))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2330:2330:2330) (2330:2330:2330))
        (PORT d[1] (2472:2472:2472) (2472:2472:2472))
        (PORT d[2] (2843:2843:2843) (2843:2843:2843))
        (PORT d[3] (2376:2376:2376) (2376:2376:2376))
        (PORT d[4] (2803:2803:2803) (2803:2803:2803))
        (PORT d[5] (2304:2304:2304) (2304:2304:2304))
        (PORT d[6] (4881:4881:4881) (4881:4881:4881))
        (PORT d[7] (2290:2290:2290) (2290:2290:2290))
        (PORT d[8] (3799:3799:3799) (3799:3799:3799))
        (PORT d[9] (3251:3251:3251) (3251:3251:3251))
        (PORT d[10] (4404:4404:4404) (4404:4404:4404))
        (PORT d[11] (2349:2349:2349) (2349:2349:2349))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2154:2154:2154) (2154:2154:2154))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2406:2406:2406) (2406:2406:2406))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3527:3527:3527) (3527:3527:3527))
        (PORT d[1] (3507:3507:3507) (3507:3507:3507))
        (PORT d[2] (3479:3479:3479) (3479:3479:3479))
        (PORT d[3] (3490:3490:3490) (3490:3490:3490))
        (PORT d[4] (3791:3791:3791) (3791:3791:3791))
        (PORT d[5] (3351:3351:3351) (3351:3351:3351))
        (PORT d[6] (4735:4735:4735) (4735:4735:4735))
        (PORT d[7] (4318:4318:4318) (4318:4318:4318))
        (PORT d[8] (3893:3893:3893) (3893:3893:3893))
        (PORT d[9] (3552:3552:3552) (3552:3552:3552))
        (PORT d[10] (3799:3799:3799) (3799:3799:3799))
        (PORT d[11] (4513:4513:4513) (4513:4513:4513))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2227:2227:2227) (2227:2227:2227))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2763:2763:2763) (2763:2763:2763))
        (PORT d[1] (2776:2776:2776) (2776:2776:2776))
        (PORT d[2] (2454:2454:2454) (2454:2454:2454))
        (PORT d[3] (2457:2457:2457) (2457:2457:2457))
        (PORT d[4] (2269:2269:2269) (2269:2269:2269))
        (PORT d[5] (2797:2797:2797) (2797:2797:2797))
        (PORT d[6] (3359:3359:3359) (3359:3359:3359))
        (PORT d[7] (3536:3536:3536) (3536:3536:3536))
        (PORT d[8] (2282:2282:2282) (2282:2282:2282))
        (PORT d[9] (3814:3814:3814) (3814:3814:3814))
        (PORT d[10] (2273:2273:2273) (2273:2273:2273))
        (PORT d[11] (3605:3605:3605) (3605:3605:3605))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2063:2063:2063) (2063:2063:2063))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2613:2613:2613))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3531:3531:3531) (3531:3531:3531))
        (PORT d[1] (3511:3511:3511) (3511:3511:3511))
        (PORT d[2] (3484:3484:3484) (3484:3484:3484))
        (PORT d[3] (3495:3495:3495) (3495:3495:3495))
        (PORT d[4] (5147:5147:5147) (5147:5147:5147))
        (PORT d[5] (3357:3357:3357) (3357:3357:3357))
        (PORT d[6] (3717:3717:3717) (3717:3717:3717))
        (PORT d[7] (4293:4293:4293) (4293:4293:4293))
        (PORT d[8] (4439:4439:4439) (4439:4439:4439))
        (PORT d[9] (3514:3514:3514) (3514:3514:3514))
        (PORT d[10] (3854:3854:3854) (3854:3854:3854))
        (PORT d[11] (3966:3966:3966) (3966:3966:3966))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2237:2237:2237) (2237:2237:2237))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2788:2788:2788) (2788:2788:2788))
        (PORT d[1] (2808:2808:2808) (2808:2808:2808))
        (PORT d[2] (3148:3148:3148) (3148:3148:3148))
        (PORT d[3] (2463:2463:2463) (2463:2463:2463))
        (PORT d[4] (2286:2286:2286) (2286:2286:2286))
        (PORT d[5] (2771:2771:2771) (2771:2771:2771))
        (PORT d[6] (2499:2499:2499) (2499:2499:2499))
        (PORT d[7] (3533:3533:3533) (3533:3533:3533))
        (PORT d[8] (3729:3729:3729) (3729:3729:3729))
        (PORT d[9] (3791:3791:3791) (3791:3791:3791))
        (PORT d[10] (3627:3627:3627) (3627:3627:3627))
        (PORT d[11] (3600:3600:3600) (3600:3600:3600))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2066:2066:2066) (2066:2066:2066))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2203:2203:2203) (2203:2203:2203))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2862:2862:2862) (2862:2862:2862))
        (PORT d[1] (2811:2811:2811) (2811:2811:2811))
        (PORT d[2] (2792:2792:2792) (2792:2792:2792))
        (PORT d[3] (2795:2795:2795) (2795:2795:2795))
        (PORT d[4] (3150:3150:3150) (3150:3150:3150))
        (PORT d[5] (3309:3309:3309) (3309:3309:3309))
        (PORT d[6] (4352:4352:4352) (4352:4352:4352))
        (PORT d[7] (3752:3752:3752) (3752:3752:3752))
        (PORT d[8] (4409:4409:4409) (4409:4409:4409))
        (PORT d[9] (4307:4307:4307) (4307:4307:4307))
        (PORT d[10] (4381:4381:4381) (4381:4381:4381))
        (PORT d[11] (3267:3267:3267) (3267:3267:3267))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2275:2275:2275) (2275:2275:2275))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2311:2311:2311) (2311:2311:2311))
        (PORT d[1] (2448:2448:2448) (2448:2448:2448))
        (PORT d[2] (4443:4443:4443) (4443:4443:4443))
        (PORT d[3] (2702:2702:2702) (2702:2702:2702))
        (PORT d[4] (3793:3793:3793) (3793:3793:3793))
        (PORT d[5] (2259:2259:2259) (2259:2259:2259))
        (PORT d[6] (2466:2466:2466) (2466:2466:2466))
        (PORT d[7] (2274:2274:2274) (2274:2274:2274))
        (PORT d[8] (2264:2264:2264) (2264:2264:2264))
        (PORT d[9] (3302:3302:3302) (3302:3302:3302))
        (PORT d[10] (4382:4382:4382) (4382:4382:4382))
        (PORT d[11] (2336:2336:2336) (2336:2336:2336))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2126:2126:2126) (2126:2126:2126))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2425:2425:2425) (2425:2425:2425))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2855:2855:2855) (2855:2855:2855))
        (PORT d[1] (2845:2845:2845) (2845:2845:2845))
        (PORT d[2] (2802:2802:2802) (2802:2802:2802))
        (PORT d[3] (2806:2806:2806) (2806:2806:2806))
        (PORT d[4] (4283:4283:4283) (4283:4283:4283))
        (PORT d[5] (2784:2784:2784) (2784:2784:2784))
        (PORT d[6] (4736:4736:4736) (4736:4736:4736))
        (PORT d[7] (3817:3817:3817) (3817:3817:3817))
        (PORT d[8] (4400:4400:4400) (4400:4400:4400))
        (PORT d[9] (3553:3553:3553) (3553:3553:3553))
        (PORT d[10] (4368:4368:4368) (4368:4368:4368))
        (PORT d[11] (4494:4494:4494) (4494:4494:4494))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3624:3624:3624))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1811:1811:1811) (1811:1811:1811))
        (PORT d[1] (1893:1893:1893) (1893:1893:1893))
        (PORT d[2] (1873:1873:1873) (1873:1873:1873))
        (PORT d[3] (1859:1859:1859) (1859:1859:1859))
        (PORT d[4] (1831:1831:1831) (1831:1831:1831))
        (PORT d[5] (1879:1879:1879) (1879:1879:1879))
        (PORT d[6] (2414:2414:2414) (2414:2414:2414))
        (PORT d[7] (2238:2238:2238) (2238:2238:2238))
        (PORT d[8] (2315:2315:2315) (2315:2315:2315))
        (PORT d[9] (2229:2229:2229) (2229:2229:2229))
        (PORT d[10] (3638:3638:3638) (3638:3638:3638))
        (PORT d[11] (3607:3607:3607) (3607:3607:3607))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (2057:2057:2057))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2631:2631:2631) (2631:2631:2631))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3539:3539:3539))
        (PORT d[1] (3515:3515:3515) (3515:3515:3515))
        (PORT d[2] (3492:3492:3492) (3492:3492:3492))
        (PORT d[3] (3499:3499:3499) (3499:3499:3499))
        (PORT d[4] (3754:3754:3754) (3754:3754:3754))
        (PORT d[5] (3363:3363:3363) (3363:3363:3363))
        (PORT d[6] (4755:4755:4755) (4755:4755:4755))
        (PORT d[7] (4329:4329:4329) (4329:4329:4329))
        (PORT d[8] (4448:4448:4448) (4448:4448:4448))
        (PORT d[9] (3764:3764:3764) (3764:3764:3764))
        (PORT d[10] (4366:4366:4366) (4366:4366:4366))
        (PORT d[11] (4533:4533:4533) (4533:4533:4533))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4005:4005:4005) (4005:4005:4005))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2760:2760:2760))
        (PORT d[1] (2812:2812:2812) (2812:2812:2812))
        (PORT d[2] (2309:2309:2309) (2309:2309:2309))
        (PORT d[3] (2425:2425:2425) (2425:2425:2425))
        (PORT d[4] (2312:2312:2312) (2312:2312:2312))
        (PORT d[5] (2808:2808:2808) (2808:2808:2808))
        (PORT d[6] (3089:3089:3089) (3089:3089:3089))
        (PORT d[7] (2683:2683:2683) (2683:2683:2683))
        (PORT d[8] (2729:2729:2729) (2729:2729:2729))
        (PORT d[9] (2666:2666:2666) (2666:2666:2666))
        (PORT d[10] (2725:2725:2725) (2725:2725:2725))
        (PORT d[11] (3098:3098:3098) (3098:3098:3098))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2686:2686:2686) (2686:2686:2686))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\]\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3297:3297:3297) (3297:3297:3297))
        (PORT datac (538:538:538) (538:538:538))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2236:2236:2236) (2236:2236:2236))
        (PORT datac (527:527:527) (527:527:527))
        (PORT datad (3206:3206:3206) (3206:3206:3206))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3096:3096:3096) (3096:3096:3096))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2083:2083:2083) (2083:2083:2083))
        (PORT d[1] (2069:2069:2069) (2069:2069:2069))
        (PORT d[2] (2102:2102:2102) (2102:2102:2102))
        (PORT d[3] (2085:2085:2085) (2085:2085:2085))
        (PORT d[4] (4254:4254:4254) (4254:4254:4254))
        (PORT d[5] (2439:2439:2439) (2439:2439:2439))
        (PORT d[6] (2829:2829:2829) (2829:2829:2829))
        (PORT d[7] (3021:3021:3021) (3021:3021:3021))
        (PORT d[8] (3034:3034:3034) (3034:3034:3034))
        (PORT d[9] (1866:1866:1866) (1866:1866:1866))
        (PORT d[10] (1879:1879:1879) (1879:1879:1879))
        (PORT d[11] (1858:1858:1858) (1858:1858:1858))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2010:2010:2010) (2010:2010:2010))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3400:3400:3400))
        (PORT d[1] (3573:3573:3573) (3573:3573:3573))
        (PORT d[2] (3869:3869:3869) (3869:3869:3869))
        (PORT d[3] (3496:3496:3496) (3496:3496:3496))
        (PORT d[4] (3263:3263:3263) (3263:3263:3263))
        (PORT d[5] (3186:3186:3186) (3186:3186:3186))
        (PORT d[6] (4318:4318:4318) (4318:4318:4318))
        (PORT d[7] (2781:2781:2781) (2781:2781:2781))
        (PORT d[8] (4096:4096:4096) (4096:4096:4096))
        (PORT d[9] (3701:3701:3701) (3701:3701:3701))
        (PORT d[10] (4293:4293:4293) (4293:4293:4293))
        (PORT d[11] (2835:2835:2835) (2835:2835:2835))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3528:3528:3528) (3528:3528:3528))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (851:851:851) (851:851:851))
        (PORT datac (537:537:537) (537:537:537))
        (PORT datad (1542:1542:1542) (1542:1542:1542))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (3075:3075:3075))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2069:2069:2069) (2069:2069:2069))
        (PORT d[1] (2076:2076:2076) (2076:2076:2076))
        (PORT d[2] (2161:2161:2161) (2161:2161:2161))
        (PORT d[3] (2144:2144:2144) (2144:2144:2144))
        (PORT d[4] (4390:4390:4390) (4390:4390:4390))
        (PORT d[5] (2444:2444:2444) (2444:2444:2444))
        (PORT d[6] (2857:2857:2857) (2857:2857:2857))
        (PORT d[7] (2499:2499:2499) (2499:2499:2499))
        (PORT d[8] (2376:2376:2376) (2376:2376:2376))
        (PORT d[9] (2435:2435:2435) (2435:2435:2435))
        (PORT d[10] (2388:2388:2388) (2388:2388:2388))
        (PORT d[11] (2460:2460:2460) (2460:2460:2460))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2053:2053:2053) (2053:2053:2053))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3358:3358:3358))
        (PORT d[1] (3582:3582:3582) (3582:3582:3582))
        (PORT d[2] (3288:3288:3288) (3288:3288:3288))
        (PORT d[3] (3501:3501:3501) (3501:3501:3501))
        (PORT d[4] (3282:3282:3282) (3282:3282:3282))
        (PORT d[5] (3216:3216:3216) (3216:3216:3216))
        (PORT d[6] (3716:3716:3716) (3716:3716:3716))
        (PORT d[7] (3197:3197:3197) (3197:3197:3197))
        (PORT d[8] (3535:3535:3535) (3535:3535:3535))
        (PORT d[9] (3146:3146:3146) (3146:3146:3146))
        (PORT d[10] (3261:3261:3261) (3261:3261:3261))
        (PORT d[11] (3260:3260:3260) (3260:3260:3260))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3535:3535:3535))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (575:575:575) (575:575:575))
        (PORT datac (536:536:536) (536:536:536))
        (PORT datad (1340:1340:1340) (1340:1340:1340))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3747:3747:3747))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2111:2111:2111) (2111:2111:2111))
        (PORT d[1] (2111:2111:2111) (2111:2111:2111))
        (PORT d[2] (2102:2102:2102) (2102:2102:2102))
        (PORT d[3] (2101:2101:2101) (2101:2101:2101))
        (PORT d[4] (2502:2502:2502) (2502:2502:2502))
        (PORT d[5] (2453:2453:2453) (2453:2453:2453))
        (PORT d[6] (3210:3210:3210) (3210:3210:3210))
        (PORT d[7] (2526:2526:2526) (2526:2526:2526))
        (PORT d[8] (2401:2401:2401) (2401:2401:2401))
        (PORT d[9] (2435:2435:2435) (2435:2435:2435))
        (PORT d[10] (2493:2493:2493) (2493:2493:2493))
        (PORT d[11] (2525:2525:2525) (2525:2525:2525))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2018:2018:2018) (2018:2018:2018))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2841:2841:2841) (2841:2841:2841))
        (PORT d[1] (3008:3008:3008) (3008:3008:3008))
        (PORT d[2] (3900:3900:3900) (3900:3900:3900))
        (PORT d[3] (2936:2936:2936) (2936:2936:2936))
        (PORT d[4] (2796:2796:2796) (2796:2796:2796))
        (PORT d[5] (2768:2768:2768) (2768:2768:2768))
        (PORT d[6] (4328:4328:4328) (4328:4328:4328))
        (PORT d[7] (2743:2743:2743) (2743:2743:2743))
        (PORT d[8] (2770:2770:2770) (2770:2770:2770))
        (PORT d[9] (3708:3708:3708) (3708:3708:3708))
        (PORT d[10] (3824:3824:3824) (3824:3824:3824))
        (PORT d[11] (2830:2830:2830) (2830:2830:2830))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2847:2847:2847) (2847:2847:2847))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (534:534:534))
        (PORT datab (515:515:515) (515:515:515))
        (PORT datac (1375:1375:1375) (1375:1375:1375))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3134:3134:3134))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2109:2109:2109) (2109:2109:2109))
        (PORT d[1] (2074:2074:2074) (2074:2074:2074))
        (PORT d[2] (2118:2118:2118) (2118:2118:2118))
        (PORT d[3] (2123:2123:2123) (2123:2123:2123))
        (PORT d[4] (3920:3920:3920) (3920:3920:3920))
        (PORT d[5] (2441:2441:2441) (2441:2441:2441))
        (PORT d[6] (2833:2833:2833) (2833:2833:2833))
        (PORT d[7] (2994:2994:2994) (2994:2994:2994))
        (PORT d[8] (2512:2512:2512) (2512:2512:2512))
        (PORT d[9] (2383:2383:2383) (2383:2383:2383))
        (PORT d[10] (2383:2383:2383) (2383:2383:2383))
        (PORT d[11] (2500:2500:2500) (2500:2500:2500))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1450:1450:1450) (1450:1450:1450))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3403:3403:3403) (3403:3403:3403))
        (PORT d[1] (3579:3579:3579) (3579:3579:3579))
        (PORT d[2] (3266:3266:3266) (3266:3266:3266))
        (PORT d[3] (3500:3500:3500) (3500:3500:3500))
        (PORT d[4] (3257:3257:3257) (3257:3257:3257))
        (PORT d[5] (3214:3214:3214) (3214:3214:3214))
        (PORT d[6] (3736:3736:3736) (3736:3736:3736))
        (PORT d[7] (3193:3193:3193) (3193:3193:3193))
        (PORT d[8] (4068:4068:4068) (4068:4068:4068))
        (PORT d[9] (3182:3182:3182) (3182:3182:3182))
        (PORT d[10] (3279:3279:3279) (3279:3279:3279))
        (PORT d[11] (3275:3275:3275) (3275:3275:3275))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3557:3557:3557) (3557:3557:3557))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (530:530:530) (530:530:530))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (684:684:684) (684:684:684))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (2359:2359:2359) (2359:2359:2359))
        (PORT datac (538:538:538) (538:538:538))
        (PORT datad (516:516:516) (516:516:516))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5271:5271:5271) (5271:5271:5271))
        (PORT ena (1341:1341:1341) (1341:1341:1341))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1625:1625:1625) (1625:1625:1625))
        (PORT datab (2635:2635:2635) (2635:2635:2635))
        (PORT datac (2875:2875:2875) (2875:2875:2875))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1750:1750:1750))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2868:2868:2868))
        (PORT d[1] (2816:2816:2816) (2816:2816:2816))
        (PORT d[2] (2797:2797:2797) (2797:2797:2797))
        (PORT d[3] (2801:2801:2801) (2801:2801:2801))
        (PORT d[4] (4048:4048:4048) (4048:4048:4048))
        (PORT d[5] (3304:3304:3304) (3304:3304:3304))
        (PORT d[6] (2808:2808:2808) (2808:2808:2808))
        (PORT d[7] (3758:3758:3758) (3758:3758:3758))
        (PORT d[8] (3819:3819:3819) (3819:3819:3819))
        (PORT d[9] (2912:2912:2912) (2912:2912:2912))
        (PORT d[10] (3206:3206:3206) (3206:3206:3206))
        (PORT d[11] (3267:3267:3267) (3267:3267:3267))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2260:2260:2260) (2260:2260:2260))
        (PORT clk (5299:5299:5299) (5299:5299:5299))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3289:3289:3289) (3289:3289:3289))
        (PORT d[1] (2443:2443:2443) (2443:2443:2443))
        (PORT d[2] (2432:2432:2432) (2432:2432:2432))
        (PORT d[3] (2415:2415:2415) (2415:2415:2415))
        (PORT d[4] (2270:2270:2270) (2270:2270:2270))
        (PORT d[5] (2363:2363:2363) (2363:2363:2363))
        (PORT d[6] (4885:4885:4885) (4885:4885:4885))
        (PORT d[7] (3847:3847:3847) (3847:3847:3847))
        (PORT d[8] (2290:2290:2290) (2290:2290:2290))
        (PORT d[9] (3281:3281:3281) (3281:3281:3281))
        (PORT d[10] (4408:4408:4408) (4408:4408:4408))
        (PORT d[11] (2317:2317:2317) (2317:2317:2317))
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2076:2076:2076) (2076:2076:2076))
        (PORT clk (5288:5288:5288) (5288:5288:5288))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5317:5317:5317) (5317:5317:5317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5967:5967:5967) (5967:5967:5967))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (533:533:533) (533:533:533))
        (PORT datab (1514:1514:1514) (1514:1514:1514))
        (PORT datac (2876:2876:2876) (2876:2876:2876))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2876:2876:2876) (2876:2876:2876))
        (PORT datac (1540:1540:1540) (1540:1540:1540))
        (PORT datad (530:530:530) (530:530:530))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (1500:1500:1500) (1500:1500:1500))
        (PORT datac (2872:2872:2872) (2872:2872:2872))
        (PORT datad (526:526:526) (526:526:526))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3745:3745:3745))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1869:1869:1869))
        (PORT d[1] (1880:1880:1880) (1880:1880:1880))
        (PORT d[2] (1852:1852:1852) (1852:1852:1852))
        (PORT d[3] (1853:1853:1853) (1853:1853:1853))
        (PORT d[4] (3866:3866:3866) (3866:3866:3866))
        (PORT d[5] (1888:1888:1888) (1888:1888:1888))
        (PORT d[6] (2332:2332:2332) (2332:2332:2332))
        (PORT d[7] (3024:3024:3024) (3024:3024:3024))
        (PORT d[8] (2398:2398:2398) (2398:2398:2398))
        (PORT d[9] (2412:2412:2412) (2412:2412:2412))
        (PORT d[10] (2961:2961:2961) (2961:2961:2961))
        (PORT d[11] (2583:2583:2583) (2583:2583:2583))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2846:2846:2846) (2846:2846:2846))
        (PORT clk (5269:5269:5269) (5269:5269:5269))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3094:3094:3094) (3094:3094:3094))
        (PORT d[1] (3031:3031:3031) (3031:3031:3031))
        (PORT d[2] (3898:3898:3898) (3898:3898:3898))
        (PORT d[3] (3465:3465:3465) (3465:3465:3465))
        (PORT d[4] (3250:3250:3250) (3250:3250:3250))
        (PORT d[5] (4141:4141:4141) (4141:4141:4141))
        (PORT d[6] (4324:4324:4324) (4324:4324:4324))
        (PORT d[7] (2781:2781:2781) (2781:2781:2781))
        (PORT d[8] (4099:4099:4099) (4099:4099:4099))
        (PORT d[9] (3682:3682:3682) (3682:3682:3682))
        (PORT d[10] (3845:3845:3845) (3845:3845:3845))
        (PORT d[11] (2828:2828:2828) (2828:2828:2828))
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2850:2850:2850) (2850:2850:2850))
        (PORT clk (5258:5258:5258) (5258:5258:5258))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5287:5287:5287) (5287:5287:5287))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5937:5937:5937) (5937:5937:5937))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (538:538:538))
        (PORT datab (2147:2147:2147) (2147:2147:2147))
        (PORT datac (2879:2879:2879) (2879:2879:2879))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1498:1498:1498) (1498:1498:1498))
        (PORT datac (2874:2874:2874) (2874:2874:2874))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2613:2613:2613) (2613:2613:2613))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3536:3536:3536) (3536:3536:3536))
        (PORT d[1] (3514:3514:3514) (3514:3514:3514))
        (PORT d[2] (3489:3489:3489) (3489:3489:3489))
        (PORT d[3] (3498:3498:3498) (3498:3498:3498))
        (PORT d[4] (3777:3777:3777) (3777:3777:3777))
        (PORT d[5] (3361:3361:3361) (3361:3361:3361))
        (PORT d[6] (3688:3688:3688) (3688:3688:3688))
        (PORT d[7] (4760:4760:4760) (4760:4760:4760))
        (PORT d[8] (4444:4444:4444) (4444:4444:4444))
        (PORT d[9] (3759:3759:3759) (3759:3759:3759))
        (PORT d[10] (4338:4338:4338) (4338:4338:4338))
        (PORT d[11] (4519:4519:4519) (4519:4519:4519))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2248:2248:2248) (2248:2248:2248))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2778:2778:2778))
        (PORT d[1] (2808:2808:2808) (2808:2808:2808))
        (PORT d[2] (3139:3139:3139) (3139:3139:3139))
        (PORT d[3] (2467:2467:2467) (2467:2467:2467))
        (PORT d[4] (2288:2288:2288) (2288:2288:2288))
        (PORT d[5] (2801:2801:2801) (2801:2801:2801))
        (PORT d[6] (2402:2402:2402) (2402:2402:2402))
        (PORT d[7] (2699:2699:2699) (2699:2699:2699))
        (PORT d[8] (2309:2309:2309) (2309:2309:2309))
        (PORT d[9] (2683:2683:2683) (2683:2683:2683))
        (PORT d[10] (3628:3628:3628) (3628:3628:3628))
        (PORT d[11] (2310:2310:2310) (2310:2310:2310))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2068:2068:2068) (2068:2068:2068))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2876:2876:2876) (2876:2876:2876))
        (PORT datab (508:508:508) (508:508:508))
        (PORT datac (1502:1502:1502) (1502:1502:1502))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2879:2879:2879) (2879:2879:2879))
        (PORT datac (2033:2033:2033) (2033:2033:2033))
        (PORT datad (528:528:528) (528:528:528))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1538:1538:1538) (1538:1538:1538))
        (PORT datac (2877:2877:2877) (2877:2877:2877))
        (PORT datad (527:527:527) (527:527:527))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2421:2421:2421))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2872:2872:2872) (2872:2872:2872))
        (PORT d[1] (2818:2818:2818) (2818:2818:2818))
        (PORT d[2] (2801:2801:2801) (2801:2801:2801))
        (PORT d[3] (2804:2804:2804) (2804:2804:2804))
        (PORT d[4] (4288:4288:4288) (4288:4288:4288))
        (PORT d[5] (2798:2798:2798) (2798:2798:2798))
        (PORT d[6] (3244:3244:3244) (3244:3244:3244))
        (PORT d[7] (3761:3761:3761) (3761:3761:3761))
        (PORT d[8] (4842:4842:4842) (4842:4842:4842))
        (PORT d[9] (3227:3227:3227) (3227:3227:3227))
        (PORT d[10] (4351:4351:4351) (4351:4351:4351))
        (PORT d[11] (4520:4520:4520) (4520:4520:4520))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (427:427:427) (427:427:427))
        (PORT clk (722:722:722) (722:722:722))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (722:722:722) (722:722:722))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (1205:1205:1205))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (2936:2936:2936))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1372:1372:1372))
        (IOPATH (posedge clk) pulse (0:0:0) (4308:4308:4308))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1848:1848:1848) (1848:1848:1848))
        (PORT clk (5320:5320:5320) (5320:5320:5320))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2426:2426:2426) (2426:2426:2426))
        (PORT d[1] (2458:2458:2458) (2458:2458:2458))
        (PORT d[2] (2811:2811:2811) (2811:2811:2811))
        (PORT d[3] (2410:2410:2410) (2410:2410:2410))
        (PORT d[4] (2265:2265:2265) (2265:2265:2265))
        (PORT d[5] (2358:2358:2358) (2358:2358:2358))
        (PORT d[6] (1860:1860:1860) (1860:1860:1860))
        (PORT d[7] (1853:1853:1853) (1853:1853:1853))
        (PORT d[8] (1865:1865:1865) (1865:1865:1865))
        (PORT d[9] (3779:3779:3779) (3779:3779:3779))
        (PORT d[10] (1845:1845:1845) (1845:1845:1845))
        (PORT d[11] (1853:1853:1853) (1853:1853:1853))
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rewe_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1817:1817:1817) (1817:1817:1817))
        (PORT clk (5309:5309:5309) (5309:5309:5309))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (93:93:93))
      (HOLD d (posedge clk) (55:55:55))
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5338:5338:5338) (5338:5338:5338))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2415:2415:2415))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (2949:2949:2949))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_ram_pulse_generator")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (5988:5988:5988) (5988:5988:5988))
        (IOPATH (posedge clk) pulse (0:0:0) (4317:4317:4317))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\].lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (535:535:535) (535:535:535))
        (PORT datab (1036:1036:1036) (1036:1036:1036))
        (PORT datac (2874:2874:2874) (2874:2874:2874))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\].lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (898:898:898) (898:898:898))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (PORT ena (3476:3476:3476) (3476:3476:3476))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2041:2041:2041) (2041:2041:2041))
        (PORT datab (2050:2050:2050) (2050:2050:2050))
        (PORT datac (460:460:460) (460:460:460))
        (PORT datad (1597:1597:1597) (1597:1597:1597))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (3372:3372:3372) (3372:3372:3372))
        (PORT datac (551:551:551) (551:551:551))
        (PORT datad (2056:2056:2056) (2056:2056:2056))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (5297:5297:5297) (5297:5297:5297))
        (PORT clk (5331:5331:5331) (5331:5331:5331))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE comb_4\|altsyncram_component\|auto_generated\|mgl_prim2\|tdo\~1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (431:431:431))
        (PORT datab (514:514:514) (514:514:514))
        (PORT datac (462:462:462) (462:462:462))
        (PORT datad (2064:2064:2064) (2064:2064:2064))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datab combout (442:442:442) (442:442:442))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2517:2517:2517) (2517:2517:2517))
        (PORT datac (2450:2450:2450) (2450:2450:2450))
        (PORT datad (2301:2301:2301) (2301:2301:2301))
        (IOPATH dataa combout (590:590:590) (590:590:590))
        (IOPATH datac combout (292:292:292) (292:292:292))
        (IOPATH datad combout (114:114:114) (114:114:114))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (439:439:439) (439:439:439))
        (PORT datab (408:408:408) (408:408:408))
        (PORT datac (2782:2782:2782) (2782:2782:2782))
        (PORT datad (2517:2517:2517) (2517:2517:2517))
        (IOPATH dataa regin (738:738:738) (738:738:738))
        (IOPATH datab regin (607:607:607) (607:607:607))
        (IOPATH datac regin (478:478:478) (478:478:478))
        (IOPATH datad regin (309:309:309) (309:309:309))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (3376:3376:3376) (3376:3376:3376))
        (PORT clk (5292:5292:5292) (5292:5292:5292))
        (PORT ena (3593:3593:3593) (3593:3593:3593))
        (IOPATH (posedge clk) regout (224:224:224) (224:224:224))
        (IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (37:37:37))
      (SETUP ena (posedge clk) (37:37:37))
      (HOLD datain (posedge clk) (15:15:15))
      (HOLD ena (posedge clk) (15:15:15))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|tdo\~_wirecell.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (554:554:554) (554:554:554))
        (IOPATH datac combout (292:292:292) (292:292:292))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|clr_reg\~_wirecell.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (1587:1587:1587) (1587:1587:1587))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE auto_hub\|jtag_hub_gen\:sld_jtag_hub_inst\|shadow_jsm\|state\[0\]\~_wirecell.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datad (3018:3018:3018) (3018:3018:3018))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE out\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (PORT datain (1408:1408:1408) (1408:1408:1408))
        (IOPATH datain padio (2108:2108:2108) (2108:2108:2108))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_io")
    (INSTANCE altera_reserved_tdo\~I.asynch_inst)
    (DELAY
      (ABSOLUTE
        (IOPATH datain padio (2124:2124:2124) (2124:2124:2124))
      )
    )
  )
)
