0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sim_1/new/instruction_memory_tb.v,1732700806,verilog,,,,instruction_memory_tb,,,,,,,,
C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sources_1/new/instruction_memory.v,1732699766,verilog,,C:/Users/ADMIN/Vivado_project/instruction_memory/instruction_memory.srcs/sim_1/new/instruction_memory_tb.v,,instruction_memory,,,,,,,,
