// Seed: 2011616896
module module_0 #(
    parameter id_4 = 32'd26
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input id_10;
  input id_9;
  output id_8;
  output id_7;
  input id_6;
  input id_5;
  input _id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_11;
  always @(!id_3[id_4] or posedge id_6) begin
    id_8 <= id_4;
  end
  logic id_12 = 1;
endmodule
