
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.2 (64-bit)
  **** SW Build 5238294 on Nov  8 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 18:22:13 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/xilinx/tools/Vitis/2024.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'juju' on host 'c04' (Linux_x86_64 version 5.15.0-130-generic) on Wed Jul 16 18:22:14 PDT 2025
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/scratch/juju/HP-FFT-HLS/n128/UF2'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'project.tcl'
INFO: [HLS 200-1510] Running: open_project -reset FFT_DIT_RN 
INFO: [HLS 200-10] Opening and resetting project '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN'.
INFO: [HLS 200-1510] Running: add_files FFT.cpp testbench.cpp 
INFO: [HLS 200-10] Adding design file 'FFT.cpp' to the project
INFO: [HLS 200-10] Adding design file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset FFT_DIT_RN 
INFO: [HLS 200-10] Creating and opening solution '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1510] Running: set_top FFT_DIT_RN 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: source ../../common.tcl
INFO: [HLS 200-1510] Running: create_clock -period 4.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 640.949 MB.
INFO: [HLS 200-10] Analyzing design file 'FFT.cpp' ... 
WARNING: [HLS 207-5577] Unroll pragma is ignored, because 'factor' is not positive integer  (FFT.cpp:382:27)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<3>' requested here (FFT.cpp:584:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<4>' requested here (FFT.cpp:585:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<5>' requested here (FFT.cpp:586:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<6>' requested here (FFT.cpp:587:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<7>' requested here (FFT.cpp:588:5)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:234:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:236:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:245:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:494:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:556:24)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:557:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:558:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:559:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:560:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:561:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:605:24)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:606:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:607:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:608:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:609:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:610:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:644:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:669:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (FFT.cpp:669:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file FFT.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:87:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:127:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:215:9)
WARNING: [HLS 207-5292] unused parameter 'dataIn' (FFT.cpp:596:53)
INFO: [HLS 200-10] Analyzing design file 'testbench.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.24 seconds. CPU system time: 1.54 seconds. Elapsed time: 8.9 seconds; current allocated memory: 649.828 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 26,725 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,830 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,169 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,580 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,352 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,508 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,324 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,332 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,708 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,705 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,713 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,777 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,729 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,704 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,906 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'ap_uint<7> bit_reverse<7>(ap_uint<7>)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:271:27)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:507:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:537:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<3>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<4>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<5>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<6>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<7>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:408:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_527_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:527:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_503_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:503:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_361_6' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:361:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_284_3' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:284:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:289:17)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_291_4' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:291:20)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:295:24)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_343_5' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:343:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_265_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:265:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_270_2' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:270:20)
INFO: [HLS 214-291] Loop 'Loop_Reverse' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:71:19)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (FFT.cpp:60:26) in function 'output_result_array_to_stream' completely with a factor of 4 (FFT.cpp:54:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_527_1' (FFT.cpp:527:27) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' completely with a factor of 1 (FFT.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_1' (FFT.cpp:503:27) in function 'FFT_Stage1_vectorstream_parameterize' completely with a factor of 2 (FFT.cpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_361_6' (FFT.cpp:361:27) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_284_3' (FFT.cpp:284:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:289:17) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_291_4' (FFT.cpp:291:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (FFT.cpp:295:24) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_343_5' (FFT.cpp:343:27) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_265_1' (FFT.cpp:265:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_270_2' (FFT.cpp:270:20) in function 'reverse_input_stream_UF2' completely with a factor of 4 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'Loop_Reverse' (FFT.cpp:71:19) in function 'reverse_input_stream_UF2' completely with a factor of 7 (FFT.cpp:232:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<float>, 4ul>::array' completely with a factor of 4 (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:485:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:484:13)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:506:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:48:19)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:47:19)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:28)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:39)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:50)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.24.27)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (FFT.cpp:536:61)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<float>, 4ul>::_S_ref(std::complex<float> const (&) [4], unsigned long)' into 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array()' into 'hls::vector<std::complex<float>, 4ul>::vector()' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array() (.34.40.46)' into 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' into 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::remove_reference<std::complex<float>&>::type&& std::move<std::complex<float>&>(std::complex<float>&)' into 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<std::complex<float> > >, std::is_move_constructible<std::complex<float> >, std::is_move_assignable<std::complex<float> > >::value, void>::type std::swap<std::complex<float> >(std::complex<float>&, std::complex<float>&)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:189:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<__and_<std::__not_<std::__is_tuple_like<std::complex<float> > >, std::is_move_constructible<std::complex<float> >, std::is_move_assignable<std::complex<float> > >::value, void>::type std::swap<std::complex<float> >(std::complex<float>&, std::complex<float>&)' into 'bit_reverse_array()' (FFT.cpp:733:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector() (.21.31.37)' into 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:748:0)
INFO: [HLS 214-178] Inlining function 'bit_reverse_array()' into 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:748:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.1': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.0': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.1': Complete partitioning on dimension 1. (FFT.cpp:234:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E14data_in_cyclic.0': Complete partitioning on dimension 1. (FFT.cpp:234:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.1': Complete partitioning on dimension 1. (FFT.cpp:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ24reverse_input_stream_UF2RN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E15data_rev_stream.0': Complete partitioning on dimension 1. (FFT.cpp:236:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:556:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:557:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:558:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:559:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:560:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DIT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:561:0)
INFO: [HLS 214-248] Applying array_partition to 'cyclic_offset': Complete partitioning on dimension 1. (FFT.cpp:287:13)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'mid' with compact=bit mode in 256-bits (FFT.cpp:750:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_s1_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:579:51)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'reverse_in_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:578:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 256-bits (FFT.cpp:748:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 256-bits (FFT.cpp:748:0)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage2' (FFT.cpp:523:13) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' due to performance pragma (FFT.cpp:524:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage1' (FFT.cpp:496:14) in function 'FFT_Stage1_vectorstream_parameterize' due to performance pragma (FFT.cpp:497:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'reverse_input_stream_UF2(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:232)because dataflow pragma takes precedence (FFT.cpp:246:9)
Resolution: For help on HLS 214-346 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-346.html
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'PostP_Fwd_loop' (FFT.cpp:56:18) in function 'output_result_array_to_stream' due to performance pragma (FFT.cpp:57:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' due to performance pragma (FFT.cpp:401:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'FFT_DIT_spatial_unroll_CY_stream_vector(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:551)because dataflow pragma takes precedence (FFT.cpp:554:9)
Resolution: For help on HLS 214-346 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-346.html
INFO: [HLS 214-376] automatically set the pipeline for Loop< LOOP_REVIDTAB> at FFT.cpp:650:20 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_757_1> at FFT.cpp:757:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_734_1> at FFT.cpp:734:21 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_764_2> at FFT.cpp:764:21 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_653_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:653:27)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_653_1' (FFT.cpp:653:27) in function 'FFT_pipeline_DIT' completely with a factor of 7 (FFT.cpp:642:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0' dimension 2 completely based on constant index. (FFT.cpp:756:0)
INFO: [HLS 214-449] Automatically partitioning array '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1' dimension 2 completely based on constant index. (FFT.cpp:756:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)::buffer (.0)' due to pipeline pragma (FFT.cpp:756:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=complete dim=2' for array 'FFT_DIT_RN(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)::buffer (.1)' due to pipeline pragma (FFT.cpp:756:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.1': Complete partitioning on dimension 2. (FFT.cpp:756:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10FFT_DIT_RNRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6buffer.0': Complete partitioning on dimension 2. (FFT.cpp:756:0)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' (FFT.cpp:258:24) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:258:24)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' (FFT.cpp:279:27) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:279:27)
INFO: [HLS 214-455] Changing loop 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' (FFT.cpp:357:25) to a process function for dataflow in function 'reverse_input_stream_UF2' (FFT.cpp:357:25)
INFO: [HLS 214-455] Changing loop 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' (FFT.cpp:496:14) to a process function for dataflow in function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:496:14)
INFO: [HLS 214-455] Changing loop 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' (FFT.cpp:650:20) to a process function for dataflow in function 'FFT_pipeline_DIT' (FFT.cpp:650:20)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.68 seconds. CPU system time: 1.13 seconds. Elapsed time: 8.3 seconds; current allocated memory: 661.715 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 661.715 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 665.848 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 670.812 MB.
WARNING: [HLS 200-805] An internal stream 'reverse_in_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
WARNING: [HLS 200-805] An internal stream 'data_s1_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
INFO: [XFORM 203-712] Applying dataflow to function 'reverse_input_stream_UF2' (FFT.cpp:242:1), detected/extracted 3 process function(s): 
	 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'
	 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'
	 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:494:1), detected/extracted 1 process function(s): 
	 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_DIT_spatial_unroll_CY_stream_vector' (FFT.cpp:553:1), detected/extracted 9 process function(s): 
	 'reverse_input_stream_UF2'
	 'FFT_Stage1_vectorstream_parameterize'
	 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'
	 'FFT_stage_spatial_unroll<3>'
	 'FFT_stage_spatial_unroll<4>'
	 'FFT_stage_spatial_unroll<5>'
	 'FFT_stage_spatial_unroll<6>'
	 'FFT_stage_spatial_unroll<7>'
	 'output_result_array_to_stream'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFT_pipeline_DIT' (FFT.cpp:644:1), detected/extracted 2 process function(s): 
	 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'
	 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 695.684 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'R_Pair_loop'(FFT.cpp:413:9) and 'R_Group_loop'(FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<6>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<5>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<4>'.
INFO: [XFORM 203-541] Flattening a loop nest 'R_Pair_loop' (FFT.cpp:413:9) in function 'FFT_stage_spatial_unroll<3>'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.34 seconds; current allocated memory: 873.062 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'FFT_DIT_RN' ...
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<3>' to 'FFT_stage_spatial_unroll_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<4>' to 'FFT_stage_spatial_unroll_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<5>' to 'FFT_stage_spatial_unroll_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<6>' to 'FFT_stage_spatial_unroll_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'FFT_stage_spatial_unroll<7>' to 'FFT_stage_spatial_unroll_7_s'.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM': 'FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply functional unit assignment of 'Mul_LUT' (FFT.cpp:404) on 'load' operation 7 bit ('k93_load', FFT.cpp:398) on local variable 'k93' due to incompatible operation sets.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_REVIDTAB'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln650', FFT.cpp:650)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' (loop 'LOOP_REVIDTAB'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation 0 bit ('number3_write_ln650', FFT.cpp:650) of variable 'number', FFT.cpp:650 on local variable 'number3' and 'add' operation 7 bit ('number', FFT.cpp:650).
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'LOOP_REVIDTAB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.12 seconds; current allocated memory: 875.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 875.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'READ_STREAM_INPUT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'READ_STREAM_INPUT'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [13]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:258) on local variable 'i45' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:258) [65]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln258', FFT.cpp:258) of variable 'i', FFT.cpp:258 on local variable 'i45' [67]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 875.488 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 875.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FROM_BLOCK_TO_CYCLIC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'FROM_BLOCK_TO_CYCLIC'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' consists of the following:
	'store' operation 0 bit ('i93_write_ln0') of constant 0 on local variable 'i93' [19]  (1.588 ns)
	'load' operation 5 bit ('i93_load', FFT.cpp:285) on local variable 'i93' [22]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:285) [28]  (1.780 ns)
	'store' operation 0 bit ('i93_write_ln285', FFT.cpp:285) of variable 'i', FFT.cpp:285 on local variable 'i93' [119]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 876.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 876.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STREAM_OUT_REVERSE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'STREAM_OUT_REVERSE'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [13]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:357) on local variable 'i45' [16]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:357) [47]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln357', FFT.cpp:357) of variable 'i', FFT.cpp:357 on local variable 'i45' [49]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 877.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reverse_input_stream_UF2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'reverse_input_stream_UF2' consists of the following:
	'call' operation 0 bit ('_ln258', FFT.cpp:258) to 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' [23]  (4.956 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 14, loop 'FFT_Stage1'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' consists of the following:
	'store' operation 0 bit ('m1_write_ln0') of constant 0 on local variable 'm1' [6]  (1.588 ns)
	'load' operation 5 bit ('m1_load', FFT.cpp:496) on local variable 'm1' [9]  (0.000 ns)
	'add' operation 5 bit ('m', FFT.cpp:496) [73]  (1.780 ns)
	'store' operation 0 bit ('m1_write_ln496', FFT.cpp:496) of variable 'm', FFT.cpp:496 on local variable 'm1' [75]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 877.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 877.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 877.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FFT_Stage2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'FFT_Stage2'
WARNING: [HLS 200-871] Estimated clock period (5.091 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' consists of the following:
	'store' operation 0 bit ('m45_write_ln0') of constant 0 on local variable 'm45' [29]  (1.588 ns)
	'load' operation 8 bit ('m45_load', FFT.cpp:523) on local variable 'm45' [32]  (0.000 ns)
	'add' operation 8 bit ('m', FFT.cpp:523) [104]  (1.915 ns)
	'store' operation 0 bit ('m45_write_ln523', FFT.cpp:523) of variable 'm', FFT.cpp:523 on local variable 'm45' [106]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 878.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 878.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_3_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten142_write_ln0') of constant 0 on local variable 'indvar_flatten142' [36]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten142_load', FFT.cpp:413) on local variable 'indvar_flatten142' [40]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_4', FFT.cpp:413) [85]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten142_write_ln413', FFT.cpp:413) of variable 'add_ln413_4', FFT.cpp:413 on local variable 'indvar_flatten142' [203]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 881.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 881.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_4_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_3', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_3', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 883.090 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 883.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_5_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_2', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_2', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 884.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 884.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 42, loop 'R_Pair_loop_R_Group_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_6_s' consists of the following:
	'store' operation 0 bit ('indvar_flatten94_write_ln0') of constant 0 on local variable 'indvar_flatten94' [16]  (1.588 ns)
	'load' operation 5 bit ('indvar_flatten94_load', FFT.cpp:413) on local variable 'indvar_flatten94' [20]  (0.000 ns)
	'add' operation 5 bit ('add_ln413_1', FFT.cpp:413) [48]  (1.780 ns)
	'store' operation 0 bit ('indvar_flatten94_write_ln413', FFT.cpp:413) of variable 'add_ln413_1', FFT.cpp:413 on local variable 'indvar_flatten94' [153]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 886.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 886.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 40, loop 'R_Group_loop_bflySize_equal_FFT_NUM'
WARNING: [HLS 200-871] Estimated clock period (5.046 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_stage_spatial_unroll_7_s' consists of the following:
	'store' operation 0 bit ('k93_write_ln0') of constant 0 on local variable 'k93' [10]  (1.588 ns)
	'load' operation 7 bit ('k93_load', FFT.cpp:398) on local variable 'k93' [13]  (0.000 ns)
	'add' operation 7 bit ('k', FFT.cpp:398) [132]  (1.870 ns)
	'store' operation 0 bit ('k93_write_ln398', FFT.cpp:398) of variable 'k', FFT.cpp:398 on local variable 'k93' [134]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 888.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 888.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PostP_Fwd_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'PostP_Fwd_loop'
WARNING: [HLS 200-871] Estimated clock period (4.956 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'output_result_array_to_stream' consists of the following:
	'store' operation 0 bit ('i45_write_ln0') of constant 0 on local variable 'i45' [9]  (1.588 ns)
	'load' operation 5 bit ('i45_load', FFT.cpp:56) on local variable 'i45' [12]  (0.000 ns)
	'add' operation 5 bit ('i', FFT.cpp:56) [47]  (1.780 ns)
	'store' operation 0 bit ('i45_write_ln56', FFT.cpp:56) of variable 'i', FFT.cpp:56 on local variable 'i45' [49]  (1.588 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 890.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_pipeline_DIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 890.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 890.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_757_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln757', FFT.cpp:757)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_757_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 891.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_734_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln734', FFT.cpp:734->FFT.cpp:761)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' (loop 'VITIS_LOOP_734_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'store' operation 0 bit ('p_buf_addr_1_write_ln195', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->FFT.cpp:736->FFT.cpp:761) of variable 'p_buf_load', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->FFT.cpp:736->FFT.cpp:761 on array 'p_buf' and 'load' operation 32 bit ('p_buf_load_1', /opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->FFT.cpp:736->FFT.cpp:761) on array 'p_buf'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 8, loop 'VITIS_LOOP_734_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 891.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 891.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_764_2'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation 1 bit ('icmp_ln764', FFT.cpp:764)) in the first pipeline iteration (II = 1 cycles).
Resolution: For help on HLS 200-878 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-878.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 5, loop 'VITIS_LOOP_764_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 892.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFT_DIT_RN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.458 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
Resolution: For help on HLS 200-871 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'FFT_DIT_RN' consists of the following:
	'call' operation 0 bit ('_ln0') to 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' [67]  (3.458 ns)

Resolution: For help on HLS 200-1016 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 892.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc' pipeline 'LOOP_REVIDTAB' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 892.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 893.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc' pipeline 'FROM_BLOCK_TO_CYCLIC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_5_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 896.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc' pipeline 'STREAM_OUT_REVERSE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 898.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reverse_input_stream_UF2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datacud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datadEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_0_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datafYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datag8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datahbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_rev_stream_1_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datajbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datakbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datalbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_0_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datamb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_0_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datancg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_1_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_2_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_datapcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_data_in_cyclic_1_3_RAM_AUTO_2R1W' to 'reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_dataqcK' due to the length limit 80
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] Setting dangling out port 'reverse_input_stream_UF2/reverse_in_stream_vector_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'reverse_input_stream_UF2'.
INFO: [HLS 200-741] Implementing PIPO FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 901.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' pipeline 'FFT_Stage1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 903.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage1_vectorstream_parameterize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [RTGEN 206-101] Setting dangling out port 'FFT_Stage1_vectorstream_parameterize/data_s1_stream_vector_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage1_vectorstream_parameterize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 904.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' pipeline 'FFT_Stage2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 905.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_3_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_3_s' is 5772 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 911.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_4_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_4_s' is 10112 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_3_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 916.938 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_5_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_5_s' is 10135 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 922.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_6_s' pipeline 'R_Pair_loop_R_Group_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_6_s' is 10156 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.17 seconds; current allocated memory: 929.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_stage_spatial_unroll_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_stage_spatial_unroll_7_s' pipeline 'R_Group_loop_bflySize_equal_FFT_NUM' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'FFT_stage_spatial_unroll_7_s' is 9786 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_8_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_14_no_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_stage_spatial_unroll_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 936.070 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'output_result_array_to_stream' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'output_result_array_to_stream' pipeline 'PostP_Fwd_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'output_result_array_to_stream'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 939.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_spatial_unroll_CY_stream_vector' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_Stage2_vectorstreamIn_arrayOut_parametize is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vecttde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_0_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_0_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_1_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_2_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_0_1_3_RAM_2P_LUTRAM_1R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_1_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_2_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_3_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_4_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_0_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_0_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vector_stream_stream_vector_0_data_5_1_1_RAM_AUTO_2R1W' to 'FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectShg' due to the length limit 80
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-740] Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'reverse_in_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_s1_stream_vector_U(FFT_DIT_RN_fifo_w256_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_pipeline_DIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [HLS 200-656] Deadlocks can occur since process FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
WARNING: [HLS 200-656] Deadlocks can occur since process reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc is instantiated in a dataflow region with ap_ctrl_none or without start propagation and contains an auto-rewind pipeline.
Resolution: For help on HLS 200-656 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-656.html
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_pipeline_DIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 946.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1' pipeline 'VITIS_LOOP_757_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 947.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1' pipeline 'VITIS_LOOP_734_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1'.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 949.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2' pipeline 'VITIS_LOOP_764_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 950.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFT_DIT_RN' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_DIT_RN/in_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'FFT_DIT_RN/out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'FFT_DIT_RN' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFT_DIT_RN'.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mid_U(FFT_DIT_RN_fifo_w256_d8_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 952.629 MB.
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'FFT_DIT_spatial_unroll_CY_stream_vector'.
INFO: [HLS 200-1958] Successfully applied performance pragma with Target TI='32' on function 'reverse_input_stream_UF2'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage1'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'FFT_Stage2'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Pair_loop_R_Group_loop'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'R_Group_loop_bflySize_equal_FFT_NUM'.
INFO: [HLS 200-1958] Failed to apply performance pragma with Target TI='32' on function 'output_result_array_to_stream'.
INFO: [HLS 200-1957] Successfully applied performance pragma with Target TI='32' on loop 'PostP_Fwd_loop'.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.3 seconds; current allocated memory: 954.605 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 965.320 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for FFT_DIT_RN.
INFO: [VLOG 209-307] Generating Verilog RTL for FFT_DIT_RN.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 196.43 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:22; Allocated memory: 326.203 MB.
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
WARNING: /opt/xilinx/tools/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 18:22:50 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/FFT_DIT_RN_data.json outdir=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip srcdir=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/misc
INFO: Copied 51 verilog file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/verilog
INFO: Copied 42 vhdl file(s) to /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/vhdl
Generating 3 subcores in /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/ip.tmp:
impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Using COE_DIR=/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/verilog
INFO: Generating FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Generating FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip via file impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip via file impl/misc/FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1_ip.tcl
INFO: Generating FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip'...
INFO: Done generating FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip via file impl/misc/FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1_ip.tcl
INFO: Import ports from HDL: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/hdl/vhdl/FFT_DIT_RN.vhd (FFT_DIT_RN)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add ap_fifo interface in_r
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
INFO: Add ap_fifo interface out_r
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/component.xml
INFO: Created IP archive /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip/xilinx_com_hls_FFT_DIT_RN_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 18:31:03 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
WARNING: /opt/xilinx/tools/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 18:31:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module FFT_DIT_RN
## set language verilog
## set family zynq
## set device xc7z020
## set package -clg400
## set speed -1
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "4.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set other_clks_freq_hz {}
# set ip_vlnv xilinx.com:hls:FFT_DIT_RN:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project FFT_DIT_RN
# dict set report_options hls_solution FFT_DIT_RN
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "FFT_DIT_RN"
# dict set report_options funcmodules {FFT_DIT_RN_FFT_pipeline_DIT_Loop_LOOP_REVIDTAB_proc FFT_DIT_RN_reverse_input_stream_UF2_Loop_READ_STREAM_INPUT_proc FFT_DIT_RN_reverse_input_stream_UF2_Loop_FROM_BLOCK_TO_CYCLIC_proc FFT_DIT_RN_reverse_input_stream_UF2_Loop_STREAM_OUT_REVERSE_proc FFT_DIT_RN_reverse_input_stream_UF2 FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc FFT_DIT_RN_FFT_Stage1_vectorstream_parameterize FFT_DIT_RN_FFT_Stage2_vectorstreamIn_arrayOut_parametize FFT_DIT_RN_FFT_stage_spatial_unroll_3_s FFT_DIT_RN_FFT_stage_spatial_unroll_4_s FFT_DIT_RN_FFT_stage_spatial_unroll_5_s FFT_DIT_RN_FFT_stage_spatial_unroll_6_s FFT_DIT_RN_FFT_stage_spatial_unroll_7_s FFT_DIT_RN_output_result_array_to_stream FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector FFT_DIT_RN_FFT_pipeline_DIT FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_757_1 FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1 FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_764_2}
# dict set report_options bindmodules {FFT_DIT_RN_flow_control_loop_delay_pipe FFT_DIT_RN_flow_control_loop_pipe FFT_DIT_RN_sparsemux_7_2_5_1_1 FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb_memcore FFT_DIT_RN_reverse_input_stream_UF2_reverse_input_stream_UF2_stream_stream_vector_0_databkb FFT_DIT_RN_fadd_32ns_32ns_32_14_no_dsp_1 FFT_DIT_RN_fsub_32ns_32ns_32_14_no_dsp_1 FFT_DIT_RN_fmul_32ns_32ns_32_8_max_dsp_1 FFT_DIT_RN_sparsemux_9_3_32_1_1 FFT_DIT_RN_sparsemux_17_4_32_1_1 FFT_DIT_RN_sparsemux_33_5_32_1_1 FFT_DIT_RN_sparsemux_65_6_32_1_1 FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU_memcore FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectrcU FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec_memcore FFT_DIT_RN_FFT_DIT_spatial_unroll_CY_stream_vector_FFT_DIT_spatial_unroll_CY_stream_vectzec FFT_DIT_RN_fifo_w256_d2_S FFT_DIT_RN_flow_control_loop_pipe_sequential_init FFT_DIT_RN_FFT_DIT_RN_Pipeline_VITIS_LOOP_734_1_p_buf_1_RAM_AUTO_2R1W FFT_DIT_RN_revIdxTab_RAM_AUTO_1R1W FFT_DIT_RN_FFT_DIT_RN_stream_stream_vector_complex_float_4ul_0_buffer_0_0_RAM_AUTO_2R1W FFT_DIT_RN_fifo_w256_d8_A}
# dict set report_options max_module_depth 9
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
# create_bd_design bd_0
Wrote  : </scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { $target_clk_freq_hz ne "" } { 
#   foreach bd_clk_port $bd_clk_ports {
#     # Remove "_0" suffix from BD ports & interfaces so they match IP ports 
#     set clk_name [regsub {_0$} [get_property name $bd_clk_port] {}]
#     set port_freq_hz $target_clk_freq_hz
#     if { [dict exists $other_clks_freq_hz $clk_name] } {
#         set port_freq_hz [dict get $other_clks_freq_hz $clk_name]
#     }
#     set_property CONFIG.FREQ_HZ $port_freq_hz $bd_clk_port
#   }
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
WARNING: [BD 5-233] No interface ports matched 'get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}'
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Wrote  : </scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-07-16 18:35:41 PDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul 16 18:35:41 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Wed Jul 16 18:35:41 2025] Launched synth_1...
Run output will be captured here: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/runme.log
[Wed Jul 16 18:35:41 2025] Waiting for synth_1 to finish...
WARNING: /opt/xilinx/tools/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl

WARNING: /opt/xilinx/tools/Vivado/2024.2/tps/lnx64/jre11.0.16_1 does not exist.

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul 16 18:57:43 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/tools/Vivado/2024.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 947470
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2159.047 ; gain = 419.773 ; free physical = 279929 ; free virtual = 759152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/.Xil/Vivado-947441-c04/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/.Xil/Vivado-947441-c04/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2235.984 ; gain = 496.711 ; free physical = 279833 ; free virtual = 759057
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.797 ; gain = 514.523 ; free physical = 279831 ; free virtual = 759055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2253.797 ; gain = 514.523 ; free physical = 279831 ; free virtual = 759055
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2253.797 ; gain = 0.000 ; free physical = 279831 ; free virtual = 759055
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/FFT_DIT_RN.xdc]
Finished Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/FFT_DIT_RN.xdc]
Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2302.723 ; gain = 0.000 ; free physical = 279821 ; free virtual = 759045
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2302.723 ; gain = 0.000 ; free physical = 279821 ; free virtual = 759045
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2302.723 ; gain = 563.449 ; free physical = 279819 ; free virtual = 759043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.727 ; gain = 571.453 ; free physical = 279819 ; free virtual = 759043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.727 ; gain = 571.453 ; free physical = 279819 ; free virtual = 759043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2310.727 ; gain = 571.453 ; free physical = 279819 ; free virtual = 759044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2310.727 ; gain = 571.453 ; free physical = 279819 ; free virtual = 759044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.727 ; gain = 649.453 ; free physical = 279730 ; free virtual = 758963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2388.727 ; gain = 649.453 ; free physical = 279729 ; free virtual = 758962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2398.742 ; gain = 659.469 ; free physical = 279721 ; free virtual = 758954
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.555 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2559.555 ; gain = 771.355 ; free physical = 279580 ; free virtual = 758813
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2559.562 ; gain = 820.281 ; free physical = 279580 ; free virtual = 758813
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2559.562 ; gain = 0.000 ; free physical = 279579 ; free virtual = 758812
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2559.562 ; gain = 0.000 ; free physical = 279741 ; free virtual = 758974
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 8b1df077
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2559.562 ; gain = 1058.195 ; free physical = 279741 ; free virtual = 758974
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1763.575; main = 1763.575; forked = 275.933
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3219.875; main = 2559.559; forked = 909.145
INFO: [Common 17-1381] The checkpoint '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 19:02:33 2025...
[Wed Jul 16 19:02:44 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:05:17 ; elapsed = 00:27:02 . Memory (MB): peak = 1707.566 ; gain = 0.000 ; free physical = 281261 ; free virtual = 760493
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-07-16 19:02:44 PDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2096.367 ; gain = 0.000 ; free physical = 280796 ; free virtual = 760027
INFO: [Netlist 29-17] Analyzing 3864 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/FFT_DIT_RN.xdc]
Finished Parsing XDC File [/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/FFT_DIT_RN.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2329.473 ; gain = 0.000 ; free physical = 280581 ; free virtual = 759812
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 512 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32(x2)): 512 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2329.473 ; gain = 621.906 ; free physical = 280581 ; free virtual = 759812
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-07-16 19:03:04 PDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/FFT_DIT_RN_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 9 -file ./report/FFT_DIT_RN_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/FFT_DIT_RN_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3193.926 ; gain = 864.453 ; free physical = 279851 ; free virtual = 759082
INFO: HLS-REPORT: Running report: report_power -file ./report/FFT_DIT_RN_power_synth.rpt -xpe ./FFT_DIT_RN_power.xpe
Command: report_power -file ./report/FFT_DIT_RN_power_synth.rpt -xpe ./FFT_DIT_RN_power.xpe
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
12 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3763.281 ; gain = 569.355 ; free physical = 279728 ; free virtual = 758959
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/FFT_DIT_RN_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/FFT_DIT_RN_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/FFT_DIT_RN_failfast_synth.rpt
 -I- design metrics completed in 2 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 5 seconds
 -I- average fanout metrics completed in 14 seconds (6 modules)
 -I- Generated file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/report/synth.AVGFO.rpt
 -I- non-FD high fanout nets completed in 5 seconds
 -I- path budgeting metrics completed in 4 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xc7z020clg400-1                                                                         |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 81.18% | REVIEW |
#  | FD                                                        | 50%       | 67.93% | REVIEW |
#  | LUTRAM+SRL                                                | 25%       | 28.39% | REVIEW |
#  | MUXF7                                                     | 15%       | 0.57%  | OK     |
#  | LUT Combining                                             | 20%       | 25.24% | REVIEW |
#  | DSP                                                       | 80%       | 54.55% | OK     |
#  | RAMB/FIFO                                                 | 80%       | 40.00% | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 47.27% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 998       | 536    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.62   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 2.63   | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/report/FFT_DIT_RN_failfast_synth.rpt
 -I- Number of criteria to review: 4
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 34 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-07-16 19:04:06 PDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-07-16 19:04:06 PDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-07-16 19:04:06 PDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-07-16 19:04:07 PDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-07-16 19:04:07 PDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-07-16 19:04:07 PDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-07-16 19:04:07 PDT
HLS EXTRACTION: synth area_totals:  0 53200 106400 220 280 0 0
HLS EXTRACTION: synth area_current: 0 43186 72277 120 112 0 3916 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 53200 LUT 43186 AVAIL_FF 106400 FF 72277 AVAIL_DSP 220 DSP 120 AVAIL_BRAM 280 BRAM 112 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 3916 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIT_RN/FFT_DIT_RN/impl/report/verilog/FFT_DIT_RN_export.rpt


Implementation tool: Xilinx Vivado v.2024.2
Project:             FFT_DIT_RN
Solution:            FFT_DIT_RN
Device target:       xc7z020-clg400-1
Report date:         Wed Jul 16 19:04:07 PDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          43186
FF:           72277
DSP:            120
BRAM:           112
URAM:             0
LATCH:            0
SRL:           3916
CLB:              0

#=== Final timing ===
CP required:                     4.000
CP achieved post-synthesis:      4.219
Timing not met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-07-16 19:04:07 PDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-07-16 19:04:07 PDT
INFO: [Common 17-206] Exiting Vivado at Wed Jul 16 19:04:07 2025...
INFO: [HLS 200-802] Generated output file FFT_DIT_RN/FFT_DIT_RN/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:41:39; Allocated memory: 10.793 MB.
INFO: [HLS 200-1510] Running: close_solution 
INFO: [HLS 200-1510] Running: open_project -reset FFT_DIF_NR 
INFO: [HLS 200-10] Opening and resetting project '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR'.
INFO: [HLS 200-1510] Running: add_files FFT.cpp testbench.cpp 
INFO: [HLS 200-10] Adding design file 'FFT.cpp' to the project
INFO: [HLS 200-10] Adding design file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset FFT_DIF_NR 
INFO: [HLS 200-10] Creating and opening solution '/scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: set_top FFT_DIF_NR 
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: source ../../common.tcl
INFO: [HLS 200-1510] Running: create_clock -period 4.0 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1510] Running: config_compile -unsafe_math_optimizations 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 977.945 MB.
INFO: [HLS 200-10] Analyzing design file 'FFT.cpp' ... 
WARNING: [HLS 207-5577] Unroll pragma is ignored, because 'factor' is not positive integer  (FFT.cpp:382:27)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<3>' requested here (FFT.cpp:584:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<4>' requested here (FFT.cpp:585:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<5>' requested here (FFT.cpp:586:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<6>' requested here (FFT.cpp:587:5)
INFO: [HLS 207-4235] in instantiation of function template specialization 'FFT_stage_spatial_unroll<7>' requested here (FFT.cpp:588:5)
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:234:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:236:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:245:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:494:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:556:24)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:557:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:558:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:559:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:560:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:561:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:605:24)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:606:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:607:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:608:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:609:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-111] Static scalars and arrays declared inside a dataflow region will be treated like local variables (FFT.cpp:610:27)
Resolution: For help on HLS 214-111 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-111.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:644:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (FFT.cpp:669:9)
Resolution: For help on HLS 214-114 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-114.html
WARNING: [HLS 214-169] There are a total of 4 such instances of non-canonical statements in the dataflow region (FFT.cpp:669:9)
Resolution: For help on HLS 214-169 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-169.html
WARNING: [HLS 200-471] Dataflow form checks found 19 issue(s) in file FFT.cpp
Resolution: For help on HLS 200-471 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-471.html
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:87:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:127:9)
WARNING: [HLS 207-1017] unknown pragma ignored (FFT.cpp:215:9)
WARNING: [HLS 207-5292] unused parameter 'dataIn' (FFT.cpp:596:53)
INFO: [HLS 200-10] Analyzing design file 'testbench.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'data_type' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:113:72)
WARNING: [HLS 207-5292] unused parameter 'cp_len_enable' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:137:61)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:150:63)
WARNING: [HLS 207-5292] unused parameter 'scaling_opt' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:327:66)
WARNING: [HLS 207-5292] unused parameter 'has_ovflo' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:340:61)
WARNING: [HLS 207-5292] unused parameter 'in' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2027:45)
WARNING: [HLS 207-5292] unused parameter 'out' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_fft.h:2028:45)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 7.14 seconds. CPU system time: 1.73 seconds. Elapsed time: 8.96 seconds; current allocated memory: 977.945 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 26,099 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,984 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,579 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,104 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,033 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,145 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,090 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,267 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,473 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,456 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,462 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,435 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,435 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,435 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,415 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,471 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /scratch/juju/HP-FFT-HLS/n128/UF2/FFT_DIF_NR/FFT_DIF_NR/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:507:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_onlycompute(std::complex<float>, std::complex<float>, std::complex<float>&, std::complex<float>&, bool, bool, std::complex<float>)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:537:13)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<7>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:408:17)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<6>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<5>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<4>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-131] Inlining function 'RADIX2_BFLY_double_buffer_quarter_CY(std::complex<float>*, std::complex<float>*, int, int, bool, bool, std::complex<float>)' into 'void FFT_stage_spatial_unroll<3>(std::complex<float>*, std::complex<float>*)' (FFT.cpp:426:2)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_60_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:60:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_527_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:527:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_503_1' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:503:27)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_60_1' (FFT.cpp:60:26) in function 'output_result_array_to_stream' completely with a factor of 4 (FFT.cpp:54:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-188] Unrolling loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' partially with a factor of 2 (FFT.cpp:373:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_527_1' (FFT.cpp:527:27) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' completely with a factor of 1 (FFT.cpp:520:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_503_1' (FFT.cpp:503:27) in function 'FFT_Stage1_vectorstream_parameterize' completely with a factor of 2 (FFT.cpp:493:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12) in function 'std::array<std::complex<float>, 4ul>::array' completely with a factor of 4 (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:0)
WARNING: [HLS 214-366] Duplicating function 'std::complex<float>::complex(float, float) (.21.24.25.43.44.45.46.47.48.53.54.59.60.63.64.71.72.79.80.87.88.95)' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:94:12)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array()' into 'hls::vector<std::complex<float>, 4ul>::vector()' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'std::__array_traits<std::complex<float>, 4ul>::_S_ref(std::complex<float> const (&) [4], unsigned long)' into 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' (/opt/xilinx/tools/Vitis/2024.2/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/array:186:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage1_vectorstream_parameterize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:493:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_Stage2_vectorstreamIn_arrayOut_parametize(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, std::complex<float>*)' (FFT.cpp:520:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'output_result_array_to_stream(std::complex<float>*, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)' (FFT.cpp:54:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::array() (.108.114.120)' into 'hls::vector<std::complex<float>, 4ul>::vector() (.28.105)' (/opt/xilinx/tools/Vitis/2024.2/common/technology/autopilot/hls_vector.h:109:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector()' into 'FFT_pipeline_DIF(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, bool, bool)' (FFT.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'std::array<std::complex<float>, 4ul>::operator[](unsigned long)' into 'FFT_pipeline_DIF(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, bool, bool)' (FFT.cpp:667:0)
INFO: [HLS 214-178] Inlining function 'hls::vector<std::complex<float>, 4ul>::vector() (.28.105)' into 'FFT_pipeline_DIF(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, bool, bool)' (FFT.cpp:667:0)
WARNING: [HLS 214-167] The program may have out of bound array access on variable 'revIdxTab' (FFT.cpp:693:23)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL4_buf.0' (FFT.cpp:698:25)
WARNING: [HLS 214-167] The program may have out of bound array access on variable '_ZL4_buf.1' (FFT.cpp:698:25)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.1': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to 'twiddles.0': Complete partitioning on dimension 1. (FFT.cpp:5:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.1': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:605:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_0.0': Cyclic partitioning with factor 4 on dimension 1. (FFT.cpp:605:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:606:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_1.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:606:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_2.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:607:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:608:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_3.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:608:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_4.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:609:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.1': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:610:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ39FFT_DFT_spatial_unroll_CY_stream_vectorRN3hls6streamINS_6vectorISt7complexIfELm4EEELi0EEES6_E6data_5.0': Cyclic partitioning with factor 2 on dimension 1. (FFT.cpp:610:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stage0' with compact=bit mode in 256-bits (FFT.cpp:687:50)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'stage1' with compact=bit mode in 256-bits (FFT.cpp:707:50)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'data_s1_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:624:51)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'reverse_in_stream_vector' with compact=bit mode in 256-bits (FFT.cpp:623:48)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'out' with compact=bit mode in 256-bits (FFT.cpp:773:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'in' with compact=bit mode in 256-bits (FFT.cpp:773:0)
INFO: [HLS 214-241] Aggregating scalar variable 'outv' with compact=bit mode in 256-bits (FFT.cpp:696:45)
INFO: [HLS 214-241] Aggregating scalar variable 'v' with compact=bit mode in 256-bits (FFT.cpp:691:18)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage2' (FFT.cpp:523:13) in function 'FFT_Stage2_vectorstreamIn_arrayOut_parametize' due to performance pragma (FFT.cpp:524:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'FFT_Stage1' (FFT.cpp:496:14) in function 'FFT_Stage1_vectorstream_parameterize' due to performance pragma (FFT.cpp:497:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'PostP_Fwd_loop' (FFT.cpp:56:18) in function 'output_result_array_to_stream' due to performance pragma (FFT.cpp:57:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<3>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<4>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<5>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-339] Inferring pragma 'loop_flatten on' for loop 'R_Group_loop' (FFT.cpp:416:13) in function 'FFT_stage_spatial_unroll<6>' due to performance pragma (FFT.cpp:414:9)
INFO: [HLS 214-269] Inferring pragma 'pipeline II=1' for loop 'R_Group_loop_bflySize_equal_FFT_NUM' (FFT.cpp:398:13) in function 'FFT_stage_spatial_unroll<7>' due to performance pragma (FFT.cpp:401:9)
WARNING: [HLS 214-346] Cannot apply performance pragma for function 'FFT_DFT_spatial_unroll_CY_stream_vector(hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&, hls::stream<hls::vector<std::complex<float>, 4ul>, 0>&)'because dataflow pragma takes precedence (FFT.cpp:598:0)
Resolution: For help on HLS 214-346 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=214-346.html
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_690_2> at FFT.cpp:690:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_695_4> at FFT.cpp:695:27 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_725_11> at FFT.cpp:725:28 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_697_5' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:697:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_692_3' is marked as complete unroll implied by the pipeline pragma (FFT.cpp:692:31)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_697_5' (FFT.cpp:697:31) in function 'FFT_pipeline_DIF' completely with a factor of 4 (FFT.cpp:667:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_692_3' (FFT.cpp:692:31) in function 'FFT_pipeline_DIF' completely with a factor of 4 (FFT.cpp:667:0)
INFO: [HLS 214-455] Changing loop 'FFT_pipeline_DIF_Loop_VITIS_LOOP_690_2_proc' (FFT.cpp:690:27) to a process function for dataflow in function 'FFT_pipeline_DIF' (FFT.cpp:690:27)
INFO: [HLS 214-455] Changing loop 'FFT_pipeline_DIF_Loop_VITIS_LOOP_695_4_proc' (FFT.cpp:695:27) to a process function for dataflow in function 'FFT_pipeline_DIF' (FFT.cpp:695:27)
INFO: [HLS 214-455] Changing loop 'FFT_pipeline_DIF_Loop_VITIS_LOOP_725_11_proc' (FFT.cpp:725:28) to a process function for dataflow in function 'FFT_pipeline_DIF' (FFT.cpp:725:28)
INFO: [HLS 214-455] Changing loop 'FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc' (FFT.cpp:496:14) to a process function for dataflow in function 'FFT_Stage1_vectorstream_parameterize' (FFT.cpp:496:14)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.12 seconds. CPU system time: 1.32 seconds. Elapsed time: 8.08 seconds; current allocated memory: 977.945 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 977.945 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 977.945 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 977.945 MB.
WARNING: [XFORM 203-731] Internal stream variable 'reverse_in_stream_vector' is invalid: it has no data producer
WARNING: [HLS 200-805] An internal stream 'data_s1_stream_vector' with default size can result in deadlock. Please consider resizing the stream using the directive 'set_directive_stream' or the 'HLS stream' pragma.
ERROR: [HLS 200-971] Array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_0' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_0' has read operations in process function 'FFT_stage_spatial_unroll<5>' (FFT.cpp:0:13) (around FFT.cpp:632).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_0' has write operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-971] Array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_1' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_1' has read operations in process function 'FFT_stage_spatial_unroll<5>' (FFT.cpp:0:13) (around FFT.cpp:632).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.0_1' has write operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-971] Array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_0' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_0' has read operations in process function 'FFT_stage_spatial_unroll<5>' (FFT.cpp:0:13) (around FFT.cpp:632).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_0' has write operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-971] Array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_1' failed dataflow checking: Read-before-write is not supported on array.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_1' has read operations in process function 'FFT_stage_spatial_unroll<5>' (FFT.cpp:0:13) (around FFT.cpp:632).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_2.1_1' has write operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-968] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-779] Non-shared array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' has write operations in process function 'FFT_stage_spatial_unroll<3>' (FFT.cpp:0:13) (around FFT.cpp:634).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_0' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-968] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-779] Non-shared array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' has write operations in process function 'FFT_stage_spatial_unroll<3>' (FFT.cpp:0:13) (around FFT.cpp:634).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.0_1' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-968] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-779] Non-shared array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' has write operations in process function 'FFT_stage_spatial_unroll<3>' (FFT.cpp:0:13) (around FFT.cpp:634).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_0' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-968] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' failed dataflow checking: it can only be read in one process function.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-779] Non-shared array 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' failed dataflow checking: it can only have a single reader and a single writer.
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' has read operations in process function 'FFT_stage_spatial_unroll<4>' (FFT.cpp:0:13) (around FFT.cpp:633).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' has write operations in process function 'FFT_stage_spatial_unroll<3>' (FFT.cpp:0:13) (around FFT.cpp:634).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
INFO: [HLS 200-992] Internal global variable 'FFT_DFT_spatial_unroll_CY_stream_vector(stream<vector<complex<float>, 4ul>, 0>&, stream<vector<complex<float>, 4ul>, 0>&)data_1.1_1' has read operations in process function 'output_result_array_to_stream' (FFT.cpp:0:18) (around FFT.cpp:636).
Resolution: For help on HLS 200-992 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-992.html
ERROR: [HLS 200-1715] Encountered problem during source synthesis
ERROR: [HLS 200-70] Pre-synthesis failed.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:17; Allocated memory: 0.000 MB.
command 'ap_source' returned error code
    while executing
"source project.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 513.47 seconds. Total CPU system time: 60.94 seconds. Total elapsed time: 2545.6 seconds; peak allocated memory: 977.945 MB.
