<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
  "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="es" lang="es" dir="ltr">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
    <title>Sphere Detector For 802.16e Broadband Wireless Systems Implementation On FPGAs Using High-Level Synthesis Tools</title>
    <link type="text/css" rel="stylesheet" media="all" href="http://arco.esi.uclm.es/public/papers/style.css" />
      </head>


<body>
  
  <div class="cv-title">Sphere Detector For 802.16e Broadband Wireless Systems Implementation On FPGAs Using High-Level Synthesis Tools</div>

  <table class="cv-table">
  <tr>
    <td class="data">

        <div class="cv-authors">
    J.J. 	      	Noguera; S. Neuendorffer; S.V.        	Haastregt; J. Barba; K. Vissers; C. Dick
    </div>

        <div class="cv-legend">
          <div> <b>Cenference:</b> SDR Wireless Innovation Conference and Product Exposition</div>
    
              <div><b>Location:</b> Washington DC (Estados Unidos)</div>
      <div><b>Date:</b> 30/11/2010 - 03/12/2010</div>
    
              <div><b>Pages:</b> 547-552</div>
      
      
      
    
                
        
            </div>
    </td>

    
  </tr>
  </table>

        <div class="cv-abstract">
    <div><b>Abstract</b></div>
    In this paper we explain the implementation of a sphere detector for spatial multiplexing in broadband wireless systems using High-level Synthesis (HLS) tools. These modern FPGA design tools accept C/C++ descriptions as input specifications, and automatically generate a Register Transfer Level (RTL) descripcion for FPGA implementation using traditional FPGA implementation tools. We have used AutoESLs AutoPilot HLS tool to implement this demanding algorithm on a Virtex-5 running at a clock frequency of 225MHz. The obtained results show that these modern high-level synthesis tools produce Quality of Results (QoR) competitive to the ones obtained using a traditional RTL design approach, while significantly abstracting the designer from the low-level FPGA implementation details.
    </div>
  
</body>

</html>



<!-- Local Variables: -->
<!--   mode: nxml -->
<!--   mode: auto-revert -->
<!-- End: -->