<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>AArch64MCTargetDesc.cpp source code [llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>AArch64</a>/<a href='./'>MCTargetDesc</a>/<a href='AArch64MCTargetDesc.cpp.html'>AArch64MCTargetDesc.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- AArch64MCTargetDesc.cpp - AArch64 Target Descriptions ---*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file provides AArch64 specific target descriptions.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="AArch64MCTargetDesc.h.html">"AArch64MCTargetDesc.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="AArch64ELFStreamer.h.html">"AArch64ELFStreamer.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="AArch64MCAsmInfo.h.html">"AArch64MCAsmInfo.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AArch64WinCOFFStreamer.h.html">"AArch64WinCOFFStreamer.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="AArch64AddressingModes.h.html">"MCTargetDesc/AArch64AddressingModes.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="AArch64InstPrinter.h.html">"MCTargetDesc/AArch64InstPrinter.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../TargetInfo/AArch64TargetInfo.h.html">"TargetInfo/AArch64TargetInfo.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/DebugInfo/CodeView/CodeView.h.html">"llvm/DebugInfo/CodeView/CodeView.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCAsmBackend.h.html">"llvm/MC/MCAsmBackend.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrAnalysis.h.html">"llvm/MC/MCInstrAnalysis.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCObjectWriter.h.html">"llvm/MC/MCObjectWriter.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/MC/MCStreamer.h.html">"llvm/MC/MCStreamer.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../include/llvm/Support/Endian.h.html">"llvm/Support/Endian.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../include/llvm/Support/TargetRegistry.h.html">"llvm/Support/TargetRegistry.h"</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_DESC" data-ref="_M/GET_INSTRINFO_MC_DESC">GET_INSTRINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_MC_HELPERS" data-ref="_M/GET_INSTRINFO_MC_HELPERS">GET_INSTRINFO_MC_HELPERS</dfn></u></td></tr>
<tr><th id="37">37</th><td><u>#include <span class='error' title="&apos;AArch64GenInstrInfo.inc&apos; file not found">"AArch64GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/GET_SUBTARGETINFO_MC_DESC" data-ref="_M/GET_SUBTARGETINFO_MC_DESC">GET_SUBTARGETINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="40">40</th><td><u>#include "AArch64GenSubtargetInfo.inc"</u></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/GET_REGINFO_MC_DESC" data-ref="_M/GET_REGINFO_MC_DESC">GET_REGINFO_MC_DESC</dfn></u></td></tr>
<tr><th id="43">43</th><td><u>#include "AArch64GenRegisterInfo.inc"</u></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="tu decl def" id="_ZL24createAArch64MCInstrInfov" title='createAArch64MCInstrInfo' data-type='llvm::MCInstrInfo * createAArch64MCInstrInfo()' data-ref="_ZL24createAArch64MCInstrInfov">createAArch64MCInstrInfo</dfn>() {</td></tr>
<tr><th id="46">46</th><td>  <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col6 decl" id="6X" title='X' data-type='llvm::MCInstrInfo *' data-ref="6X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a><a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#23" title='llvm::MCInstrInfo::MCInstrInfo' data-ref="_ZN4llvm11MCInstrInfoC1Ev">(</a>);</td></tr>
<tr><th id="47">47</th><td>  <span class='error' title="use of undeclared identifier &apos;InitAArch64MCInstrInfo&apos;">InitAArch64MCInstrInfo</span>(X);</td></tr>
<tr><th id="48">48</th><td>  <b>return</b> <a class="local col6 ref" href="#6X" title='X' data-ref="6X">X</a>;</td></tr>
<tr><th id="49">49</th><td>}</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> *</td></tr>
<tr><th id="52">52</th><td><dfn class="tu decl def" id="_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAArch64MCSubtargetInfo' data-type='llvm::MCSubtargetInfo * createAArch64MCSubtargetInfo(const llvm::Triple &amp; TT, llvm::StringRef CPU, llvm::StringRef FS)' data-ref="_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAArch64MCSubtargetInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="7TT" title='TT' data-type='const llvm::Triple &amp;' data-ref="7TT">TT</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col8 decl" id="8CPU" title='CPU' data-type='llvm::StringRef' data-ref="8CPU">CPU</dfn>, <a class="type" href="../../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="local col9 decl" id="9FS" title='FS' data-type='llvm::StringRef' data-ref="9FS">FS</dfn>) {</td></tr>
<tr><th id="53">53</th><td>  <b>if</b> (<a class="local col8 ref" href="#8CPU" title='CPU' data-ref="8CPU">CPU</a>.<a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZNK4llvm9StringRef5emptyEv" title='llvm::StringRef::empty' data-ref="_ZNK4llvm9StringRef5emptyEv">empty</a>())</td></tr>
<tr><th id="54">54</th><td>    <a class="local col8 ref" href="#8CPU" title='CPU' data-ref="8CPU">CPU</a> <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::operator=' data-ref="_ZN4llvm9StringRefaSEOS0_">=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"generic"</q>;</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>  <b>return</b> <span class='error' title="use of undeclared identifier &apos;createAArch64MCSubtargetInfoImpl&apos;; did you mean &apos;createAArch64MCSubtargetInfo&apos;?"><a class="tu ref" href="#_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAArch64MCSubtargetInfo' data-use='c' data-ref="_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAArch64MCSubtargetInfoImpl</a></span>(<a class="local col7 ref" href="#7TT" title='TT' data-ref="7TT">TT</a>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col8 ref" href="#8CPU" title='CPU' data-ref="8CPU">CPU</a>, <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#48" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1ERKS0_"></a><a class="local col9 ref" href="#9FS" title='FS' data-ref="9FS">FS</a>);</td></tr>
<tr><th id="57">57</th><td>}</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><em>void</em> <span class="namespace">AArch64_MC::</span><dfn class="decl def" id="_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::AArch64_MC::initLLVMToCVRegMapping' data-ref="_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToCVRegMapping</dfn>(<a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col0 decl" id="10MRI" title='MRI' data-type='llvm::MCRegisterInfo *' data-ref="10MRI">MRI</dfn>) {</td></tr>
<tr><th id="60">60</th><td>  <i>// Mapping from CodeView to MC register id.</i></td></tr>
<tr><th id="61">61</th><td>  <em>static</em> <em>const</em> <b>struct</b> {</td></tr>
<tr><th id="62">62</th><td>    <span class="namespace">codeview::</span><a class="type" href="../../../../include/llvm/DebugInfo/CodeView/CodeView.h.html#llvm::codeview::RegisterId" title='llvm::codeview::RegisterId' data-ref="llvm::codeview::RegisterId">RegisterId</a> <dfn class="local col1 decl" id="11CVReg" title='CVReg' data-type='codeview::RegisterId' data-ref="11CVReg">CVReg</dfn>;</td></tr>
<tr><th id="63">63</th><td>    <a class="typedef" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> <dfn class="local col2 decl" id="12Reg" title='Reg' data-type='MCPhysReg' data-ref="12Reg">Reg</dfn>;</td></tr>
<tr><th id="64">64</th><td>  } <dfn class="local col3 decl" id="13RegMap" title='RegMap' data-type='const struct (anonymous struct at /root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp:61:16) []' data-ref="13RegMap">RegMap</dfn>[] = {</td></tr>
<tr><th id="65">65</th><td>      {codeview::RegisterId::ARM64_W0, AArch64::<span class='error' title="no member named &apos;W0&apos; in namespace &apos;llvm::AArch64&apos;">W0</span>},</td></tr>
<tr><th id="66">66</th><td>      {codeview::RegisterId::ARM64_W1, AArch64::<span class='error' title="no member named &apos;W1&apos; in namespace &apos;llvm::AArch64&apos;">W1</span>},</td></tr>
<tr><th id="67">67</th><td>      {codeview::RegisterId::ARM64_W2, AArch64::<span class='error' title="no member named &apos;W2&apos; in namespace &apos;llvm::AArch64&apos;">W2</span>},</td></tr>
<tr><th id="68">68</th><td>      {codeview::RegisterId::ARM64_W3, AArch64::<span class='error' title="no member named &apos;W3&apos; in namespace &apos;llvm::AArch64&apos;">W3</span>},</td></tr>
<tr><th id="69">69</th><td>      {codeview::RegisterId::ARM64_W4, AArch64::<span class='error' title="no member named &apos;W4&apos; in namespace &apos;llvm::AArch64&apos;">W4</span>},</td></tr>
<tr><th id="70">70</th><td>      {codeview::RegisterId::ARM64_W5, AArch64::<span class='error' title="no member named &apos;W5&apos; in namespace &apos;llvm::AArch64&apos;">W5</span>},</td></tr>
<tr><th id="71">71</th><td>      {codeview::RegisterId::ARM64_W6, AArch64::<span class='error' title="no member named &apos;W6&apos; in namespace &apos;llvm::AArch64&apos;">W6</span>},</td></tr>
<tr><th id="72">72</th><td>      {codeview::RegisterId::ARM64_W7, AArch64::<span class='error' title="no member named &apos;W7&apos; in namespace &apos;llvm::AArch64&apos;">W7</span>},</td></tr>
<tr><th id="73">73</th><td>      {codeview::RegisterId::ARM64_W8, AArch64::<span class='error' title="no member named &apos;W8&apos; in namespace &apos;llvm::AArch64&apos;">W8</span>},</td></tr>
<tr><th id="74">74</th><td>      {codeview::RegisterId::ARM64_W9, AArch64::<span class='error' title="no member named &apos;W9&apos; in namespace &apos;llvm::AArch64&apos;">W9</span>},</td></tr>
<tr><th id="75">75</th><td>      {codeview::RegisterId::ARM64_W10, AArch64::<span class='error' title="no member named &apos;W10&apos; in namespace &apos;llvm::AArch64&apos;">W10</span>},</td></tr>
<tr><th id="76">76</th><td>      {codeview::RegisterId::ARM64_W11, AArch64::<span class='error' title="no member named &apos;W11&apos; in namespace &apos;llvm::AArch64&apos;">W11</span>},</td></tr>
<tr><th id="77">77</th><td>      {codeview::RegisterId::ARM64_W12, AArch64::<span class='error' title="no member named &apos;W12&apos; in namespace &apos;llvm::AArch64&apos;">W12</span>},</td></tr>
<tr><th id="78">78</th><td>      {codeview::RegisterId::ARM64_W13, AArch64::<span class='error' title="no member named &apos;W13&apos; in namespace &apos;llvm::AArch64&apos;">W13</span>},</td></tr>
<tr><th id="79">79</th><td>      {codeview::RegisterId::ARM64_W14, AArch64::<span class='error' title="no member named &apos;W14&apos; in namespace &apos;llvm::AArch64&apos;">W14</span>},</td></tr>
<tr><th id="80">80</th><td>      {codeview::RegisterId::ARM64_W15, AArch64::<span class='error' title="no member named &apos;W15&apos; in namespace &apos;llvm::AArch64&apos;">W15</span>},</td></tr>
<tr><th id="81">81</th><td>      {codeview::RegisterId::ARM64_W16, AArch64::<span class='error' title="no member named &apos;W16&apos; in namespace &apos;llvm::AArch64&apos;">W16</span>},</td></tr>
<tr><th id="82">82</th><td>      {codeview::RegisterId::ARM64_W17, AArch64::<span class='error' title="no member named &apos;W17&apos; in namespace &apos;llvm::AArch64&apos;">W17</span>},</td></tr>
<tr><th id="83">83</th><td>      {codeview::RegisterId::ARM64_W18, AArch64::<span class='error' title="no member named &apos;W18&apos; in namespace &apos;llvm::AArch64&apos;">W18</span>},</td></tr>
<tr><th id="84">84</th><td>      {codeview::RegisterId::ARM64_W19, AArch64::<span class='error' title="no member named &apos;W19&apos; in namespace &apos;llvm::AArch64&apos;">W19</span>},</td></tr>
<tr><th id="85">85</th><td>      {codeview::RegisterId::ARM64_W20, AArch64::<span class='error' title="no member named &apos;W20&apos; in namespace &apos;llvm::AArch64&apos;">W20</span>},</td></tr>
<tr><th id="86">86</th><td>      {codeview::RegisterId::ARM64_W21, AArch64::<span class='error' title="no member named &apos;W21&apos; in namespace &apos;llvm::AArch64&apos;">W21</span>},</td></tr>
<tr><th id="87">87</th><td>      {codeview::RegisterId::ARM64_W22, AArch64::<span class='error' title="no member named &apos;W22&apos; in namespace &apos;llvm::AArch64&apos;">W22</span>},</td></tr>
<tr><th id="88">88</th><td>      {codeview::RegisterId::ARM64_W23, AArch64::<span class='error' title="no member named &apos;W23&apos; in namespace &apos;llvm::AArch64&apos;">W23</span>},</td></tr>
<tr><th id="89">89</th><td>      {codeview::RegisterId::ARM64_W24, AArch64::<span class='error' title="no member named &apos;W24&apos; in namespace &apos;llvm::AArch64&apos;">W24</span>},</td></tr>
<tr><th id="90">90</th><td>      {codeview::RegisterId::ARM64_W25, AArch64::<span class='error' title="no member named &apos;W25&apos; in namespace &apos;llvm::AArch64&apos;">W25</span>},</td></tr>
<tr><th id="91">91</th><td>      {codeview::RegisterId::ARM64_W26, AArch64::<span class='error' title="no member named &apos;W26&apos; in namespace &apos;llvm::AArch64&apos;">W26</span>},</td></tr>
<tr><th id="92">92</th><td>      {codeview::RegisterId::ARM64_W27, AArch64::<span class='error' title="no member named &apos;W27&apos; in namespace &apos;llvm::AArch64&apos;">W27</span>},</td></tr>
<tr><th id="93">93</th><td>      {codeview::RegisterId::ARM64_W28, AArch64::<span class='error' title="no member named &apos;W28&apos; in namespace &apos;llvm::AArch64&apos;">W28</span>},</td></tr>
<tr><th id="94">94</th><td>      {codeview::RegisterId::ARM64_W29, AArch64::<span class='error' title="no member named &apos;W29&apos; in namespace &apos;llvm::AArch64&apos;">W29</span>},</td></tr>
<tr><th id="95">95</th><td>      {codeview::RegisterId::ARM64_W30, AArch64::<span class='error' title="no member named &apos;W30&apos; in namespace &apos;llvm::AArch64&apos;">W30</span>},</td></tr>
<tr><th id="96">96</th><td>      {codeview::RegisterId::ARM64_WZR, AArch64::<span class='error' title="no member named &apos;WZR&apos; in namespace &apos;llvm::AArch64&apos;">WZR</span>},</td></tr>
<tr><th id="97">97</th><td>      {codeview::RegisterId::ARM64_X0, AArch64::<span class='error' title="no member named &apos;X0&apos; in namespace &apos;llvm::AArch64&apos;">X0</span>},</td></tr>
<tr><th id="98">98</th><td>      {codeview::RegisterId::ARM64_X1, AArch64::<span class='error' title="no member named &apos;X1&apos; in namespace &apos;llvm::AArch64&apos;">X1</span>},</td></tr>
<tr><th id="99">99</th><td>      {codeview::RegisterId::ARM64_X2, AArch64::<span class='error' title="no member named &apos;X2&apos; in namespace &apos;llvm::AArch64&apos;">X2</span>},</td></tr>
<tr><th id="100">100</th><td>      {codeview::RegisterId::ARM64_X3, AArch64::<span class='error' title="no member named &apos;X3&apos; in namespace &apos;llvm::AArch64&apos;">X3</span>},</td></tr>
<tr><th id="101">101</th><td>      {codeview::RegisterId::ARM64_X4, AArch64::<span class='error' title="no member named &apos;X4&apos; in namespace &apos;llvm::AArch64&apos;">X4</span>},</td></tr>
<tr><th id="102">102</th><td>      {codeview::RegisterId::ARM64_X5, AArch64::<span class='error' title="no member named &apos;X5&apos; in namespace &apos;llvm::AArch64&apos;">X5</span>},</td></tr>
<tr><th id="103">103</th><td>      {codeview::RegisterId::ARM64_X6, AArch64::<span class='error' title="no member named &apos;X6&apos; in namespace &apos;llvm::AArch64&apos;">X6</span>},</td></tr>
<tr><th id="104">104</th><td>      {codeview::RegisterId::ARM64_X7, AArch64::<span class='error' title="no member named &apos;X7&apos; in namespace &apos;llvm::AArch64&apos;">X7</span>},</td></tr>
<tr><th id="105">105</th><td>      {codeview::RegisterId::ARM64_X8, AArch64::<span class='error' title="no member named &apos;X8&apos; in namespace &apos;llvm::AArch64&apos;">X8</span>},</td></tr>
<tr><th id="106">106</th><td>      {codeview::RegisterId::ARM64_X9, AArch64::<span class='error' title="no member named &apos;X9&apos; in namespace &apos;llvm::AArch64&apos;">X9</span>},</td></tr>
<tr><th id="107">107</th><td>      {codeview::RegisterId::ARM64_X10, AArch64::<span class='error' title="no member named &apos;X10&apos; in namespace &apos;llvm::AArch64&apos;">X10</span>},</td></tr>
<tr><th id="108">108</th><td>      {codeview::RegisterId::ARM64_X11, AArch64::<span class='error' title="no member named &apos;X11&apos; in namespace &apos;llvm::AArch64&apos;">X11</span>},</td></tr>
<tr><th id="109">109</th><td>      {codeview::RegisterId::ARM64_X12, AArch64::<span class='error' title="no member named &apos;X12&apos; in namespace &apos;llvm::AArch64&apos;">X12</span>},</td></tr>
<tr><th id="110">110</th><td>      {codeview::RegisterId::ARM64_X13, AArch64::<span class='error' title="no member named &apos;X13&apos; in namespace &apos;llvm::AArch64&apos;">X13</span>},</td></tr>
<tr><th id="111">111</th><td>      {codeview::RegisterId::ARM64_X14, AArch64::<span class='error' title="no member named &apos;X14&apos; in namespace &apos;llvm::AArch64&apos;">X14</span>},</td></tr>
<tr><th id="112">112</th><td>      {codeview::RegisterId::ARM64_X15, AArch64::<span class='error' title="no member named &apos;X15&apos; in namespace &apos;llvm::AArch64&apos;">X15</span>},</td></tr>
<tr><th id="113">113</th><td>      {codeview::RegisterId::ARM64_X16, AArch64::<span class='error' title="no member named &apos;X16&apos; in namespace &apos;llvm::AArch64&apos;">X16</span>},</td></tr>
<tr><th id="114">114</th><td>      {codeview::RegisterId::ARM64_X17, AArch64::<span class='error' title="no member named &apos;X17&apos; in namespace &apos;llvm::AArch64&apos;">X17</span>},</td></tr>
<tr><th id="115">115</th><td>      {codeview::RegisterId::ARM64_X18, AArch64::<span class='error' title="no member named &apos;X18&apos; in namespace &apos;llvm::AArch64&apos;">X18</span>},</td></tr>
<tr><th id="116">116</th><td>      {codeview::RegisterId::ARM64_X19, AArch64::<span class='error' title="no member named &apos;X19&apos; in namespace &apos;llvm::AArch64&apos;">X19</span>},</td></tr>
<tr><th id="117">117</th><td>      {codeview::RegisterId::ARM64_X20, AArch64::<span class='error' title="no member named &apos;X20&apos; in namespace &apos;llvm::AArch64&apos;">X20</span>},</td></tr>
<tr><th id="118">118</th><td>      {codeview::RegisterId::ARM64_X21, AArch64::<span class='error' title="no member named &apos;X21&apos; in namespace &apos;llvm::AArch64&apos;">X21</span>},</td></tr>
<tr><th id="119">119</th><td>      {codeview::RegisterId::ARM64_X22, AArch64::<span class='error' title="no member named &apos;X22&apos; in namespace &apos;llvm::AArch64&apos;">X22</span>},</td></tr>
<tr><th id="120">120</th><td>      {codeview::RegisterId::ARM64_X23, AArch64::<span class='error' title="no member named &apos;X23&apos; in namespace &apos;llvm::AArch64&apos;">X23</span>},</td></tr>
<tr><th id="121">121</th><td>      {codeview::RegisterId::ARM64_X24, AArch64::<span class='error' title="no member named &apos;X24&apos; in namespace &apos;llvm::AArch64&apos;">X24</span>},</td></tr>
<tr><th id="122">122</th><td>      {codeview::RegisterId::ARM64_X25, AArch64::<span class='error' title="no member named &apos;X25&apos; in namespace &apos;llvm::AArch64&apos;">X25</span>},</td></tr>
<tr><th id="123">123</th><td>      {codeview::RegisterId::ARM64_X26, AArch64::<span class='error' title="no member named &apos;X26&apos; in namespace &apos;llvm::AArch64&apos;">X26</span>},</td></tr>
<tr><th id="124">124</th><td>      {codeview::RegisterId::ARM64_X27, AArch64::<span class='error' title="no member named &apos;X27&apos; in namespace &apos;llvm::AArch64&apos;">X27</span>},</td></tr>
<tr><th id="125">125</th><td>      {codeview::RegisterId::ARM64_X28, AArch64::<span class='error' title="no member named &apos;X28&apos; in namespace &apos;llvm::AArch64&apos;">X28</span>},</td></tr>
<tr><th id="126">126</th><td>      {codeview::RegisterId::ARM64_FP, AArch64::<span class='error' title="no member named &apos;FP&apos; in namespace &apos;llvm::AArch64&apos;">FP</span>},</td></tr>
<tr><th id="127">127</th><td>      {codeview::RegisterId::ARM64_LR, AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>},</td></tr>
<tr><th id="128">128</th><td>      {codeview::RegisterId::ARM64_SP, AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>},</td></tr>
<tr><th id="129">129</th><td>      {codeview::RegisterId::ARM64_ZR, AArch64::<span class='error' title="no member named &apos;XZR&apos; in namespace &apos;llvm::AArch64&apos;">XZR</span>},</td></tr>
<tr><th id="130">130</th><td>      {codeview::RegisterId::ARM64_NZCV, AArch64::<span class='error' title="no member named &apos;NZCV&apos; in namespace &apos;llvm::AArch64&apos;">NZCV</span>},</td></tr>
<tr><th id="131">131</th><td>      {codeview::RegisterId::ARM64_S0, AArch64::<span class='error' title="no member named &apos;S0&apos; in namespace &apos;llvm::AArch64&apos;">S0</span>},</td></tr>
<tr><th id="132">132</th><td>      {codeview::RegisterId::ARM64_S1, AArch64::<span class='error' title="no member named &apos;S1&apos; in namespace &apos;llvm::AArch64&apos;">S1</span>},</td></tr>
<tr><th id="133">133</th><td>      {codeview::RegisterId::ARM64_S2, AArch64::<span class='error' title="no member named &apos;S2&apos; in namespace &apos;llvm::AArch64&apos;">S2</span>},</td></tr>
<tr><th id="134">134</th><td>      {codeview::RegisterId::ARM64_S3, AArch64::<span class='error' title="no member named &apos;S3&apos; in namespace &apos;llvm::AArch64&apos;">S3</span>},</td></tr>
<tr><th id="135">135</th><td>      {codeview::RegisterId::ARM64_S4, AArch64::<span class='error' title="no member named &apos;S4&apos; in namespace &apos;llvm::AArch64&apos;">S4</span>},</td></tr>
<tr><th id="136">136</th><td>      {codeview::RegisterId::ARM64_S5, AArch64::<span class='error' title="no member named &apos;S5&apos; in namespace &apos;llvm::AArch64&apos;">S5</span>},</td></tr>
<tr><th id="137">137</th><td>      {codeview::RegisterId::ARM64_S6, AArch64::<span class='error' title="no member named &apos;S6&apos; in namespace &apos;llvm::AArch64&apos;">S6</span>},</td></tr>
<tr><th id="138">138</th><td>      {codeview::RegisterId::ARM64_S7, AArch64::<span class='error' title="no member named &apos;S7&apos; in namespace &apos;llvm::AArch64&apos;">S7</span>},</td></tr>
<tr><th id="139">139</th><td>      {codeview::RegisterId::ARM64_S8, AArch64::<span class='error' title="no member named &apos;S8&apos; in namespace &apos;llvm::AArch64&apos;">S8</span>},</td></tr>
<tr><th id="140">140</th><td>      {codeview::RegisterId::ARM64_S9, AArch64::<span class='error' title="no member named &apos;S9&apos; in namespace &apos;llvm::AArch64&apos;">S9</span>},</td></tr>
<tr><th id="141">141</th><td>      {codeview::RegisterId::ARM64_S10, AArch64::<span class='error' title="no member named &apos;S10&apos; in namespace &apos;llvm::AArch64&apos;">S10</span>},</td></tr>
<tr><th id="142">142</th><td>      {codeview::RegisterId::ARM64_S11, AArch64::<span class='error' title="no member named &apos;S11&apos; in namespace &apos;llvm::AArch64&apos;">S11</span>},</td></tr>
<tr><th id="143">143</th><td>      {codeview::RegisterId::ARM64_S12, AArch64::<span class='error' title="no member named &apos;S12&apos; in namespace &apos;llvm::AArch64&apos;">S12</span>},</td></tr>
<tr><th id="144">144</th><td>      {codeview::RegisterId::ARM64_S13, AArch64::<span class='error' title="no member named &apos;S13&apos; in namespace &apos;llvm::AArch64&apos;">S13</span>},</td></tr>
<tr><th id="145">145</th><td>      {codeview::RegisterId::ARM64_S14, AArch64::<span class='error' title="no member named &apos;S14&apos; in namespace &apos;llvm::AArch64&apos;">S14</span>},</td></tr>
<tr><th id="146">146</th><td>      {codeview::RegisterId::ARM64_S15, AArch64::<span class='error' title="no member named &apos;S15&apos; in namespace &apos;llvm::AArch64&apos;">S15</span>},</td></tr>
<tr><th id="147">147</th><td>      {codeview::RegisterId::ARM64_S16, AArch64::<span class='error' title="no member named &apos;S16&apos; in namespace &apos;llvm::AArch64&apos;">S16</span>},</td></tr>
<tr><th id="148">148</th><td>      {codeview::RegisterId::ARM64_S17, AArch64::<span class='error' title="no member named &apos;S17&apos; in namespace &apos;llvm::AArch64&apos;">S17</span>},</td></tr>
<tr><th id="149">149</th><td>      {codeview::RegisterId::ARM64_S18, AArch64::<span class='error' title="no member named &apos;S18&apos; in namespace &apos;llvm::AArch64&apos;">S18</span>},</td></tr>
<tr><th id="150">150</th><td>      {codeview::RegisterId::ARM64_S19, AArch64::<span class='error' title="no member named &apos;S19&apos; in namespace &apos;llvm::AArch64&apos;">S19</span>},</td></tr>
<tr><th id="151">151</th><td>      {codeview::RegisterId::ARM64_S20, AArch64::<span class='error' title="no member named &apos;S20&apos; in namespace &apos;llvm::AArch64&apos;">S20</span>},</td></tr>
<tr><th id="152">152</th><td>      {codeview::RegisterId::ARM64_S21, AArch64::<span class='error' title="no member named &apos;S21&apos; in namespace &apos;llvm::AArch64&apos;">S21</span>},</td></tr>
<tr><th id="153">153</th><td>      {codeview::RegisterId::ARM64_S22, AArch64::<span class='error' title="no member named &apos;S22&apos; in namespace &apos;llvm::AArch64&apos;">S22</span>},</td></tr>
<tr><th id="154">154</th><td>      {codeview::RegisterId::ARM64_S23, AArch64::<span class='error' title="no member named &apos;S23&apos; in namespace &apos;llvm::AArch64&apos;">S23</span>},</td></tr>
<tr><th id="155">155</th><td>      {codeview::RegisterId::ARM64_S24, AArch64::<span class='error' title="no member named &apos;S24&apos; in namespace &apos;llvm::AArch64&apos;">S24</span>},</td></tr>
<tr><th id="156">156</th><td>      {codeview::RegisterId::ARM64_S25, AArch64::<span class='error' title="no member named &apos;S25&apos; in namespace &apos;llvm::AArch64&apos;">S25</span>},</td></tr>
<tr><th id="157">157</th><td>      {codeview::RegisterId::ARM64_S26, AArch64::<span class='error' title="no member named &apos;S26&apos; in namespace &apos;llvm::AArch64&apos;">S26</span>},</td></tr>
<tr><th id="158">158</th><td>      {codeview::RegisterId::ARM64_S27, AArch64::<span class='error' title="no member named &apos;S27&apos; in namespace &apos;llvm::AArch64&apos;">S27</span>},</td></tr>
<tr><th id="159">159</th><td>      {codeview::RegisterId::ARM64_S28, AArch64::<span class='error' title="no member named &apos;S28&apos; in namespace &apos;llvm::AArch64&apos;">S28</span>},</td></tr>
<tr><th id="160">160</th><td>      {codeview::RegisterId::ARM64_S29, AArch64::<span class='error' title="no member named &apos;S29&apos; in namespace &apos;llvm::AArch64&apos;">S29</span>},</td></tr>
<tr><th id="161">161</th><td>      {codeview::RegisterId::ARM64_S30, AArch64::<span class='error' title="no member named &apos;S30&apos; in namespace &apos;llvm::AArch64&apos;">S30</span>},</td></tr>
<tr><th id="162">162</th><td>      {codeview::RegisterId::ARM64_S31, AArch64::<span class='error' title="no member named &apos;S31&apos; in namespace &apos;llvm::AArch64&apos;">S31</span>},</td></tr>
<tr><th id="163">163</th><td>      {codeview::RegisterId::ARM64_D0, AArch64::<span class='error' title="no member named &apos;D0&apos; in namespace &apos;llvm::AArch64&apos;">D0</span>},</td></tr>
<tr><th id="164">164</th><td>      {codeview::RegisterId::ARM64_D1, AArch64::<span class='error' title="no member named &apos;D1&apos; in namespace &apos;llvm::AArch64&apos;">D1</span>},</td></tr>
<tr><th id="165">165</th><td>      {codeview::RegisterId::ARM64_D2, AArch64::<span class='error' title="no member named &apos;D2&apos; in namespace &apos;llvm::AArch64&apos;">D2</span>},</td></tr>
<tr><th id="166">166</th><td>      {codeview::RegisterId::ARM64_D3, AArch64::<span class='error' title="no member named &apos;D3&apos; in namespace &apos;llvm::AArch64&apos;">D3</span>},</td></tr>
<tr><th id="167">167</th><td>      {codeview::RegisterId::ARM64_D4, AArch64::<span class='error' title="no member named &apos;D4&apos; in namespace &apos;llvm::AArch64&apos;">D4</span>},</td></tr>
<tr><th id="168">168</th><td>      {codeview::RegisterId::ARM64_D5, AArch64::<span class='error' title="no member named &apos;D5&apos; in namespace &apos;llvm::AArch64&apos;">D5</span>},</td></tr>
<tr><th id="169">169</th><td>      {codeview::RegisterId::ARM64_D6, AArch64::<span class='error' title="no member named &apos;D6&apos; in namespace &apos;llvm::AArch64&apos;">D6</span>},</td></tr>
<tr><th id="170">170</th><td>      {codeview::RegisterId::ARM64_D7, AArch64::<span class='error' title="no member named &apos;D7&apos; in namespace &apos;llvm::AArch64&apos;">D7</span>},</td></tr>
<tr><th id="171">171</th><td>      {codeview::RegisterId::ARM64_D8, AArch64::<span class='error' title="no member named &apos;D8&apos; in namespace &apos;llvm::AArch64&apos;">D8</span>},</td></tr>
<tr><th id="172">172</th><td>      {codeview::RegisterId::ARM64_D9, AArch64::<span class='error' title="no member named &apos;D9&apos; in namespace &apos;llvm::AArch64&apos;">D9</span>},</td></tr>
<tr><th id="173">173</th><td>      {codeview::RegisterId::ARM64_D10, AArch64::<span class='error' title="no member named &apos;D10&apos; in namespace &apos;llvm::AArch64&apos;">D10</span>},</td></tr>
<tr><th id="174">174</th><td>      {codeview::RegisterId::ARM64_D11, AArch64::<span class='error' title="no member named &apos;D11&apos; in namespace &apos;llvm::AArch64&apos;">D11</span>},</td></tr>
<tr><th id="175">175</th><td>      {codeview::RegisterId::ARM64_D12, AArch64::<span class='error' title="no member named &apos;D12&apos; in namespace &apos;llvm::AArch64&apos;">D12</span>},</td></tr>
<tr><th id="176">176</th><td>      {codeview::RegisterId::ARM64_D13, AArch64::<span class='error' title="no member named &apos;D13&apos; in namespace &apos;llvm::AArch64&apos;">D13</span>},</td></tr>
<tr><th id="177">177</th><td>      {codeview::RegisterId::ARM64_D14, AArch64::<span class='error' title="no member named &apos;D14&apos; in namespace &apos;llvm::AArch64&apos;">D14</span>},</td></tr>
<tr><th id="178">178</th><td>      {codeview::RegisterId::ARM64_D15, AArch64::<span class='error' title="no member named &apos;D15&apos; in namespace &apos;llvm::AArch64&apos;">D15</span>},</td></tr>
<tr><th id="179">179</th><td>      {codeview::RegisterId::ARM64_D16, AArch64::<span class='error' title="no member named &apos;D16&apos; in namespace &apos;llvm::AArch64&apos;">D16</span>},</td></tr>
<tr><th id="180">180</th><td>      {codeview::RegisterId::ARM64_D17, AArch64::<span class='error' title="no member named &apos;D17&apos; in namespace &apos;llvm::AArch64&apos;">D17</span>},</td></tr>
<tr><th id="181">181</th><td>      {codeview::RegisterId::ARM64_D18, AArch64::<span class='error' title="no member named &apos;D18&apos; in namespace &apos;llvm::AArch64&apos;">D18</span>},</td></tr>
<tr><th id="182">182</th><td>      {codeview::RegisterId::ARM64_D19, AArch64::<span class='error' title="no member named &apos;D19&apos; in namespace &apos;llvm::AArch64&apos;">D19</span>},</td></tr>
<tr><th id="183">183</th><td>      {codeview::RegisterId::ARM64_D20, AArch64::<span class='error' title="no member named &apos;D20&apos; in namespace &apos;llvm::AArch64&apos;">D20</span>},</td></tr>
<tr><th id="184">184</th><td>      {codeview::RegisterId::ARM64_D21, AArch64::<span class='error' title="no member named &apos;D21&apos; in namespace &apos;llvm::AArch64&apos;">D21</span>},</td></tr>
<tr><th id="185">185</th><td>      {codeview::RegisterId::ARM64_D22, AArch64::<span class='error' title="no member named &apos;D22&apos; in namespace &apos;llvm::AArch64&apos;">D22</span>},</td></tr>
<tr><th id="186">186</th><td>      {codeview::RegisterId::ARM64_D23, AArch64::<span class='error' title="no member named &apos;D23&apos; in namespace &apos;llvm::AArch64&apos;">D23</span>},</td></tr>
<tr><th id="187">187</th><td>      {codeview::RegisterId::ARM64_D24, AArch64::<span class='error' title="no member named &apos;D24&apos; in namespace &apos;llvm::AArch64&apos;">D24</span>},</td></tr>
<tr><th id="188">188</th><td>      {codeview::RegisterId::ARM64_D25, AArch64::<span class='error' title="no member named &apos;D25&apos; in namespace &apos;llvm::AArch64&apos;">D25</span>},</td></tr>
<tr><th id="189">189</th><td>      {codeview::RegisterId::ARM64_D26, AArch64::<span class='error' title="no member named &apos;D26&apos; in namespace &apos;llvm::AArch64&apos;">D26</span>},</td></tr>
<tr><th id="190">190</th><td>      {codeview::RegisterId::ARM64_D27, AArch64::<span class='error' title="no member named &apos;D27&apos; in namespace &apos;llvm::AArch64&apos;">D27</span>},</td></tr>
<tr><th id="191">191</th><td>      {codeview::RegisterId::ARM64_D28, AArch64::<span class='error' title="no member named &apos;D28&apos; in namespace &apos;llvm::AArch64&apos;">D28</span>},</td></tr>
<tr><th id="192">192</th><td>      {codeview::RegisterId::ARM64_D29, AArch64::<span class='error' title="no member named &apos;D29&apos; in namespace &apos;llvm::AArch64&apos;">D29</span>},</td></tr>
<tr><th id="193">193</th><td>      {codeview::RegisterId::ARM64_D30, AArch64::<span class='error' title="no member named &apos;D30&apos; in namespace &apos;llvm::AArch64&apos;">D30</span>},</td></tr>
<tr><th id="194">194</th><td>      {codeview::RegisterId::ARM64_D31, AArch64::<span class='error' title="no member named &apos;D31&apos; in namespace &apos;llvm::AArch64&apos;">D31</span>},</td></tr>
<tr><th id="195">195</th><td>      {codeview::RegisterId::ARM64_Q0, AArch64::<span class='error' title="no member named &apos;Q0&apos; in namespace &apos;llvm::AArch64&apos;">Q0</span>},</td></tr>
<tr><th id="196">196</th><td>      {codeview::RegisterId::ARM64_Q1, AArch64::<span class='error' title="no member named &apos;Q1&apos; in namespace &apos;llvm::AArch64&apos;">Q1</span>},</td></tr>
<tr><th id="197">197</th><td>      {codeview::RegisterId::ARM64_Q2, AArch64::<span class='error' title="no member named &apos;Q2&apos; in namespace &apos;llvm::AArch64&apos;">Q2</span>},</td></tr>
<tr><th id="198">198</th><td>      {codeview::RegisterId::ARM64_Q3, AArch64::<span class='error' title="no member named &apos;Q3&apos; in namespace &apos;llvm::AArch64&apos;">Q3</span>},</td></tr>
<tr><th id="199">199</th><td>      {codeview::RegisterId::ARM64_Q4, AArch64::<span class='error' title="no member named &apos;Q4&apos; in namespace &apos;llvm::AArch64&apos;">Q4</span>},</td></tr>
<tr><th id="200">200</th><td>      {codeview::RegisterId::ARM64_Q5, AArch64::<span class='error' title="no member named &apos;Q5&apos; in namespace &apos;llvm::AArch64&apos;">Q5</span>},</td></tr>
<tr><th id="201">201</th><td>      {codeview::RegisterId::ARM64_Q6, AArch64::<span class='error' title="no member named &apos;Q6&apos; in namespace &apos;llvm::AArch64&apos;">Q6</span>},</td></tr>
<tr><th id="202">202</th><td>      {codeview::RegisterId::ARM64_Q7, AArch64::<span class='error' title="no member named &apos;Q7&apos; in namespace &apos;llvm::AArch64&apos;">Q7</span>},</td></tr>
<tr><th id="203">203</th><td>      {codeview::RegisterId::ARM64_Q8, AArch64::<span class='error' title="no member named &apos;Q8&apos; in namespace &apos;llvm::AArch64&apos;">Q8</span>},</td></tr>
<tr><th id="204">204</th><td>      {codeview::RegisterId::ARM64_Q9, AArch64::<span class='error' title="no member named &apos;Q9&apos; in namespace &apos;llvm::AArch64&apos;">Q9</span>},</td></tr>
<tr><th id="205">205</th><td>      {codeview::RegisterId::ARM64_Q10, AArch64::<span class='error' title="no member named &apos;Q10&apos; in namespace &apos;llvm::AArch64&apos;">Q10</span>},</td></tr>
<tr><th id="206">206</th><td>      {codeview::RegisterId::ARM64_Q11, AArch64::<span class='error' title="no member named &apos;Q11&apos; in namespace &apos;llvm::AArch64&apos;">Q11</span>},</td></tr>
<tr><th id="207">207</th><td>      {codeview::RegisterId::ARM64_Q12, AArch64::<span class='error' title="no member named &apos;Q12&apos; in namespace &apos;llvm::AArch64&apos;">Q12</span>},</td></tr>
<tr><th id="208">208</th><td>      {codeview::RegisterId::ARM64_Q13, AArch64::<span class='error' title="no member named &apos;Q13&apos; in namespace &apos;llvm::AArch64&apos;">Q13</span>},</td></tr>
<tr><th id="209">209</th><td>      {codeview::RegisterId::ARM64_Q14, AArch64::<span class='error' title="no member named &apos;Q14&apos; in namespace &apos;llvm::AArch64&apos;">Q14</span>},</td></tr>
<tr><th id="210">210</th><td>      {codeview::RegisterId::ARM64_Q15, AArch64::<span class='error' title="no member named &apos;Q15&apos; in namespace &apos;llvm::AArch64&apos;">Q15</span>},</td></tr>
<tr><th id="211">211</th><td>      {codeview::RegisterId::ARM64_Q16, AArch64::<span class='error' title="no member named &apos;Q16&apos; in namespace &apos;llvm::AArch64&apos;">Q16</span>},</td></tr>
<tr><th id="212">212</th><td>      {codeview::RegisterId::ARM64_Q17, AArch64::<span class='error' title="no member named &apos;Q17&apos; in namespace &apos;llvm::AArch64&apos;">Q17</span>},</td></tr>
<tr><th id="213">213</th><td>      {codeview::RegisterId::ARM64_Q18, AArch64::<span class='error' title="no member named &apos;Q18&apos; in namespace &apos;llvm::AArch64&apos;">Q18</span>},</td></tr>
<tr><th id="214">214</th><td>      {codeview::RegisterId::ARM64_Q19, AArch64::<span class='error' title="no member named &apos;Q19&apos; in namespace &apos;llvm::AArch64&apos;">Q19</span>},</td></tr>
<tr><th id="215">215</th><td>      {codeview::RegisterId::ARM64_Q20, AArch64::<span class='error' title="no member named &apos;Q20&apos; in namespace &apos;llvm::AArch64&apos;">Q20</span>},</td></tr>
<tr><th id="216">216</th><td>      {codeview::RegisterId::ARM64_Q21, AArch64::<span class='error' title="no member named &apos;Q21&apos; in namespace &apos;llvm::AArch64&apos;">Q21</span>},</td></tr>
<tr><th id="217">217</th><td>      {codeview::RegisterId::ARM64_Q22, AArch64::<span class='error' title="no member named &apos;Q22&apos; in namespace &apos;llvm::AArch64&apos;">Q22</span>},</td></tr>
<tr><th id="218">218</th><td>      {codeview::RegisterId::ARM64_Q23, AArch64::<span class='error' title="no member named &apos;Q23&apos; in namespace &apos;llvm::AArch64&apos;">Q23</span>},</td></tr>
<tr><th id="219">219</th><td>      {codeview::RegisterId::ARM64_Q24, AArch64::<span class='error' title="no member named &apos;Q24&apos; in namespace &apos;llvm::AArch64&apos;">Q24</span>},</td></tr>
<tr><th id="220">220</th><td>      {codeview::RegisterId::ARM64_Q25, AArch64::<span class='error' title="no member named &apos;Q25&apos; in namespace &apos;llvm::AArch64&apos;">Q25</span>},</td></tr>
<tr><th id="221">221</th><td>      {codeview::RegisterId::ARM64_Q26, AArch64::<span class='error' title="no member named &apos;Q26&apos; in namespace &apos;llvm::AArch64&apos;">Q26</span>},</td></tr>
<tr><th id="222">222</th><td>      {codeview::RegisterId::ARM64_Q27, AArch64::<span class='error' title="no member named &apos;Q27&apos; in namespace &apos;llvm::AArch64&apos;">Q27</span>},</td></tr>
<tr><th id="223">223</th><td>      {codeview::RegisterId::ARM64_Q28, AArch64::<span class='error' title="no member named &apos;Q28&apos; in namespace &apos;llvm::AArch64&apos;">Q28</span>},</td></tr>
<tr><th id="224">224</th><td>      {codeview::RegisterId::ARM64_Q29, AArch64::<span class='error' title="no member named &apos;Q29&apos; in namespace &apos;llvm::AArch64&apos;">Q29</span>},</td></tr>
<tr><th id="225">225</th><td>      {codeview::RegisterId::ARM64_Q30, AArch64::<span class='error' title="no member named &apos;Q30&apos; in namespace &apos;llvm::AArch64&apos;">Q30</span>},</td></tr>
<tr><th id="226">226</th><td>      {codeview::RegisterId::ARM64_Q31, AArch64::<span class='error' title="no member named &apos;Q31&apos; in namespace &apos;llvm::AArch64&apos;">Q31</span>},</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>  };</td></tr>
<tr><th id="229">229</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="14I" title='I' data-type='unsigned int' data-ref="14I">I</dfn> = <var>0</var>; I &lt; <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(RegMap); ++<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>)</td></tr>
<tr><th id="230">230</th><td>    <a class="local col0 ref" href="#10MRI" title='MRI' data-ref="10MRI">MRI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji" title='llvm::MCRegisterInfo::mapLLVMRegToCVReg' data-ref="_ZN4llvm14MCRegisterInfo17mapLLVMRegToCVRegEji">mapLLVMRegToCVReg</a>(<a class="local col3 ref" href="#13RegMap" title='RegMap' data-ref="13RegMap">RegMap</a>[<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>].<a class="local col2 ref" href="#12Reg" title='Reg' data-ref="12Reg">Reg</a>, <b>static_cast</b>&lt;<em>int</em>&gt;(<a class="local col3 ref" href="#13RegMap" title='RegMap' data-ref="13RegMap">RegMap</a>[<a class="local col4 ref" href="#14I" title='I' data-ref="14I">I</a>].<a class="local col1 ref" href="#11CVReg" title='CVReg' data-ref="11CVReg">CVReg</a>));</td></tr>
<tr><th id="231">231</th><td>}</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="tu decl def" id="_ZL27createAArch64MCRegisterInfoRKN4llvm6TripleE" title='createAArch64MCRegisterInfo' data-type='llvm::MCRegisterInfo * createAArch64MCRegisterInfo(const llvm::Triple &amp; Triple)' data-ref="_ZL27createAArch64MCRegisterInfoRKN4llvm6TripleE">createAArch64MCRegisterInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col5 decl" id="15Triple" title='Triple' data-type='const llvm::Triple &amp;' data-ref="15Triple">Triple</dfn>) {</td></tr>
<tr><th id="234">234</th><td>  <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> *<dfn class="local col6 decl" id="16X" title='X' data-type='llvm::MCRegisterInfo *' data-ref="16X">X</dfn> = <b>new</b> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a><a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#130" title='llvm::MCRegisterInfo::MCRegisterInfo' data-ref="_ZN4llvm14MCRegisterInfoC1Ev">(</a>);</td></tr>
<tr><th id="235">235</th><td>  InitAArch64MCRegisterInfo(X, AArch64::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::AArch64&apos;">LR</span>);</td></tr>
<tr><th id="236">236</th><td>  <span class="namespace">AArch64_MC::</span><a class="ref" href="#_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE" title='llvm::AArch64_MC::initLLVMToCVRegMapping' data-ref="_ZN4llvm10AArch64_MC22initLLVMToCVRegMappingEPNS_14MCRegisterInfoE">initLLVMToCVRegMapping</a>(<a class="local col6 ref" href="#16X" title='X' data-ref="16X">X</a>);</td></tr>
<tr><th id="237">237</th><td>  <b>return</b> <a class="local col6 ref" href="#16X" title='X' data-ref="16X">X</a>;</td></tr>
<tr><th id="238">238</th><td>}</td></tr>
<tr><th id="239">239</th><td></td></tr>
<tr><th id="240">240</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="tu decl def" id="_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE" title='createAArch64MCAsmInfo' data-type='llvm::MCAsmInfo * createAArch64MCAsmInfo(const llvm::MCRegisterInfo &amp; MRI, const llvm::Triple &amp; TheTriple)' data-ref="_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE">createAArch64MCAsmInfo</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col7 decl" id="17MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="17MRI">MRI</dfn>,</td></tr>
<tr><th id="241">241</th><td>                                         <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col8 decl" id="18TheTriple" title='TheTriple' data-type='const llvm::Triple &amp;' data-ref="18TheTriple">TheTriple</dfn>) {</td></tr>
<tr><th id="242">242</th><td>  <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> *<dfn class="local col9 decl" id="19MAI" title='MAI' data-type='llvm::MCAsmInfo *' data-ref="19MAI">MAI</dfn>;</td></tr>
<tr><th id="243">243</th><td>  <b>if</b> (<a class="local col8 ref" href="#18TheTriple" title='TheTriple' data-ref="18TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple18isOSBinFormatMachOEv" title='llvm::Triple::isOSBinFormatMachO' data-ref="_ZNK4llvm6Triple18isOSBinFormatMachOEv">isOSBinFormatMachO</a>())</td></tr>
<tr><th id="244">244</th><td>    <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a> = <b>new</b> <a class="type" href="AArch64MCAsmInfo.h.html#llvm::AArch64MCAsmInfoDarwin" title='llvm::AArch64MCAsmInfoDarwin' data-ref="llvm::AArch64MCAsmInfoDarwin">AArch64MCAsmInfoDarwin</a><a class="ref" href="AArch64MCAsmInfo.h.html#_ZN4llvm22AArch64MCAsmInfoDarwinC1Ev" title='llvm::AArch64MCAsmInfoDarwin::AArch64MCAsmInfoDarwin' data-ref="_ZN4llvm22AArch64MCAsmInfoDarwinC1Ev">(</a>);</td></tr>
<tr><th id="245">245</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#18TheTriple" title='TheTriple' data-ref="18TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv" title='llvm::Triple::isWindowsMSVCEnvironment' data-ref="_ZNK4llvm6Triple24isWindowsMSVCEnvironmentEv">isWindowsMSVCEnvironment</a>())</td></tr>
<tr><th id="246">246</th><td>    <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a> = <b>new</b> <a class="type" href="AArch64MCAsmInfo.h.html#llvm::AArch64MCAsmInfoMicrosoftCOFF" title='llvm::AArch64MCAsmInfoMicrosoftCOFF' data-ref="llvm::AArch64MCAsmInfoMicrosoftCOFF">AArch64MCAsmInfoMicrosoftCOFF</a><a class="ref" href="AArch64MCAsmInfo.h.html#_ZN4llvm29AArch64MCAsmInfoMicrosoftCOFFC1Ev" title='llvm::AArch64MCAsmInfoMicrosoftCOFF::AArch64MCAsmInfoMicrosoftCOFF' data-ref="_ZN4llvm29AArch64MCAsmInfoMicrosoftCOFFC1Ev">(</a>);</td></tr>
<tr><th id="247">247</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#18TheTriple" title='TheTriple' data-ref="18TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple17isOSBinFormatCOFFEv" title='llvm::Triple::isOSBinFormatCOFF' data-ref="_ZNK4llvm6Triple17isOSBinFormatCOFFEv">isOSBinFormatCOFF</a>())</td></tr>
<tr><th id="248">248</th><td>    <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a> = <b>new</b> <a class="type" href="AArch64MCAsmInfo.h.html#llvm::AArch64MCAsmInfoGNUCOFF" title='llvm::AArch64MCAsmInfoGNUCOFF' data-ref="llvm::AArch64MCAsmInfoGNUCOFF">AArch64MCAsmInfoGNUCOFF</a><a class="ref" href="AArch64MCAsmInfo.h.html#_ZN4llvm23AArch64MCAsmInfoGNUCOFFC1Ev" title='llvm::AArch64MCAsmInfoGNUCOFF::AArch64MCAsmInfoGNUCOFF' data-ref="_ZN4llvm23AArch64MCAsmInfoGNUCOFFC1Ev">(</a>);</td></tr>
<tr><th id="249">249</th><td>  <b>else</b> {</td></tr>
<tr><th id="250">250</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (TheTriple.isOSBinFormatELF() &amp;&amp; &quot;Invalid target&quot;) ? void (0) : __assert_fail (&quot;TheTriple.isOSBinFormatELF() &amp;&amp; \&quot;Invalid target\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/AArch64MCTargetDesc.cpp&quot;, 250, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#18TheTriple" title='TheTriple' data-ref="18TheTriple">TheTriple</a>.<a class="ref" href="../../../../include/llvm/ADT/Triple.h.html#_ZNK4llvm6Triple16isOSBinFormatELFEv" title='llvm::Triple::isOSBinFormatELF' data-ref="_ZNK4llvm6Triple16isOSBinFormatELFEv">isOSBinFormatELF</a>() &amp;&amp; <q>"Invalid target"</q>);</td></tr>
<tr><th id="251">251</th><td>    <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a> = <b>new</b> <a class="type" href="AArch64MCAsmInfo.h.html#llvm::AArch64MCAsmInfoELF" title='llvm::AArch64MCAsmInfoELF' data-ref="llvm::AArch64MCAsmInfoELF">AArch64MCAsmInfoELF</a><a class="ref" href="AArch64MCAsmInfo.h.html#_ZN4llvm19AArch64MCAsmInfoELFC1ERKNS_6TripleE" title='llvm::AArch64MCAsmInfoELF::AArch64MCAsmInfoELF' data-ref="_ZN4llvm19AArch64MCAsmInfoELFC1ERKNS_6TripleE">(</a><a class="local col8 ref" href="#18TheTriple" title='TheTriple' data-ref="18TheTriple">TheTriple</a>);</td></tr>
<tr><th id="252">252</th><td>  }</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <i>// Initial state of the frame pointer is SP.</i></td></tr>
<tr><th id="255">255</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="20Reg" title='Reg' data-type='unsigned int' data-ref="20Reg">Reg</dfn> = MRI.getDwarfRegNum(AArch64::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::AArch64&apos;">SP</span>, <b>true</b>);</td></tr>
<tr><th id="256">256</th><td>  <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a> <dfn class="local col1 decl" id="21Inst" title='Inst' data-type='llvm::MCCFIInstruction' data-ref="21Inst">Inst</dfn> = <a class="type" href="../../../../include/llvm/MC/MCDwarf.h.html#llvm::MCCFIInstruction" title='llvm::MCCFIInstruction' data-ref="llvm::MCCFIInstruction">MCCFIInstruction</a>::<a class="ref" href="../../../../include/llvm/MC/MCDwarf.h.html#_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji" title='llvm::MCCFIInstruction::createDefCfa' data-ref="_ZN4llvm16MCCFIInstruction12createDefCfaEPNS_8MCSymbolEji">createDefCfa</a>(<b>nullptr</b>, <a class="local col0 ref" href="#20Reg" title='Reg' data-ref="20Reg">Reg</a>, <var>0</var>);</td></tr>
<tr><th id="257">257</th><td>  <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCAsmInfo.h.html#_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE" title='llvm::MCAsmInfo::addInitialFrameState' data-ref="_ZN4llvm9MCAsmInfo20addInitialFrameStateERKNS_16MCCFIInstructionE">addInitialFrameState</a>(<a class="local col1 ref" href="#21Inst" title='Inst' data-ref="21Inst">Inst</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <b>return</b> <a class="local col9 ref" href="#19MAI" title='MAI' data-ref="19MAI">MAI</a>;</td></tr>
<tr><th id="260">260</th><td>}</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstPrinter.h.html#llvm::MCInstPrinter" title='llvm::MCInstPrinter' data-ref="llvm::MCInstPrinter">MCInstPrinter</a> *<dfn class="tu decl def" id="_ZL26createAArch64MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createAArch64MCInstPrinter' data-type='llvm::MCInstPrinter * createAArch64MCInstPrinter(const llvm::Triple &amp; T, unsigned int SyntaxVariant, const llvm::MCAsmInfo &amp; MAI, const llvm::MCInstrInfo &amp; MII, const llvm::MCRegisterInfo &amp; MRI)' data-ref="_ZL26createAArch64MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createAArch64MCInstPrinter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col2 decl" id="22T" title='T' data-type='const llvm::Triple &amp;' data-ref="22T">T</dfn>,</td></tr>
<tr><th id="263">263</th><td>                                                 <em>unsigned</em> <dfn class="local col3 decl" id="23SyntaxVariant" title='SyntaxVariant' data-type='unsigned int' data-ref="23SyntaxVariant">SyntaxVariant</dfn>,</td></tr>
<tr><th id="264">264</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCAsmInfo.h.html#llvm::MCAsmInfo" title='llvm::MCAsmInfo' data-ref="llvm::MCAsmInfo">MCAsmInfo</a> &amp;<dfn class="local col4 decl" id="24MAI" title='MAI' data-type='const llvm::MCAsmInfo &amp;' data-ref="24MAI">MAI</dfn>,</td></tr>
<tr><th id="265">265</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col5 decl" id="25MII" title='MII' data-type='const llvm::MCInstrInfo &amp;' data-ref="25MII">MII</dfn>,</td></tr>
<tr><th id="266">266</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col6 decl" id="26MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="26MRI">MRI</dfn>) {</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="local col3 ref" href="#23SyntaxVariant" title='SyntaxVariant' data-ref="23SyntaxVariant">SyntaxVariant</a> == <var>0</var>)</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <b>new</b> <a class="type" href="AArch64InstPrinter.h.html#llvm::AArch64InstPrinter" title='llvm::AArch64InstPrinter' data-ref="llvm::AArch64InstPrinter">AArch64InstPrinter</a><a class="ref" href="AArch64InstPrinter.h.html#_ZN4llvm18AArch64InstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::AArch64InstPrinter::AArch64InstPrinter' data-ref="_ZN4llvm18AArch64InstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a>, <a class="local col5 ref" href="#25MII" title='MII' data-ref="25MII">MII</a>, <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>);</td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="local col3 ref" href="#23SyntaxVariant" title='SyntaxVariant' data-ref="23SyntaxVariant">SyntaxVariant</a> == <var>1</var>)</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <b>new</b> <a class="type" href="AArch64InstPrinter.h.html#llvm::AArch64AppleInstPrinter" title='llvm::AArch64AppleInstPrinter' data-ref="llvm::AArch64AppleInstPrinter">AArch64AppleInstPrinter</a><a class="ref" href="AArch64InstPrinter.h.html#_ZN4llvm23AArch64AppleInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='llvm::AArch64AppleInstPrinter::AArch64AppleInstPrinter' data-ref="_ZN4llvm23AArch64AppleInstPrinterC1ERKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">(</a><a class="local col4 ref" href="#24MAI" title='MAI' data-ref="24MAI">MAI</a>, <a class="local col5 ref" href="#25MII" title='MII' data-ref="25MII">MII</a>, <a class="local col6 ref" href="#26MRI" title='MRI' data-ref="26MRI">MRI</a>);</td></tr>
<tr><th id="271">271</th><td></td></tr>
<tr><th id="272">272</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="273">273</th><td>}</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> *<dfn class="tu decl def" id="_ZL17createELFStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_I5203902" title='createELFStreamer' data-type='llvm::MCStreamer * createELFStreamer(const llvm::Triple &amp; T, llvm::MCContext &amp; Ctx, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp; TAB, std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp; OW, std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp; Emitter, bool RelaxAll)' data-ref="_ZL17createELFStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_I5203902">createELFStreamer</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="27T" title='T' data-type='const llvm::Triple &amp;' data-ref="27T">T</dfn>, <a class="type" href="AArch64MCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col8 decl" id="28Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="28Ctx">Ctx</dfn>,</td></tr>
<tr><th id="276">276</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCAsmBackend.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a>&gt; &amp;&amp;<dfn class="local col9 decl" id="29TAB" title='TAB' data-type='std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;' data-ref="29TAB">TAB</dfn>,</td></tr>
<tr><th id="277">277</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCObjectWriter.h.html#llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</a>&gt; &amp;&amp;<dfn class="local col0 decl" id="30OW" title='OW' data-type='std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;' data-ref="30OW">OW</dfn>,</td></tr>
<tr><th id="278">278</th><td>                                     <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a>&gt; &amp;&amp;<dfn class="local col1 decl" id="31Emitter" title='Emitter' data-type='std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;' data-ref="31Emitter">Emitter</dfn>,</td></tr>
<tr><th id="279">279</th><td>                                     <em>bool</em> <dfn class="local col2 decl" id="32RelaxAll" title='RelaxAll' data-type='bool' data-ref="32RelaxAll">RelaxAll</dfn>) {</td></tr>
<tr><th id="280">280</th><td>  <b>return</b> <a class="ref" href="AArch64ELFStreamer.h.html#_ZN4llvm24createAArch64ELFStreamerERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EES2_INS_14MCObjectWriterES4_IS7_EES2_INS_13M15384000" title='llvm::createAArch64ELFStreamer' data-ref="_ZN4llvm24createAArch64ELFStreamerERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EES2_INS_14MCObjectWriterES4_IS7_EES2_INS_13M15384000">createAArch64ELFStreamer</a>(<span class='refarg'><a class="local col8 ref" href="#28Ctx" title='Ctx' data-ref="28Ctx">Ctx</a></span>, <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col9 ref" href="#29TAB" title='TAB' data-ref="29TAB">TAB</a></span>), <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col0 ref" href="#30OW" title='OW' data-ref="30OW">OW</a></span>),</td></tr>
<tr><th id="281">281</th><td>                                  <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col1 ref" href="#31Emitter" title='Emitter' data-ref="31Emitter">Emitter</a></span>), <a class="local col2 ref" href="#32RelaxAll" title='RelaxAll' data-ref="32RelaxAll">RelaxAll</a>);</td></tr>
<tr><th id="282">282</th><td>}</td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> *<dfn class="tu decl def" id="_ZL19createMachOStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb" title='createMachOStreamer' data-type='llvm::MCStreamer * createMachOStreamer(llvm::MCContext &amp; Ctx, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp; TAB, std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp; OW, std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp; Emitter, bool RelaxAll, bool DWARFMustBeAtTheEnd)' data-ref="_ZL19createMachOStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb">createMachOStreamer</dfn>(<a class="type" href="AArch64MCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col3 decl" id="33Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="33Ctx">Ctx</dfn>,</td></tr>
<tr><th id="285">285</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCAsmBackend.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a>&gt; &amp;&amp;<dfn class="local col4 decl" id="34TAB" title='TAB' data-type='std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;' data-ref="34TAB">TAB</dfn>,</td></tr>
<tr><th id="286">286</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCObjectWriter.h.html#llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</a>&gt; &amp;&amp;<dfn class="local col5 decl" id="35OW" title='OW' data-type='std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;' data-ref="35OW">OW</dfn>,</td></tr>
<tr><th id="287">287</th><td>                                       <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a>&gt; &amp;&amp;<dfn class="local col6 decl" id="36Emitter" title='Emitter' data-type='std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;' data-ref="36Emitter">Emitter</dfn>,</td></tr>
<tr><th id="288">288</th><td>                                       <em>bool</em> <dfn class="local col7 decl" id="37RelaxAll" title='RelaxAll' data-type='bool' data-ref="37RelaxAll">RelaxAll</dfn>,</td></tr>
<tr><th id="289">289</th><td>                                       <em>bool</em> <dfn class="local col8 decl" id="38DWARFMustBeAtTheEnd" title='DWARFMustBeAtTheEnd' data-type='bool' data-ref="38DWARFMustBeAtTheEnd">DWARFMustBeAtTheEnd</dfn>) {</td></tr>
<tr><th id="290">290</th><td>  <b>return</b> <a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm19createMachOStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCC95540" title='llvm::createMachOStreamer' data-ref="_ZN4llvm19createMachOStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCC95540">createMachOStreamer</a>(<span class='refarg'><a class="local col3 ref" href="#33Ctx" title='Ctx' data-ref="33Ctx">Ctx</a></span>, <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col4 ref" href="#34TAB" title='TAB' data-ref="34TAB">TAB</a></span>), <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col5 ref" href="#35OW" title='OW' data-ref="35OW">OW</a></span>),</td></tr>
<tr><th id="291">291</th><td>                             <span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col6 ref" href="#36Emitter" title='Emitter' data-ref="36Emitter">Emitter</a></span>), <a class="local col7 ref" href="#37RelaxAll" title='RelaxAll' data-ref="37RelaxAll">RelaxAll</a>, <a class="local col8 ref" href="#38DWARFMustBeAtTheEnd" title='DWARFMustBeAtTheEnd' data-ref="38DWARFMustBeAtTheEnd">DWARFMustBeAtTheEnd</a>,</td></tr>
<tr><th id="292">292</th><td>                             <i>/*LabelSections*/</i> <b>true</b>);</td></tr>
<tr><th id="293">293</th><td>}</td></tr>
<tr><th id="294">294</th><td></td></tr>
<tr><th id="295">295</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCStreamer.h.html#llvm::MCStreamer" title='llvm::MCStreamer' data-ref="llvm::MCStreamer">MCStreamer</a> *</td></tr>
<tr><th id="296">296</th><td><dfn class="tu decl def" id="_ZL21createWinCOFFStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCo5593480" title='createWinCOFFStreamer' data-type='llvm::MCStreamer * createWinCOFFStreamer(llvm::MCContext &amp; Ctx, std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp; TAB, std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp; OW, std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp; Emitter, bool RelaxAll, bool IncrementalLinkerCompatible)' data-ref="_ZL21createWinCOFFStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCo5593480">createWinCOFFStreamer</dfn>(<a class="type" href="AArch64MCTargetDesc.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col9 decl" id="39Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="39Ctx">Ctx</dfn>, <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCAsmBackend.h.html#llvm::MCAsmBackend" title='llvm::MCAsmBackend' data-ref="llvm::MCAsmBackend">MCAsmBackend</a>&gt; &amp;&amp;<dfn class="local col0 decl" id="40TAB" title='TAB' data-type='std::unique_ptr&lt;MCAsmBackend&gt; &amp;&amp;' data-ref="40TAB">TAB</dfn>,</td></tr>
<tr><th id="297">297</th><td>                      <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCObjectWriter.h.html#llvm::MCObjectWriter" title='llvm::MCObjectWriter' data-ref="llvm::MCObjectWriter">MCObjectWriter</a>&gt; &amp;&amp;<dfn class="local col1 decl" id="41OW" title='OW' data-type='std::unique_ptr&lt;MCObjectWriter&gt; &amp;&amp;' data-ref="41OW">OW</dfn>,</td></tr>
<tr><th id="298">298</th><td>                      <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#std::unique_ptr" title='std::unique_ptr' data-ref="std::unique_ptr">unique_ptr</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a>&gt; &amp;&amp;<dfn class="local col2 decl" id="42Emitter" title='Emitter' data-type='std::unique_ptr&lt;MCCodeEmitter&gt; &amp;&amp;' data-ref="42Emitter">Emitter</dfn>, <em>bool</em> <dfn class="local col3 decl" id="43RelaxAll" title='RelaxAll' data-type='bool' data-ref="43RelaxAll">RelaxAll</dfn>,</td></tr>
<tr><th id="299">299</th><td>                      <em>bool</em> <dfn class="local col4 decl" id="44IncrementalLinkerCompatible" title='IncrementalLinkerCompatible' data-type='bool' data-ref="44IncrementalLinkerCompatible">IncrementalLinkerCompatible</dfn>) {</td></tr>
<tr><th id="300">300</th><td>  <b>return</b> <a class="ref" href="AArch64WinCOFFStreamer.h.html#_ZN4llvm28createAArch64WinCOFFStreamerERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EES2_INS_14MCObjectWriterES4_IS7_EES2_INS3551162" title='llvm::createAArch64WinCOFFStreamer' data-ref="_ZN4llvm28createAArch64WinCOFFStreamerERNS_9MCContextESt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EES2_INS_14MCObjectWriterES4_IS7_EES2_INS3551162">createAArch64WinCOFFStreamer</a>(<span class='refarg'><a class="local col9 ref" href="#39Ctx" title='Ctx' data-ref="39Ctx">Ctx</a></span>, <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col0 ref" href="#40TAB" title='TAB' data-ref="40TAB">TAB</a></span>), <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col1 ref" href="#41OW" title='OW' data-ref="41OW">OW</a></span>),</td></tr>
<tr><th id="301">301</th><td>                                      <a class="ref fake" href="../../../../../../include/c++/7/bits/unique_ptr.h.html#_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E" title='std::unique_ptr::unique_ptr&lt;_Tp, _Dp&gt;' data-ref="_ZNSt10unique_ptrC1EOSt10unique_ptrIT_T0_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#42Emitter" title='Emitter' data-ref="42Emitter">Emitter</a></span>), <a class="local col3 ref" href="#43RelaxAll" title='RelaxAll' data-ref="43RelaxAll">RelaxAll</a>,</td></tr>
<tr><th id="302">302</th><td>                                      <a class="local col4 ref" href="#44IncrementalLinkerCompatible" title='IncrementalLinkerCompatible' data-ref="44IncrementalLinkerCompatible">IncrementalLinkerCompatible</a>);</td></tr>
<tr><th id="303">303</th><td>}</td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><b>namespace</b> {</td></tr>
<tr><th id="306">306</th><td></td></tr>
<tr><th id="307">307</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::AArch64MCInstrAnalysis" title='(anonymous namespace)::AArch64MCInstrAnalysis' data-ref="(anonymousnamespace)::AArch64MCInstrAnalysis">AArch64MCInstrAnalysis</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> {</td></tr>
<tr><th id="308">308</th><td><b>public</b>:</td></tr>
<tr><th id="309">309</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_122AArch64MCInstrAnalysisC1EPKN4llvm11MCInstrInfoE" title='(anonymous namespace)::AArch64MCInstrAnalysis::AArch64MCInstrAnalysis' data-type='void (anonymous namespace)::AArch64MCInstrAnalysis::AArch64MCInstrAnalysis(const llvm::MCInstrInfo * Info)' data-ref="_ZN12_GLOBAL__N_122AArch64MCInstrAnalysisC1EPKN4llvm11MCInstrInfoE">AArch64MCInstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col5 decl" id="45Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="45Info">Info</dfn>) : <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a><a class="ref" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE" title='llvm::MCInstrAnalysis::MCInstrAnalysis' data-ref="_ZN4llvm15MCInstrAnalysisC1EPKNS_11MCInstrInfoE">(</a><a class="local col5 ref" href="#45Info" title='Info' data-ref="45Info">Info</a>) {}</td></tr>
<tr><th id="310">310</th><td></td></tr>
<tr><th id="311">311</th><td>  <em>bool</em> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm" title='(anonymous namespace)::AArch64MCInstrAnalysis::evaluateBranch' data-type='bool (anonymous namespace)::AArch64MCInstrAnalysis::evaluateBranch(const llvm::MCInst &amp; Inst, uint64_t Addr, uint64_t Size, uint64_t &amp; Target) const' data-ref="_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14evaluateBranchERKN4llvm6MCInstEmmRm">evaluateBranch</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="46Inst" title='Inst' data-type='const llvm::MCInst &amp;' data-ref="46Inst">Inst</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="47Addr" title='Addr' data-type='uint64_t' data-ref="47Addr">Addr</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="48Size" title='Size' data-type='uint64_t' data-ref="48Size">Size</dfn>,</td></tr>
<tr><th id="312">312</th><td>                      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> &amp;<dfn class="local col9 decl" id="49Target" title='Target' data-type='uint64_t &amp;' data-ref="49Target">Target</dfn>) <em>const</em> override {</td></tr>
<tr><th id="313">313</th><td>    <i>// Search for a PC-relative argument.</i></td></tr>
<tr><th id="314">314</th><td><i>    // This will handle instructions like bcc (where the first argument is the</i></td></tr>
<tr><th id="315">315</th><td><i>    // condition code) and cbz (where it is a register).</i></td></tr>
<tr><th id="316">316</th><td>    <em>const</em> <em>auto</em> &amp;<dfn class="local col0 decl" id="50Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="50Desc">Desc</dfn> = <a class="member" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis::Info" title='llvm::MCInstrAnalysis::Info' data-ref="llvm::MCInstrAnalysis::Info">Info</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#46Inst" title='Inst' data-ref="46Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="317">317</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="51i" title='i' data-type='unsigned int' data-ref="51i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="52e" title='e' data-type='unsigned int' data-ref="52e">e</dfn> = <a class="local col6 ref" href="#46Inst" title='Inst' data-ref="46Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#51i" title='i' data-ref="51i">i</a> != <a class="local col2 ref" href="#52e" title='e' data-ref="52e">e</a>; <a class="local col1 ref" href="#51i" title='i' data-ref="51i">i</a>++) {</td></tr>
<tr><th id="318">318</th><td>      <b>if</b> (<a class="local col0 ref" href="#50Desc" title='Desc' data-ref="50Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col1 ref" href="#51i" title='i' data-ref="51i">i</a>].<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOperandInfo::OperandType" title='llvm::MCOperandInfo::OperandType' data-ref="llvm::MCOperandInfo::OperandType">OperandType</a> == <span class="namespace">MCOI::</span><a class="enum" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCOI::OperandType::OPERAND_PCREL" title='llvm::MCOI::OperandType::OPERAND_PCREL' data-ref="llvm::MCOI::OperandType::OPERAND_PCREL">OPERAND_PCREL</a>) {</td></tr>
<tr><th id="319">319</th><td>        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col3 decl" id="53Imm" title='Imm' data-type='int64_t' data-ref="53Imm">Imm</dfn> = <a class="local col6 ref" href="#46Inst" title='Inst' data-ref="46Inst">Inst</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#51i" title='i' data-ref="51i">i</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() * <var>4</var>;</td></tr>
<tr><th id="320">320</th><td>        <a class="local col9 ref" href="#49Target" title='Target' data-ref="49Target">Target</a> = <a class="local col7 ref" href="#47Addr" title='Addr' data-ref="47Addr">Addr</a> + <a class="local col3 ref" href="#53Imm" title='Imm' data-ref="53Imm">Imm</a>;</td></tr>
<tr><th id="321">321</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="322">322</th><td>      }</td></tr>
<tr><th id="323">323</th><td>    }</td></tr>
<tr><th id="324">324</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="325">325</th><td>  }</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;&gt;</td></tr>
<tr><th id="328">328</th><td>  <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14findPltEntriesEmN4llvm8ArrayRefIhEEmRKNS1_6TripleE" title='(anonymous namespace)::AArch64MCInstrAnalysis::findPltEntries' data-type='std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt; &gt; (anonymous namespace)::AArch64MCInstrAnalysis::findPltEntries(uint64_t PltSectionVA, ArrayRef&lt;uint8_t&gt; PltContents, uint64_t GotPltSectionVA, const llvm::Triple &amp; TargetTriple) const' data-ref="_ZNK12_GLOBAL__N_122AArch64MCInstrAnalysis14findPltEntriesEmN4llvm8ArrayRefIhEEmRKNS1_6TripleE">findPltEntries</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="54PltSectionVA" title='PltSectionVA' data-type='uint64_t' data-ref="54PltSectionVA">PltSectionVA</dfn>, <a class="type" href="../../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>&gt; <dfn class="local col5 decl" id="55PltContents" title='PltContents' data-type='ArrayRef&lt;uint8_t&gt;' data-ref="55PltContents">PltContents</dfn>,</td></tr>
<tr><th id="329">329</th><td>                 <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="56GotPltSectionVA" title='GotPltSectionVA' data-type='uint64_t' data-ref="56GotPltSectionVA">GotPltSectionVA</dfn>,</td></tr>
<tr><th id="330">330</th><td>                 <em>const</em> <a class="type" href="../../../../include/llvm/ADT/Triple.h.html#llvm::Triple" title='llvm::Triple' data-ref="llvm::Triple">Triple</a> &amp;<dfn class="local col7 decl" id="57TargetTriple" title='TargetTriple' data-type='const llvm::Triple &amp;' data-ref="57TargetTriple">TargetTriple</dfn>) <em>const</em> override {</td></tr>
<tr><th id="331">331</th><td>    <i>// Do a lightweight parsing of PLT entries.</i></td></tr>
<tr><th id="332">332</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_vector.h.html#std::vector" title='std::vector' data-ref="std::vector">vector</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a>&gt;&gt; <a class="ref fake" href="../../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vectorC1Ev" title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev"></a><dfn class="local col8 decl" id="58Result" title='Result' data-type='std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt; &gt;' data-ref="58Result">Result</dfn>;</td></tr>
<tr><th id="333">333</th><td>    <b>for</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="59Byte" title='Byte' data-type='uint64_t' data-ref="59Byte">Byte</dfn> = <var>0</var>, <dfn class="local col0 decl" id="60End" title='End' data-type='uint64_t' data-ref="60End">End</dfn> = <a class="local col5 ref" href="#55PltContents" title='PltContents' data-ref="55PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4sizeEv" title='llvm::ArrayRef::size' data-ref="_ZNK4llvm8ArrayRef4sizeEv">size</a>(); <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a> + <var>7</var> &lt; <a class="local col0 ref" href="#60End" title='End' data-ref="60End">End</a>;</td></tr>
<tr><th id="334">334</th><td>         <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a> += <var>4</var>) {</td></tr>
<tr><th id="335">335</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="61Insn" title='Insn' data-type='uint32_t' data-ref="61Insn">Insn</dfn> = <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col5 ref" href="#55PltContents" title='PltContents' data-ref="55PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a>);</td></tr>
<tr><th id="336">336</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="62Off" title='Off' data-type='uint64_t' data-ref="62Off">Off</dfn> = <var>0</var>;</td></tr>
<tr><th id="337">337</th><td>      <i>// Check for optional bti c that prefixes adrp in BTI enabled entries</i></td></tr>
<tr><th id="338">338</th><td>      <b>if</b> (<a class="local col1 ref" href="#61Insn" title='Insn' data-ref="61Insn">Insn</a> == <var>0xd503245f</var>) {</td></tr>
<tr><th id="339">339</th><td>         <a class="local col2 ref" href="#62Off" title='Off' data-ref="62Off">Off</a> = <var>4</var>;</td></tr>
<tr><th id="340">340</th><td>         <a class="local col1 ref" href="#61Insn" title='Insn' data-ref="61Insn">Insn</a> = <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col5 ref" href="#55PltContents" title='PltContents' data-ref="55PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a> + <a class="local col2 ref" href="#62Off" title='Off' data-ref="62Off">Off</a>);</td></tr>
<tr><th id="341">341</th><td>      }</td></tr>
<tr><th id="342">342</th><td>      <i>// Check for adrp.</i></td></tr>
<tr><th id="343">343</th><td>      <b>if</b> ((<a class="local col1 ref" href="#61Insn" title='Insn' data-ref="61Insn">Insn</a> &amp; <var>0x9f000000</var>) != <var>0x90000000</var>)</td></tr>
<tr><th id="344">344</th><td>        <b>continue</b>;</td></tr>
<tr><th id="345">345</th><td>      <a class="local col2 ref" href="#62Off" title='Off' data-ref="62Off">Off</a> += <var>4</var>;</td></tr>
<tr><th id="346">346</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="63Imm" title='Imm' data-type='uint64_t' data-ref="63Imm">Imm</dfn> = (((<a class="local col4 ref" href="#54PltSectionVA" title='PltSectionVA' data-ref="54PltSectionVA">PltSectionVA</a> + <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a>) &gt;&gt; <var>12</var>) &lt;&lt; <var>12</var>) +</td></tr>
<tr><th id="347">347</th><td>            (((<a class="local col1 ref" href="#61Insn" title='Insn' data-ref="61Insn">Insn</a> &gt;&gt; <var>29</var>) &amp; <var>3</var>) &lt;&lt; <var>12</var>) + (((<a class="local col1 ref" href="#61Insn" title='Insn' data-ref="61Insn">Insn</a> &gt;&gt; <var>5</var>) &amp; <var>0x3ffff</var>) &lt;&lt; <var>14</var>);</td></tr>
<tr><th id="348">348</th><td>      <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="64Insn2" title='Insn2' data-type='uint32_t' data-ref="64Insn2">Insn2</dfn> =</td></tr>
<tr><th id="349">349</th><td>          <span class="namespace">support::endian::</span><a class="ref" href="../../../../include/llvm/Support/Endian.h.html#_ZN4llvm7support6endian8read32leEPKv" title='llvm::support::endian::read32le' data-ref="_ZN4llvm7support6endian8read32leEPKv">read32le</a>(<a class="local col5 ref" href="#55PltContents" title='PltContents' data-ref="55PltContents">PltContents</a>.<a class="ref" href="../../../../include/llvm/ADT/ArrayRef.h.html#_ZNK4llvm8ArrayRef4dataEv" title='llvm::ArrayRef::data' data-ref="_ZNK4llvm8ArrayRef4dataEv">data</a>() + <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a> + <a class="local col2 ref" href="#62Off" title='Off' data-ref="62Off">Off</a>);</td></tr>
<tr><th id="350">350</th><td>      <i>// Check for: ldr Xt, [Xn, #pimm].</i></td></tr>
<tr><th id="351">351</th><td>      <b>if</b> (<a class="local col4 ref" href="#64Insn2" title='Insn2' data-ref="64Insn2">Insn2</a> &gt;&gt; <var>22</var> == <var>0x3e5</var>) {</td></tr>
<tr><th id="352">352</th><td>        <a class="local col3 ref" href="#63Imm" title='Imm' data-ref="63Imm">Imm</a> += ((<a class="local col4 ref" href="#64Insn2" title='Insn2' data-ref="64Insn2">Insn2</a> &gt;&gt; <var>10</var>) &amp; <var>0xfff</var>) &lt;&lt; <var>3</var>;</td></tr>
<tr><th id="353">353</th><td>        <a class="local col8 ref" href="#58Result" title='Result' data-ref="58Result">Result</a>.<a class="ref" href="../../../../../../include/c++/7/bits/stl_vector.h.html#_ZNSt6vector9push_backEOT_" title='std::vector::push_back' data-ref="_ZNSt6vector9push_backEOT_">push_back</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<a class="local col4 ref" href="#54PltSectionVA" title='PltSectionVA' data-ref="54PltSectionVA">PltSectionVA</a> + <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a>, <span class='refarg'><a class="local col3 ref" href="#63Imm" title='Imm' data-ref="63Imm">Imm</a></span>));</td></tr>
<tr><th id="354">354</th><td>        <a class="local col9 ref" href="#59Byte" title='Byte' data-ref="59Byte">Byte</a> += <var>4</var>;</td></tr>
<tr><th id="355">355</th><td>      }</td></tr>
<tr><th id="356">356</th><td>    }</td></tr>
<tr><th id="357">357</th><td>    <b>return</b> <a class="local col8 ref" href="#58Result" title='Result' data-ref="58Result">Result</a>;</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td>};</td></tr>
<tr><th id="360">360</th><td></td></tr>
<tr><th id="361">361</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCInstrAnalysis.h.html#llvm::MCInstrAnalysis" title='llvm::MCInstrAnalysis' data-ref="llvm::MCInstrAnalysis">MCInstrAnalysis</a> *<dfn class="tu decl def" id="_ZL26createAArch64InstrAnalysisPKN4llvm11MCInstrInfoE" title='createAArch64InstrAnalysis' data-type='llvm::MCInstrAnalysis * createAArch64InstrAnalysis(const llvm::MCInstrInfo * Info)' data-ref="_ZL26createAArch64InstrAnalysisPKN4llvm11MCInstrInfoE">createAArch64InstrAnalysis</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> *<dfn class="local col5 decl" id="65Info" title='Info' data-type='const llvm::MCInstrInfo *' data-ref="65Info">Info</dfn>) {</td></tr>
<tr><th id="364">364</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::AArch64MCInstrAnalysis" title='(anonymous namespace)::AArch64MCInstrAnalysis' data-ref="(anonymousnamespace)::AArch64MCInstrAnalysis">AArch64MCInstrAnalysis</a><a class="tu ref" href="#_ZN12_GLOBAL__N_122AArch64MCInstrAnalysisC1EPKN4llvm11MCInstrInfoE" title='(anonymous namespace)::AArch64MCInstrAnalysis::AArch64MCInstrAnalysis' data-use='c' data-ref="_ZN12_GLOBAL__N_122AArch64MCInstrAnalysisC1EPKN4llvm11MCInstrInfoE">(</a><a class="local col5 ref" href="#65Info" title='Info' data-ref="65Info">Info</a>);</td></tr>
<tr><th id="365">365</th><td>}</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><i>// Force static initialization.</i></td></tr>
<tr><th id="368">368</th><td><b>extern</b> <q>"C"</q> <em>void</em> <dfn class="decl def" id="LLVMInitializeAArch64TargetMC" title='LLVMInitializeAArch64TargetMC' data-ref="LLVMInitializeAArch64TargetMC">LLVMInitializeAArch64TargetMC</dfn>() {</td></tr>
<tr><th id="369">369</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> *<dfn class="local col6 decl" id="66T" title='T' data-type='llvm::Target *' data-ref="66T">T</dfn> : {&amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64leTargetEv" title='llvm::getTheAArch64leTarget' data-ref="_ZN4llvm21getTheAArch64leTargetEv">getTheAArch64leTarget</a>(), &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64beTargetEv" title='llvm::getTheAArch64beTarget' data-ref="_ZN4llvm21getTheAArch64beTargetEv">getTheAArch64beTarget</a>(),</td></tr>
<tr><th id="370">370</th><td>                    &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm22getTheAArch64_32TargetEv" title='llvm::getTheAArch64_32Target' data-ref="_ZN4llvm22getTheAArch64_32TargetEv">getTheAArch64_32Target</a>(), &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm17getTheARM64TargetEv" title='llvm::getTheARM64Target' data-ref="_ZN4llvm17getTheARM64TargetEv">getTheARM64Target</a>(),</td></tr>
<tr><th id="371">371</th><td>                    &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm20getTheARM64_32TargetEv" title='llvm::getTheARM64_32Target' data-ref="_ZN4llvm20getTheARM64_32TargetEv">getTheARM64_32Target</a>()}) {</td></tr>
<tr><th id="372">372</th><td>    <i>// Register the MC asm info.</i></td></tr>
<tr><th id="373">373</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::RegisterMCAsmInfoFn" title='llvm::RegisterMCAsmInfoFn' data-ref="llvm::RegisterMCAsmInfoFn">RegisterMCAsmInfoFn</a> <dfn class="local col7 decl" id="67X" title='X' data-type='llvm::RegisterMCAsmInfoFn' data-ref="67X">X</dfn><a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm19RegisterMCAsmInfoFnC1ERNS_6TargetEPFPNS_9MCAsmInfoERKNS_14MCRegisterInfoERKNS_6TripleEE" title='llvm::RegisterMCAsmInfoFn::RegisterMCAsmInfoFn' data-ref="_ZN4llvm19RegisterMCAsmInfoFnC1ERNS_6TargetEPFPNS_9MCAsmInfoERKNS_14MCRegisterInfoERKNS_6TripleEE">(</a>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a>, <a class="tu ref" href="#_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE" title='createAArch64MCAsmInfo' data-use='r' data-ref="_ZL22createAArch64MCAsmInfoRKN4llvm14MCRegisterInfoERKNS_6TripleE">createAArch64MCAsmInfo</a>);</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>    <i>// Register the MC instruction info.</i></td></tr>
<tr><th id="376">376</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE" title='llvm::TargetRegistry::RegisterMCInstrInfo' data-ref="_ZN4llvm14TargetRegistry19RegisterMCInstrInfoERNS_6TargetEPFPNS_11MCInstrInfoEvE">RegisterMCInstrInfo</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL24createAArch64MCInstrInfov" title='createAArch64MCInstrInfo' data-use='r' data-ref="_ZL24createAArch64MCInstrInfov">createAArch64MCInstrInfo</a>);</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>    <i>// Register the MC register info.</i></td></tr>
<tr><th id="379">379</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE" title='llvm::TargetRegistry::RegisterMCRegInfo' data-ref="_ZN4llvm14TargetRegistry17RegisterMCRegInfoERNS_6TargetEPFPNS_14MCRegisterInfoERKNS_6TripleEE">RegisterMCRegInfo</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL27createAArch64MCRegisterInfoRKN4llvm6TripleE" title='createAArch64MCRegisterInfo' data-use='r' data-ref="_ZL27createAArch64MCRegisterInfoRKN4llvm6TripleE">createAArch64MCRegisterInfo</a>);</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>    <i>// Register the MC subtarget info.</i></td></tr>
<tr><th id="382">382</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E" title='llvm::TargetRegistry::RegisterMCSubtargetInfo' data-ref="_ZN4llvm14TargetRegistry23RegisterMCSubtargetInfoERNS_6TargetEPFPNS_15MCSubtargetInfoERKNS_6TripleENS_9StringRefES8_E">RegisterMCSubtargetInfo</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_" title='createAArch64MCSubtargetInfo' data-use='r' data-ref="_ZL28createAArch64MCSubtargetInfoRKN4llvm6TripleENS_9StringRefES3_">createAArch64MCSubtargetInfo</a>);</td></tr>
<tr><th id="383">383</th><td></td></tr>
<tr><th id="384">384</th><td>    <i>// Register the MC instruction analyzer.</i></td></tr>
<tr><th id="385">385</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE" title='llvm::TargetRegistry::RegisterMCInstrAnalysis' data-ref="_ZN4llvm14TargetRegistry23RegisterMCInstrAnalysisERNS_6TargetEPFPNS_15MCInstrAnalysisEPKNS_11MCInstrInfoEE">RegisterMCInstrAnalysis</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL26createAArch64InstrAnalysisPKN4llvm11MCInstrInfoE" title='createAArch64InstrAnalysis' data-use='r' data-ref="_ZL26createAArch64InstrAnalysisPKN4llvm11MCInstrInfoE">createAArch64InstrAnalysis</a>);</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>    <i>// Register the MC Code Emitter</i></td></tr>
<tr><th id="388">388</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE" title='llvm::TargetRegistry::RegisterMCCodeEmitter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCCodeEmitterERNS_6TargetEPFPNS_13MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextEE">RegisterMCCodeEmitter</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="ref" href="AArch64MCTargetDesc.h.html#_ZN4llvm26createAArch64MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createAArch64MCCodeEmitter' data-ref="_ZN4llvm26createAArch64MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createAArch64MCCodeEmitter</a>);</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>    <i>// Register the obj streamers.</i></td></tr>
<tr><th id="391">391</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry19RegisterELFStreamerERNS_6TargetEPFPNS_10MCStreamerERKNS_6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default4508260" title='llvm::TargetRegistry::RegisterELFStreamer' data-ref="_ZN4llvm14TargetRegistry19RegisterELFStreamerERNS_6TargetEPFPNS_10MCStreamerERKNS_6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default4508260">RegisterELFStreamer</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL17createELFStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_I5203902" title='createELFStreamer' data-use='r' data-ref="_ZL17createELFStreamerRKN4llvm6TripleERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS6_EEOS5_INS_14MCObjectWriterES7_ISB_EEOS5_I5203902">createELFStreamer</a>);</td></tr>
<tr><th id="392">392</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMachOStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_11607097" title='llvm::TargetRegistry::RegisterMachOStreamer' data-ref="_ZN4llvm14TargetRegistry21RegisterMachOStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_11607097">RegisterMachOStreamer</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL19createMachOStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb" title='createMachOStreamer' data-use='r' data-ref="_ZL19createMachOStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCodeEmitterES4_ISC_EEbb">createMachOStreamer</a>);</td></tr>
<tr><th id="393">393</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterCOFFStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_E15642403" title='llvm::TargetRegistry::RegisterCOFFStreamer' data-ref="_ZN4llvm14TargetRegistry20RegisterCOFFStreamerERNS_6TargetEPFPNS_10MCStreamerERNS_9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS8_E15642403">RegisterCOFFStreamer</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL21createWinCOFFStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCo5593480" title='createWinCOFFStreamer' data-use='r' data-ref="_ZL21createWinCOFFStreamerRN4llvm9MCContextEOSt10unique_ptrINS_12MCAsmBackendESt14default_deleteIS3_EEOS2_INS_14MCObjectWriterES4_IS8_EEOS2_INS_13MCCo5593480">createWinCOFFStreamer</a>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <i>// Register the obj target streamer.</i></td></tr>
<tr><th id="396">396</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE" title='llvm::TargetRegistry::RegisterObjectTargetStreamer' data-ref="_ZN4llvm14TargetRegistry28RegisterObjectTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoEE">RegisterObjectTargetStreamer</a>(</td></tr>
<tr><th id="397">397</th><td>        <span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="ref" href="AArch64MCTargetDesc.h.html#_ZN4llvm33createAArch64ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE" title='llvm::createAArch64ObjectTargetStreamer' data-ref="_ZN4llvm33createAArch64ObjectTargetStreamerERNS_10MCStreamerERKNS_15MCSubtargetInfoE">createAArch64ObjectTargetStreamer</a>);</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>    <i>// Register the asm streamer.</i></td></tr>
<tr><th id="400">400</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371" title='llvm::TargetRegistry::RegisterAsmTargetStreamer' data-ref="_ZN4llvm14TargetRegistry25RegisterAsmTargetStreamerERNS_6TargetEPFPNS_16MCTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBack13091371">RegisterAsmTargetStreamer</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>,</td></tr>
<tr><th id="401">401</th><td>                                              <a class="ref" href="AArch64MCTargetDesc.h.html#_ZN4llvm30createAArch64AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb" title='llvm::createAArch64AsmTargetStreamer' data-ref="_ZN4llvm30createAArch64AsmTargetStreamerERNS_10MCStreamerERNS_21formatted_raw_ostreamERKNS_12MCAsmBackendEPNS_13MCInstPrinterEb">createAArch64AsmTargetStreamer</a>);</td></tr>
<tr><th id="402">402</th><td>    <i>// Register the MCInstPrinter.</i></td></tr>
<tr><th id="403">403</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE" title='llvm::TargetRegistry::RegisterMCInstPrinter' data-ref="_ZN4llvm14TargetRegistry21RegisterMCInstPrinterERNS_6TargetEPFPNS_13MCInstPrinterERKNS_6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoEE">RegisterMCInstPrinter</a>(<span class='refarg'>*<a class="local col6 ref" href="#66T" title='T' data-ref="66T">T</a></span>, <a class="tu ref" href="#_ZL26createAArch64MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE" title='createAArch64MCInstPrinter' data-use='r' data-ref="_ZL26createAArch64MCInstPrinterRKN4llvm6TripleEjRKNS_9MCAsmInfoERKNS_11MCInstrInfoERKNS_14MCRegisterInfoE">createAArch64MCInstPrinter</a>);</td></tr>
<tr><th id="404">404</th><td>  }</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>  <i>// Register the asm backend.</i></td></tr>
<tr><th id="407">407</th><td>  <b>for</b> (<a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::Target" title='llvm::Target' data-ref="llvm::Target">Target</a> *<dfn class="local col8 decl" id="68T" title='T' data-type='llvm::Target *' data-ref="68T">T</dfn> : {&amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64leTargetEv" title='llvm::getTheAArch64leTarget' data-ref="_ZN4llvm21getTheAArch64leTargetEv">getTheAArch64leTarget</a>(), &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm22getTheAArch64_32TargetEv" title='llvm::getTheAArch64_32Target' data-ref="_ZN4llvm22getTheAArch64_32TargetEv">getTheAArch64_32Target</a>(),</td></tr>
<tr><th id="408">408</th><td>                    &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm17getTheARM64TargetEv" title='llvm::getTheARM64Target' data-ref="_ZN4llvm17getTheARM64TargetEv">getTheARM64Target</a>(), &amp;<a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm20getTheARM64_32TargetEv" title='llvm::getTheARM64_32Target' data-ref="_ZN4llvm20getTheARM64_32TargetEv">getTheARM64_32Target</a>()})</td></tr>
<tr><th id="409">409</th><td>    <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE" title='llvm::TargetRegistry::RegisterMCAsmBackend' data-ref="_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE">RegisterMCAsmBackend</a>(<span class='refarg'>*<a class="local col8 ref" href="#68T" title='T' data-ref="68T">T</a></span>, <a class="ref" href="AArch64MCTargetDesc.h.html#_ZN4llvm25createAArch64leAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createAArch64leAsmBackend' data-ref="_ZN4llvm25createAArch64leAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createAArch64leAsmBackend</a>);</td></tr>
<tr><th id="410">410</th><td>  <a class="type" href="../../../../include/llvm/Support/TargetRegistry.h.html#llvm::TargetRegistry" title='llvm::TargetRegistry' data-ref="llvm::TargetRegistry">TargetRegistry</a>::<a class="ref" href="../../../../include/llvm/Support/TargetRegistry.h.html#_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE" title='llvm::TargetRegistry::RegisterMCAsmBackend' data-ref="_ZN4llvm14TargetRegistry20RegisterMCAsmBackendERNS_6TargetEPFPNS_12MCAsmBackendERKS1_RKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsEE">RegisterMCAsmBackend</a>(<span class='refarg'><a class="ref" href="../TargetInfo/AArch64TargetInfo.h.html#_ZN4llvm21getTheAArch64beTargetEv" title='llvm::getTheAArch64beTarget' data-ref="_ZN4llvm21getTheAArch64beTargetEv">getTheAArch64beTarget</a>()</span>,</td></tr>
<tr><th id="411">411</th><td>                                       <a class="ref" href="AArch64MCTargetDesc.h.html#_ZN4llvm25createAArch64beAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE" title='llvm::createAArch64beAsmBackend' data-ref="_ZN4llvm25createAArch64beAsmBackendERKNS_6TargetERKNS_15MCSubtargetInfoERKNS_14MCRegisterInfoERKNS_15MCTargetOptionsE">createAArch64beAsmBackend</a>);</td></tr>
<tr><th id="412">412</th><td>}</td></tr>
<tr><th id="413">413</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
