<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263Px MCU+ SDK: Release Notes 10.00.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263Px MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263Px MCU+ SDK
   &#160;<span id="projectnumber">11.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_10_00_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 10.00.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md127">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md128">Modules Not tested/supported in this release</a><ul><li class="level2"><a href="#autotoc_md129">Device and Validation Information</a></li>
<li class="level2"><a href="#autotoc_md130">Dependent Tools and Compiler Information</a></li>
<li class="level2"><a href="#autotoc_md131">Key Features</a><ul><li class="level3"><a href="#autotoc_md132">Experimental Features</a></li>
<li class="level3"><a href="#autotoc_md133">OS Kernel</a></li>
<li class="level3"><a href="#autotoc_md134">Driver Porting Layer (DPL)</a></li>
<li class="level3"><a href="#autotoc_md135">Secondary Bootloader (SBL)</a></li>
<li class="level3"><a href="#autotoc_md136">SOC Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md137">Trigonometric Operations</a></li>
<li class="level3"><a href="#autotoc_md138">Board Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md139">Networking</a></li>
<li class="level3"><a href="#autotoc_md140">Safety Diagnostic Library</a></li>
<li class="level3"><a href="#autotoc_md141">PRU IO</a></li>
</ul>
</li>
<li class="level2"><a href="#autotoc_md142">Fixed Issues</a></li>
<li class="level2"><a href="#autotoc_md143">Known Issues</a></li>
<li class="level2"><a href="#autotoc_md144">Errata</a></li>
<li class="level2"><a href="#autotoc_md145">Limitations</a></li>
<li class="level2"><a href="#autotoc_md146">Upgrade and Compatibility Information</a><ul><li class="level3"><a href="#autotoc_md147">Compiler Options</a></li>
<li class="level3"><a href="#autotoc_md148">SOC Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md149">Networking</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am263px_release_notes_10_00_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>1. There are known issues about increased build time for <b>networking examples</b> having Link Time Optimizations (LTO) enabled. Similar issue will be observed when enabling LTO on other examples. See <b>Known Issues</b> below.</dd>
<dd>
2. Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
3. Multi Core ELF image format support has been added (<a class="el" href="MCELF_LANDING.html">Understanding Multicore ELF image format</a>). RPRC format will be deprecated from SDK 11.0.</dd>
<dd>
4. There is a known issue of OSPI Phy Tuning not working on AM263P LP Board with ISSI Flash. So, Phy tuning is disabled by default in Examples and SBL OSPI.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless explicitly noted otherwise, the SW modules would work in both FreeRTOS and no-RTOS environment. <br  />
 Unless explicitly noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd>Current PMIC support in SDK is bare minimum meant to power up the modules and should not be used beyond this including safety use-case etc</dd></dl>
<h1><a class="anchor" id="autotoc_md127"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Sysconfig support for PRU Projects  </td><td class="markdownTableBodyNone">PRUICSS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Fast Boot support for Improved boot time (<a class="el" href="FAST_SECURE_BOOT.html">Achieving Fast Secure Boot and Boot time calculator</a>)  </td><td class="markdownTableBodyNone">SBL   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MacOS support  </td><td class="markdownTableBodyNone">Infra   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Multi Core ELF(MCELF) image format support (<a class="el" href="MCELF_LANDING.html">Understanding Multicore ELF image format</a>)  </td><td class="markdownTableBodyNone">Build   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI Flash File System support (<a class="el" href="EXAMPLES_DRIVERS_OSPI_FLASH_FILE_IO.html">OSPI Flash File IO</a>)  </td><td class="markdownTableBodyNone">QSPI   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD LLD support (<a class="el" href="DRIVERS_MMCSD_V1_LLD_PAGE.html">MMCSD Low Level Driver</a>)  </td><td class="markdownTableBodyNone">MMCSD   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CANFD HLD support (<a class="el" href="DRIVERS_CANFD_HLD_PAGE.html">CANFD (HLD)</a>)  </td><td class="markdownTableBodyNone">MCAN   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SBL CAN support (<a class="el" href="EXAMPLES_DRIVERS_SBL_CAN_UNIFLASH.html">SBL CAN UNIFLASH</a>)  </td><td class="markdownTableBodyNone">SBL   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">JTAG Based Flashing support (<a class="el" href="EXAMPLES_DRIVERS_SBL_JTAG_UNIFLASH.html">SBL JTAG Uniflash</a>)  </td><td class="markdownTableBodyNone">SBL   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">C++ Example project  </td><td class="markdownTableBodyNone">Examples   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Real Time Debug support (<a class="el" href="REAL_TIME_DEBUG_SUPPORT_GUIDE.html">Enabling Real Time Debug</a>)  </td><td class="markdownTableBodyNone">Infra   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Blackbird PMIC Driver support  </td><td class="markdownTableBodyNone">PMIC   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Smart Layout Tool support  </td><td class="markdownTableBodyNone">OptiFlash   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FOTA Accelerator support (<a class="el" href="FLSOPSKD_IP.html">How to use Flash Operation Scheduler Hardware</a>)  </td><td class="markdownTableBodyNone">OptiFlash   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Fota A/B Swap support (<a class="el" href="bootseg_ip_working.html">How to A/B Swap? Working of bootseg IP</a>)  </td><td class="markdownTableBodyNone">OptiFlash   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Support for Ethernet Add-on boards - <a href="https://www.ti.com/tool/DP83826-EVM-AM2">Industrial</a> and <a href="https://www.ti.com/tool/DP83TG720-EVM-AM2">Automotive</a> PHYs  </td><td class="markdownTableBodyNone">Ethernet   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md128"></a>
Modules Not tested/supported in this release</h1>
<h2><a class="anchor" id="autotoc_md129"></a>
Device and Validation Information</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">AM263Px  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">AM263Px ControlCard E2 Rev (referred to as am263Px-cc in code). <br  />
  </td><td class="markdownTableBodyNone">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM263Px  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">AM263Px LaunchPad (referred to as am263Px-lp in code). <br  />
  </td><td class="markdownTableBodyNone">Windows 10 64b or Ubuntu 18.04 64b   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md130"></a>
Dependent Tools and Compiler Information</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">12.8.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">1.21.0 build, build 3721   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">4.0.0.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">10.4.3   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_2_0_RELEASE   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">mbedtls-3.0.0   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md131"></a>
Key Features</h2>
<h3><a class="anchor" id="autotoc_md132"></a>
Experimental Features</h3>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md133"></a>
OS Kernel</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexs, timers  </td><td class="markdownTableBodyNone">Task load measurement using FreeRTOS run time statistics APIs. Limited support for ROV features.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md134"></a>
Driver Porting Layer (DPL)</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is currently running on  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore, Interrupt prioritization  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md135"></a>
Secondary Bootloader (SBL)</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, UART. All R5F's. RPRC, MCELF, multi-core image format  </td><td class="markdownTableBodyNone">Force Dual Core Mode   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md136"></a>
SOC Device Drivers</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC, ADC_R  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Examples: adc_soc_continuous_dma, adc_alternate_dma_trigger  </td><td class="markdownTableBodyNone">Single software triggered conversion, Multiple ADC trigger using PWM, Result read using DMA (normal and alternate triggers), EPWM trip through PPB limit, PPB features, Burst mode, Single and Differential mode, Interrupt with Offset from Aquisition Window, EPWM/ECAP/RTI triggered conversions, Trigger Repeater for Undersampling and Oversampling, Global Force on Multiple ADCs, Internal DAC Loopback to Calibration Channels, Safety Checker and Aggregator, Open Short Detection feature  </td><td class="markdownTableBodyNone">External channel selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. DMA enabled for SBL OSPI  </td><td class="markdownTableBodyNone">Boot modes: OSPI, UART. All R5F's  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMPSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Asynchronous PWM trip, digital filter  </td><td class="markdownTableBodyNone">CMPSS Dac LoopBack feature   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CPSW  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">MAC loopback, PHY loopback, LWIP: Getting IP, Ping, Iperf, Layer 2 MAC, Layer 2 PTP Timestamping and Ethernet CPSW Switch support, TSN stack  </td><td class="markdownTableBodyNone">RMII, MII mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: dac_sine_dma  </td><td class="markdownTableBodyNone">Constant voltage, Square wave generation, Sine wave generation with and without DMA, Ramp wave generation, Random Voltage generation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">yes. Example : ecap_edma  </td><td class="markdownTableBodyNone">ECAP APWM mode, PWM capture, DMA trigger in both APWM and Capture Modes, ecap signal monitoring example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EDMA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">DMA transfer using interrupt and polling mode, QDMA Transfer, Channel Chaining, PaRAM Linking  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: epwm_dma, epwm_xcmp_dma  </td><td class="markdownTableBodyNone">Multiple EPWM Sync from Top Module, PWM outputs A and B in up-down count mode, Trip zone, Update PWM using EDMA, Valley switching, High resolution time period adjustment, chopper module features, type5 features  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Speed and Position measurement. Frequency Measurement  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FSI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: fsi_loopback_dma  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, Dma, single lane loopback.  </td><td class="markdownTableBodyNone">- FSI Spi Mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Output, Input and Interrupt functionality  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Mailbox functionality, IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">M4F core   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC  </td><td class="markdownTableBodyNone">M4F core   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode, Corrupt Message Transmission Prevention, Error Passive state, Bus Off State, Bus Monitoring Mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: mcspi_loopback_dma  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">MMCSD 4bit, Raw read/write  </td><td class="markdownTableBodyNone">file IO, eMMC   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PINMUX  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PMU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Tested various PMU events  </td><td class="markdownTableBodyNone">Counter overflow detection is not enabled   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OptiFlash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FLC, RL2, RAT functionality, XIP with RL2 enabled  </td><td class="markdownTableBodyNone">OptiShare   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: ospi_flash_dma  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Counter read, timebase selection, comparator setup for Interrupt, DMA requests  </td><td class="markdownTableBodyNone">Capture feature, fast enabling/disabling of events not tested   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">RESOLVER  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Angle and Speed Calcution. input Band Pass Filter, Manual Phase Gain Correction and Manual Ideal Sample Selection Mode calculation  </td><td class="markdownTableBodyNone">Tuning, Safety Diagnostic features   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SDFM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">yes. Example : sdfm_filter_sync_dmaread  </td><td class="markdownTableBodyNone">Filter data read from CPU, Filter data read with PWM sync, triggered DMA read from the Filter FIFO, ECAP Clock LoopBack  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Lock/unlock MMRs, clock enable, set Hz, Xbar configuration, SW Warm Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: uart_echo_dma  </td><td class="markdownTableBodyNone">Basic read/write at baud rate 115200, polling, interrupt mode  </td><td class="markdownTableBodyNone">HW flow control not tested, DMA mode not supported   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">WATCHDOG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Reset mode, Interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md137"></a>
Trigonometric Operations</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TMU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">TMU Operations, Pipelining, Contex Save  </td><td class="markdownTableBodyNone">Square Root, Division Operations. more than 1 Interrupt Nesting for the contex save is not Supported.   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md138"></a>
Board Device Drivers</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Only compiled  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FLASH  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">OSPI Flash  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_beckhoff_ssc_demo example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PMIC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">LDO Voltage control  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md139"></a>
Networking</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Time-Sensitive Networking(gPTP-IEEE 802.1AS)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">gPTP IEEE 802.1 AS-2020 compliant gPTP stack, End Nodes and Bridge mode support, YANG data model configuration  </td><td class="markdownTableBodyNone">Multi-Clock Domain   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack with and without checksum offload enabled, TCP/UDP IP networking stack with server and client functionality, basic Socket APIs, netconn APIs and raw APIs, DHCP, ping, TCP iperf, scatter-gather, DSCP priority mapping  </td><td class="markdownTableBodyNone">Other LwIP features   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW, MAC loopback and PHY loopback, Layer 2 MAC, Packet Timestamping, CPSW Switch, CPSW EST, interrupt pacing, Policer and Classifier, MDIO Manual Mode, Credit Based Shaper (IEEE 802.1Qav), Strapped PHY (Early Ethernet)  </td><td class="markdownTableBodyNone">RMII, MII mode   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS-EMAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Switch and MAC features, Storm Prevention (MAC), Host Statistics, Multicast Filtering  </td><td class="markdownTableBodyNone">Promiscuous Mode   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md140"></a>
Safety Diagnostic Library</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Full CPU, Auto CPU Mode and Semi CPU Auto Mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">DCC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Single Shot and Continuous modes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PBIST  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Memories supported by MSS PBIST controller.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ESM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Tested in combination with RTI, DCC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">WINDOWSIZE_100_PERCENT, WINDOWSIZE_50_PERCENT ,Latency/Propagation timing error(early)(50% window),Latency/Propagation timing error(late)(50% window)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">ECC of MSS_L2, R5F TCM, MCAN, VIM, ICSSM, TPTC  </td><td class="markdownTableBodyNone">R5F Cache   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ECC Bus Safety  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AHB, AXI, TPTC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CCM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CCM Self Test Mode,Error Forcing Mode and Self Test Error Forcing Mode. TMU and RL2 are also validated  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">R5F STC(LBIST), Static Register Read  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">STC of R5F, R5F CPU Static Register Read  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">TMU ROM Checksum  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">ROM checksum for TMU  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Time out Gasket(STOG)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Timeout gasket feature  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Thermal Monitor(VTM)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Over, under and thershold temperature interrupts  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<p><b>Note</b>: SDL is validate only on ControlCard.</p>
<h3><a class="anchor" id="autotoc_md141"></a>
PRU IO</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Empty  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">Empty project to get started with PRU firmware development  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md142"></a>
Fixed Issues</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>PROC_SDL-7347 </td><td>MCRC does not provide API to configure data width, CRC algo etc. </td><td>MCRC </td><td>09.00.00 Onwards </td><td>AM263x, AM263Px </td><td>-  </td></tr>
<tr>
<td>PROC_SDL-6910 </td><td>Update to move some of the non static registers. </td><td>R5F CPU UTILS </td><td>09.00.00 Onwards </td><td>AM263x, AM263Px </td><td>Updated R5F UTILS structure to move some of the non static registers.  </td></tr>
<tr>
<td>MCUSDK-12247 </td><td>Syscfg: ouptutxbar generated code doesnt change the instance </td><td>Control Drivers </td><td>10.00 </td><td>AM263Px </td><td>Updated SOC_xbar syscfg device data.  </td></tr>
<tr>
<td>MCUSDK-13491 </td><td>API EPWM_setActionQualifierShadowLoadMode does not set Shadow Mode </td><td>EPWM </td><td>09.02.00 </td><td>AM263x, AM263Px </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13199 </td><td>EPWM : HRPWM_setHiResCounterCompareValue writes incorrect value </td><td>EPWM </td><td>09.02.00 </td><td>AM263x, AM263Px </td><td>-  </td></tr>
<tr>
<td>PINDSW-8097 </td><td>Wrong PHY Config when using the QSPI Boot mode </td><td>ICSS-EMAC </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Fixed the application intiialization sequence and added required delay for PHY Powerup to SMI ready.  </td></tr>
<tr>
<td>MCUSDK-13531 </td><td>UART DMA transfer fail </td><td>UART </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Added typecasting for UART Transaction in driver.  </td></tr>
<tr>
<td>MCUSDK-13427 </td><td>McSPI 3 Pin mode failure in DMA mode </td><td>McSPI </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Update XBAR config in 3 Pin mode.  </td></tr>
<tr>
<td>MCUSDK-13275 </td><td>UART Clock selection missing options in SysCfg </td><td>UART </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Updated SysCfg module to add UART clock selection.  </td></tr>
<tr>
<td>MCUSDK-12651 </td><td>Data flush missing DMA mode </td><td>UART </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Added Data flush in UART DMA TX ISR.  </td></tr>
<tr>
<td>MCUSDK-9459 </td><td>UART DMA transfer fail for Trigger level &gt; 1 </td><td>UART </td><td>09.02.00 Onwards </td><td>AM263x, AM263Px </td><td>Added trigger level selection support in SysCfg.  </td></tr>
<tr>
<td>MCUSDK-13437 </td><td>JTAG Flasher does not enable DAC Mode after flashing image </td><td>SBL </td><td>09.02.00 Onwards </td><td>AM263Px </td><td>Enabled DAC Mode after flashing.  </td></tr>
<tr>
<td>MCUSDK-13105 </td><td>TI Uniflash Tool not working for am263px-lp </td><td>Uniflash </td><td>09.02.00 Onwards </td><td>AM263Px </td><td>Added Uniflash support.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md143"></a>
Known Issues</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in release </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-13641, CODEGEN-12832 </td><td>Increased build time for examples using Link Time Optimization (-flto) with TI-ARM-CLANG 4.0.0 LTS </td><td>Build </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12262 </td><td>AM263Px: EPWM deadband example failure </td><td>EPWM </td><td>09.02.00 </td><td>remove sync between the epwms and use the global tbclksync to synchronize the EPWMs  </td></tr>
<tr>
<td>MCUSDK-11507 </td><td>ENET: CPSW MAC port is stuck forever and dropping all the Rx/Tx packets with reception of corrupts preamble </td><td>CPSW </td><td>09.00.01 </td><td>None  </td></tr>
<tr>
<td>MCUSDK-12312 </td><td>ROM bootloader fails when booting from Macronix Flash on AM263Px-LP </td><td>SBL </td><td>09.01.00 </td><td>Use UART/CCS Boot  </td></tr>
<tr>
<td>MCUSDK-12313 </td><td>OSPI Phy Tuning not working on Macronix Flash on AM263Px-LP </td><td>SBL </td><td>09.01.00 </td><td>Use UART/CCS Boot  </td></tr>
<tr>
<td>MCUSDK-12289 </td><td>32 KB TCM is used in examples sysconfig MPU module, size should be 64 KB </td><td>Common </td><td>09.01.00 </td><td>Use 64KB TCM in user application  </td></tr>
<tr>
<td>MCUSDK-12265 </td><td>SDFM example failure on am263px-lp </td><td>SDFM </td><td>09.01.00 </td><td>None  </td></tr>
<tr>
<td>MCUSDK-11675 </td><td>INDAC write only works if MPU for flash is only configured as Strongly-ordered </td><td>OSPI </td><td>09.01.00 </td><td>None  </td></tr>
<tr>
<td>MCUSDK-13111 </td><td>Memory Configurator/syscfg auto-linker generator doesn't support reordering </td><td>Build </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13109 </td><td>RTI Interrupt req is pulse type and not level type </td><td>RTI </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13014 </td><td>The memory read feature of uniflash erases the memory </td><td>Flash </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13011 </td><td>Multicore Empty project not working properly </td><td>FreeRTOS </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12986 </td><td>FreeRTOS: Barrier instructions missing in Interrupt Disable/Enable API's </td><td>FreeRTOS </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>PINDSW-7715 </td><td>Dual EMAC instance not working with both ports together for icss_emac_lwip example </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>PINDSW-7746 </td><td>Low iperf values in TCP and UDP </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>PINDSW-8118 </td><td>Enabling DHCP mode in icss_emac_lwip example causes assert </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-12756 </td><td>MbedTLS - Timing side channel attack in RSA private operation exposing plaintext. </td><td>Mbed-TLS </td><td>08.06.00 onwards </td><td>None  </td></tr>
<tr>
<td>PROC_SDL-7615 </td><td>ECC example fails for SEC and DED for TPTC memories. </td><td>SDL </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>PROC_SDL-8392 </td><td>In ECC bus safety example, ECC error is not properly cleared at the source. </td><td>SDL </td><td>09.00.00 onwards </td><td>None  </td></tr>
<tr>
<td>PROC_SDL-8393 </td><td>In ECC bus safety, error injection test writes to address 0x0. </td><td>SDL </td><td>09.00.00 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-13473 </td><td>UART Uniflash script fails with images &gt; 1MB </td><td>SBL </td><td>09.02.00 onwards </td><td>Use JTAG based flashing  </td></tr>
<tr>
<td>MCUSDK-13013 </td><td>OSPI missing ECC_FAIL signal </td><td>OSPI </td><td>09.02.00 onwards </td><td>Configure pinmux for ECC_FAIL in application  </td></tr>
<tr>
<td>MCUSDK-13517 </td><td>FOTA firmware authentication does not happen on-the-fly </td><td>FOTA </td><td>09.02.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13660 </td><td>Watchdog interrupt example not working </td><td>Watchdog </td><td>09.02.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12140 </td><td>Flash Driver does not handle repeated id in read id </td><td>Flash </td><td>09.02.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-12703 </td><td>Multicore XIP Fails </td><td>OptiFlash </td><td>09.02.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13494 </td><td>RL2 syscfg allows arbitrary flash size ranges </td><td>SBL </td><td>09.02.00 onwards </td><td>Access only permitted space from application  </td></tr>
<tr>
<td>MCUSDK-13495 </td><td>Applications with XIP sections more than 1MB fails to boot </td><td>Flash, SBL </td><td>09.02.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13375 </td><td>"FOTA STIG Read" fails when pipeline is enabled </td><td>OptiFlash </td><td>09.02.00 onwards </td><td>Disable pipeline during XIP  </td></tr>
<tr>
<td>MCUSDK-13630 </td><td>Cache should not be enabled at L2 Bank boundaries </td><td>Cache </td><td>09.02.00 onwards </td><td>Create MPU configurations for end of each L2 Bank with Non Cached attribute  </td></tr>
<tr>
<td>MCUSDK-13652 </td><td>Readelf throws warning while parsing RS note </td><td>SBL, QSPI </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13182 </td><td>SysCfg unexpectedly changes OSPI Pin </td><td>OSPI </td><td>10.00.00 onwards </td><td>Reconfigure OSPI Pins to original state after updating OSPI configurables.  </td></tr>
<tr>
<td>MCUSDK-13727 </td><td>OSPI Phy Tuning not working on AM263P LP Board with ISSI Flash </td><td>OSPI </td><td>09.02.00 onwards </td><td>Disable Phy tuning in application.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md144"></a>
Errata</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>SDK Status  </th></tr>
<tr>
<td>i2189 </td><td>OSPI: Controller PHY Tuning Algorithm </td><td>OSPI </td><td>Open  </td></tr>
<tr>
<td>i2311 </td><td>USART: Spurious DMA Interrupts </td><td>UART </td><td>Implemented  </td></tr>
<tr>
<td>i2324 </td><td>No synchronizer present between GCM and GCD status signals </td><td>Common </td><td>Implemented  </td></tr>
<tr>
<td>i2345 </td><td>CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks </td><td>CPSW </td><td>Implemented  </td></tr>
<tr>
<td>i2350 </td><td>McSPI data transfer using EDMA in 'ABSYNC' mode stops after 32 bits transfer </td><td>McSPI </td><td>Open  </td></tr>
<tr>
<td>i2351 </td><td>OSPI: Controller does not support Continuous Read mode with NAND Flash </td><td>OSPI </td><td>Open  </td></tr>
<tr>
<td>i2354 </td><td>SDFM: Two Back-to-Back Writes to SDCPARMx Register Bit Fields CEVT1SEL, CEVT2SEL, and HZEN Within Three SD-Modulator Clock Cycles can Corrupt SDFM State Machine, Resulting in Spurious Comparator Events </td><td>SDFM </td><td>Open  </td></tr>
<tr>
<td>i2356 </td><td>ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set </td><td>ADC </td><td>Implemented  </td></tr>
<tr>
<td>i2383 </td><td>OSPI: 2-byte address is not supported in PHY DDR mode </td><td>OSPI </td><td>Open  </td></tr>
<tr>
<td>i2401 </td><td>CPSW: Host Timestamps Cause CPSW Port to Lock up </td><td>CPSW </td><td>Open  </td></tr>
<tr>
<td>i2404 </td><td>Race condition in mailbox registers resulting in events miss </td><td>IPC, Mailbox </td><td>Implemented  </td></tr>
<tr>
<td>i2405 </td><td>CONTROLSS: Race condition OUTPUT_XBAR and PWM_XBAR resulting in event miss </td><td>Crossbar </td><td>Open  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md145"></a>
Limitations</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in release </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-13630 </td><td>Cache should not be enabled at L2 Bank boundaries </td><td>Cache </td><td>09.02.00 onwards </td><td>Create MPU configurations for end of each L2 Bank with Non Cached attribute  </td></tr>
<tr>
<td>MCUSDK-13630 </td><td>Cache should not be enabled at L2 Bank boundaries </td><td>Cache </td><td>09.02.00 onwards </td><td>Create MPU configurations for end of each L2 Bank with Non Cached attribute  </td></tr>
<tr>
<td>MCUSDK-13220 </td><td>Multi Core Elf format has few limitations documented at <a class="el" href="MCELF_LANDING.html">Understanding Multicore ELF image format</a> </td><td>Infra </td><td>10.00.00 onwards </td><td>-  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md146"></a>
Upgrade and Compatibility Information</h2>
<h3><a class="anchor" id="autotoc_md147"></a>
Compiler Options</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
</table>
<h3><a class="anchor" id="autotoc_md148"></a>
SOC Device Drivers</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>Sysconfig </td><td>EPWM </td><td>TBCLKSYNC and Halt configurations moved to ti_drivers_open_close.c </td><td>The TBCLKSYNC should be not enabled until the init configurations are done. The individual control to enable the tbclksyn in the init or not is added. Refer to SOC_setMultipleEpwmTbClk for usage in the applications.  </td></tr>
<tr>
<td>Sysconfig </td><td>SDFM </td><td>Added Pinmux configurations for clock loopback <br  />
 </td><td>Default is set as disabled, to maintain backward compatibility  </td></tr>
<tr>
<td>Sysconfig </td><td>CMPSS </td><td>Added LoopBack configurations for DAC <br  />
 </td><td>Default is set as disabled, to maintain backward compatibility  </td></tr>
<tr>
<td>Sysconfig </td><td>ADC </td><td>Added Internal Refernece enable controls, Loop back controls </td><td>Default is set as enabled, to maintain backward compatibility  </td></tr>
<tr>
<td>ADC </td><td>SOC_enableAdcInternalReference, SOC_enableAdcReferenceMonitor, SOC_getAdcReferenceStatus </td><td>Added Internal Refernece enable controls in drivers </td><td>Reference monitoring status should be checked before powering up the ADC analog converter.  </td></tr>
<tr>
<td>EPWM </td><td>EPWM_setActionQualifierShadowLoadMode </td><td>updated parenthesis for API operations </td><td>-  </td></tr>
<tr>
<td>EPWM </td><td>HRPWM_setHiResCounterCompareValue </td><td>Updated the Assert check. Fixed Overwriting to the CMPx register. </td><td>-  </td></tr>
<tr>
<td>Security </td><td>HSM Client, Secure IPC Notify, Crypto driver </td><td>These drivers are moved to "source/security/security_common" </td><td>Update the include paths and included libraries for application build.  </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md149"></a>
Networking</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<td>- </td><td>- </td><td>- </td><td>-  </td></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
