<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_T2_U_U_1f23ba5c</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c')">rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.70</td>
<td class="s8 cl rt"><a href="mod1830.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1830.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1830.html#Toggle" > 48.64</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1830.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_top_regression/gemini_reg_uart_atb/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1830.html#inst_tag_172998"  onclick="showContent('inst_tag_172998')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></td>
<td class="s6 cl rt"> 65.70</td>
<td class="s8 cl rt"><a href="mod1830.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1830.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1830.html#Toggle" > 48.64</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1830.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<hr>
<a name="inst_tag_172998"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy46.html#tag_urg_inst_172998" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.DMA_apb_s0_T_main.TransportToGeneric</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.70</td>
<td class="s8 cl rt"><a href="mod1830.html#Line" > 85.48</a></td>
<td class="s5 cl rt"><a href="mod1830.html#Cond" > 56.25</a></td>
<td class="s4 cl rt"><a href="mod1830.html#Toggle" > 48.64</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod1830.html#Branch" > 72.41</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.18</td>
<td class="s8 cl rt"> 85.35</td>
<td class="s5 cl rt"> 59.09</td>
<td class="s5 cl rt"> 54.01</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 77.44</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod844.html#inst_tag_67710" >DMA_apb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1389.html#inst_tag_106845" id="tag_urg_inst_106845">Ib</a></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.03</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod159.html#inst_tag_11959" id="tag_urg_inst_11959">Ica</a></td>
<td class="s9 cl rt"> 98.86</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 95.45</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1739.html#inst_tag_170168" id="tag_urg_inst_170168">If</a></td>
<td class="s4 cl rt"> 49.75</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 40.27</td>
<td class="s0 cl rt">  0.00</td>
<td class="s7 cl rt"> 76.67</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod409.html#inst_tag_30036" id="tag_urg_inst_30036">Ifpa</a></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1790.html#inst_tag_172560" id="tag_urg_inst_172560">Io</a></td>
<td class="s4 cl rt"> 47.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 47.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873.html#inst_tag_175478" id="tag_urg_inst_175478">Ip</a></td>
<td class="s6 cl rt"> 61.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 61.43</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1480_0.html#inst_tag_127410" id="tag_urg_inst_127410">Irspp</a></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 51.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1749.html#inst_tag_170190" id="tag_urg_inst_170190">It</a></td>
<td class="s5 cl rt"> 59.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 59.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1590.html#inst_tag_145976" id="tag_urg_inst_145976">uci8929b15012</a></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod893.html#inst_tag_68664" id="tag_urg_inst_68664">upc</a></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.06</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1048.html#inst_tag_75398" id="tag_urg_inst_75398">upc_0</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1283.html#inst_tag_84292" id="tag_urg_inst_84292">ups</a></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 98.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2412_0.html#inst_tag_232294" id="tag_urg_inst_232294">ursrrerg</a></td>
<td class="s9 cl rt"> 93.94</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 81.82</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1795_0.html#inst_tag_172598" id="tag_urg_inst_172598">ursrsg</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1054.html#inst_tag_75421" id="tag_urg_inst_75421">uu922e3a49</a></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod496.html#inst_tag_31470" id="tag_urg_inst_31470">uua42ce297cd</a></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1830.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>62</td><td>53</td><td>85.48</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20438</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20443</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>20449</td><td>5</td><td>4</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20457</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20462</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20479</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20485</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20489</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>20514</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20603</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>20681</td><td>7</td><td>5</td><td>71.43</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>20692</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20881</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>20886</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>20994</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
20437                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20438      1/1          		if ( ! Sys_Clk_RstN )
20439      1/1          			u_fc98 &lt;= #1.0 ( 7'b0 );
20440      1/1          		else if ( u_d27a )
20441      1/1          			u_fc98 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
                        MISSING_ELSE
20442                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20443      1/1          		if ( ! Sys_Clk_RstN )
20444      1/1          			u_8135 &lt;= #1.0 ( 3'b0 );
20445      1/1          		else if ( u_d27a )
20446      1/1          			u_8135 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
                        MISSING_ELSE
20447                   	assign uu_cc5c_caseSel = { Req1_OpcT == 4'b0110 , Req1_OpcT == 4'b0010 } ;
20448                   	always @( Req1_OpcT or uu_cc5c_caseSel ) begin
20449      1/1          		case ( uu_cc5c_caseSel )
20450      1/1          			2'b01   : u_cc5c = 4'b0000 ;
20451      1/1          			2'b10   : u_cc5c = 4'b0100 ;
20452      1/1          			2'b0    : u_cc5c = Req1_OpcT ;
20453      <font color = "red">0/1     ==>  			default : u_cc5c = 4'b0000 ;</font>
20454                   		endcase
20455                   	end
20456                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20457      1/1          		if ( ! Sys_Clk_RstN )
20458      1/1          			u_5ebf &lt;= #1.0 ( 4'b0 );
20459      1/1          		else if ( u_d27a )
20460      1/1          			u_5ebf &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
                        MISSING_ELSE
20461                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20462      1/1          		if ( ! Sys_Clk_RstN )
20463      1/1          			u_ad45 &lt;= #1.0 ( 8'b0 );
20464      1/1          		else if ( u_d27a )
20465      1/1          			u_ad45 &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
                        MISSING_ELSE
20466                   	rsnoc_z_T_C_S_C_L_R_Rsr_Sg_1 ursrsg(
20467                   		.Clk( Sys_Clk )
20468                   	,	.Clk_ClkS( Sys_Clk_ClkS )
20469                   	,	.Clk_En( Sys_Clk_En )
20470                   	,	.Clk_EnS( Sys_Clk_EnS )
20471                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
20472                   	,	.Clk_RstN( Sys_Clk_RstN )
20473                   	,	.Clk_Tm( Sys_Clk_Tm )
20474                   	,	.O( u_bb4d )
20475                   	,	.Reset( NextRsp1 )
20476                   	,	.Set( CxtEn &amp; CxtId )
20477                   	);
20478                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20479      1/1          		if ( ! Sys_Clk_RstN )
20480      1/1          			u_81cc &lt;= #1.0 ( 2'b0 );
20481      1/1          		else if ( u_d27a )
20482      1/1          			u_81cc &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
                        MISSING_ELSE
20483                   	rsnoc_z_T_C_S_C_L_R_C_I8929b15012_L17 uci8929b15012( .I_15141343210( Req1_RouteIdZ ) , .O( Req1_RouteId ) );
20484                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20485      1/1          		if ( ! Sys_Clk_RstN )
20486      1/1          			u_cfef &lt;= #1.0 ( 8'b0 );
20487      1/1          		else if ( u_d27a )
20488      1/1          			u_cfef &lt;= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
                        MISSING_ELSE
20489      1/1          	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
20490      1/1          			1'b1    : u_1002 = Cxt_0 ;
20491      <font color = "red">0/1     ==>  			default : u_1002 = 33'b0 ;</font>
20492                   		endcase
20493                   	end
20494                   	rsnoc_z_H_R_U_B_B_A274 Ib(
20495                   		.Addr( CxtRsp1_Addr4Be ) , .Be( RspBe ) , .First( Rsp_Head ) , .Last( Rsp_Last ) , .Len1( CxtRsp1_Len1 )
20496                   	);
20497                   	rsnoc_z_H_R_N_T_U_P_Pc_b163e57e upc(
20498                   		.Be( Rsp_Be ) , .Data( Rsp_Data ) , .LastWord( Rsp_DataLast ) , .Payload( Rsp_Pld ) , .WordErr( Rsp_DataErr )
20499                   	);
20500                   	assign uRsp_Status_caseSel =
20501                   		{			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; ~ Rsp_Head
20502                   			,				( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
20503                   					&amp;	Rsp2_Status == 2'b01
20504                   				&amp;
20505                   				Rsp_Last
20506                   			,			( CxtRsp1_OpcT == 4'b0000 | CxtRsp1_OpcT == 4'b0001 | CxtRsp1_OpcT == 4'b0010 | CxtRsp1_OpcT == 4'b0011 ) &amp; Rsp_Head
20507                   				&amp;	( ~ ( Rsp2_Status == 2'b01 ) | ~ Rsp_Last )
20508                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 ) &amp; Rsp2_Status == 2'b01
20509                   			,		( CxtRsp1_OpcT == 4'b0100 | CxtRsp1_OpcT == 4'b0101 | CxtRsp1_OpcT == 4'b0110 )
20510                   				&amp;	( Rsp2_Status == 2'b00 | Rsp2_Status == 2'b10 )
20511                   		}
20512                   		;
20513                   	always @( uRsp_Status_caseSel ) begin
20514      1/1          		case ( uRsp_Status_caseSel )
20515      1/1          			5'b00001 : Rsp_Status = 2'b10 ;
20516      <font color = "red">0/1     ==>  			5'b00010 : Rsp_Status = 2'b01 ;</font>
20517      1/1          			5'b00100 : Rsp_Status = 2'b10 ;
20518      <font color = "red">0/1     ==>  			5'b01000 : Rsp_Status = 2'b01 ;</font>
20519      1/1          			5'b10000 : Rsp_Status = 2'b10 ;
20520      <font color = "red">0/1     ==>  			default  : Rsp_Status = 2'b00 ;</font>
20521                   		endcase
20522                   	end
20523                   	rsnoc_z_H_R_G_T2_P_U_160d348c Ip(
20524                   		.Cxt_AddLd0( CxtPkt_AddLd0 )
20525                   	,	.Cxt_Addr4Be( CxtPkt_Addr4Be )
20526                   	,	.Cxt_Echo( CxtPkt_Echo )
20527                   	,	.Cxt_Head( CxtPkt_Head )
20528                   	,	.Cxt_Len1( CxtPkt_Len1 )
20529                   	,	.Cxt_OpcT( CxtPkt_OpcT )
20530                   	,	.Cxt_RouteIdZ( CxtPkt_RouteIdZ )
20531                   	,	.CxtUsed( CxtUsed )
20532                   	,	.Rx_CxtId( 1'b1 )
20533                   	,	.Rx_Head( RxPkt_Head )
20534                   	,	.Rx_Last( RxPkt_Last )
20535                   	,	.Rx_Opc( RxPkt_Opc )
20536                   	,	.Rx_Pld( RxPkt_Pld )
20537                   	,	.Rx_Rdy( RxPkt_Rdy )
20538                   	,	.Rx_Status( RxPkt_Status )
20539                   	,	.Rx_Vld( RxPkt_Vld )
20540                   	,	.Sys_Clk( Sys_Clk )
20541                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20542                   	,	.Sys_Clk_En( Sys_Clk_En )
20543                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20544                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20545                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20546                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20547                   	,	.Sys_Pwr_Idle( )
20548                   	,	.Sys_Pwr_WakeUp( )
20549                   	,	.Tx_Data( TxPkt_Data )
20550                   	,	.Tx_Head( TxPkt_Head )
20551                   	,	.Tx_Rdy( TxPkt_Rdy )
20552                   	,	.Tx_Tail( TxPkt_Tail )
20553                   	,	.Tx_Vld( TxPkt_Vld )
20554                   	,	.TxCxtId( TxPktCxtId )
20555                   	,	.TxLast( TxPktLast )
20556                   	);
20557                   	assign NextTxPkt = TxPkt_Vld &amp; TxPkt_Rdy;
20558                   	assign CtxFreeId = TxPktCxtId &amp; { 1 { ( NextTxPkt &amp; TxPktLast ) }  };
20559                   	assign CxtFreeVld = NextTxPkt &amp; TxPktLast;
20560                   	rsnoc_z_H_R_U_C_C_A_480bbe15 Ica(
20561                   		.CxtUsed( CxtUsed )
20562                   	,	.FreeCxt( CtxFreeId )
20563                   	,	.FreeVld( CxtFreeVld )
20564                   	,	.NewCxt( CxtId )
20565                   	,	.NewRdy( CxtRdy )
20566                   	,	.NewVld( CxtEn )
20567                   	,	.Sys_Clk( Sys_Clk )
20568                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20569                   	,	.Sys_Clk_En( Sys_Clk_En )
20570                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20571                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20572                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20573                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20574                   	,	.Sys_Pwr_Idle( Pwr_CxtAlloc_Idle )
20575                   	,	.Sys_Pwr_WakeUp( Pwr_CxtAlloc_WakeUp )
20576                   	);
20577                   	assign Req1_AddMdL = Req1_AddNttp [31:8];
20578                   	rsnoc_z_H_R_G_T2_O_U_c1df3542 Io(
20579                   		.Cxt_0( Cxt_0 )
20580                   	,	.CxtUsed( CxtUsed )
20581                   	,	.Rdy( OrdRdy )
20582                   	,	.Req_AddLd0( Req1_AddLd0 )
20583                   	,	.Req_AddMdL( Req1_AddMdL )
20584                   	,	.Req_Len1( Req1_Len1 )
20585                   	,	.Req_OpcT( Req1_OpcT )
20586                   	,	.Req_RouteId( Req1_RouteId )
20587                   	,	.Req_Strm( 1'b0 )
20588                   	,	.ReqRdy( TrnRdy )
20589                   	,	.ReqVld( ReqHead &amp; TrnVld &amp; ~ Req1_Urg )
20590                   	,	.Sys_Clk( Sys_Clk )
20591                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20592                   	,	.Sys_Clk_En( Sys_Clk_En )
20593                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20594                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20595                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20596                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20597                   	,	.Sys_Pwr_Idle( )
20598                   	,	.Sys_Pwr_WakeUp( )
20599                   	);
20600                   	assign TrnGate = ReqHead &amp; ( ~ CxtRdy | ~ OrdRdy ) &amp; ~ ( Req1_Urg );
20601                   	assign TrnRdy = ReqRdy &amp; ~ TrnGate;
20602                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20603      1/1          		if ( ! Sys_Clk_RstN )
20604      1/1          			ReqHead &lt;= #1.0 ( 1'b1 );
20605      1/1          		else if ( NextTrn )
20606      1/1          			ReqHead &lt;= #1.0 ( Pld_Last );
                        MISSING_ELSE
20607                   	rsnoc_z_H_R_G_T2_T_U_160d348c It(
20608                   		.AddrBase( IdInfo_0_AddrBase )
20609                   	,	.Cmd_Echo( Req1_Echo )
20610                   	,	.Cmd_KeyId( Req1_KeyId )
20611                   	,	.Cmd_Len1( Req1_Len1 )
20612                   	,	.Cmd_Lock( Req1_Lock )
20613                   	,	.Cmd_OpcT( Req1_OpcT )
20614                   	,	.Cmd_RawAddr( Req1_RawAddr )
20615                   	,	.Cmd_RouteId( Req1_RouteId )
20616                   	,	.Cmd_Status( Req1_Status )
20617                   	,	.Cmd_User( Req1_User )
20618                   	,	.HitId( Translation_0_Id )
20619                   	,	.Pld_Data( Pld_Data )
20620                   	,	.Pld_Last( Pld_Last )
20621                   	,	.Rdy( TrnRdy )
20622                   	,	.Rx_Data( RxErr_Data )
20623                   	,	.Rx_Head( RxErr_Head )
20624                   	,	.Rx_Rdy( RxErr_Rdy )
20625                   	,	.Rx_Tail( RxErr_Tail )
20626                   	,	.Rx_Vld( RxErr_Vld )
20627                   	,	.Sys_Clk( Sys_Clk )
20628                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20629                   	,	.Sys_Clk_En( Sys_Clk_En )
20630                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20631                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20632                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20633                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20634                   	,	.Sys_Pwr_Idle( Pwr_Trn_Idle )
20635                   	,	.Sys_Pwr_WakeUp( Pwr_Trn_WakeUp )
20636                   	,	.Vld( TrnVld )
20637                   	);
20638                   	assign Req1_Addr = Req1_RawAddr;
20639                   	assign PipeIn_Addr = Req1_Addr;
20640                   	assign u_cb9b_0 = PipeIn_Addr;
20641                   	assign WrapTrRd = Req1_OpcT == 4'b0001;
20642                   	assign WrapTrWr = Req1_OpcT == 4'b0101;
20643                   	assign u_c4ee = Req1_Len1 [6:2];
20644                   	assign WrapGn = ( WrapTrRd | WrapTrWr ) &amp; ~ ( u_c4ee == 5'b0 );
20645                   	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
20646                   	assign PipeIn_BurstType = Req1_BurstType;
20647                   	assign u_cb9b_1 = PipeIn_BurstType;
20648                   	assign u_cb9b_11 = PipeIn_Opc;
20649                   	assign PipeIn_Urg = Req1_Urg;
20650                   	assign u_cb9b_17 = PipeIn_Urg;
20651                   	assign PipeIn_User = Req1_User;
20652                   	assign u_cb9b_19 = PipeIn_User;
20653                   	assign PipeIn_Data = Pld_Data;
20654                   	assign u_cb9b_2 = PipeIn_Data;
20655                   	assign Req1_Fail = Req1_Status == 2'b11;
20656                   	assign PipeIn_Fail = Req1_Fail;
20657                   	assign u_cb9b_4 = PipeIn_Fail;
20658                   	assign PipeIn_Head = ReqHead;
20659                   	assign u_cb9b_6 = PipeIn_Head;
20660                   	assign PipeIn_Last = Pld_Last;
20661                   	assign u_cb9b_7 = PipeIn_Last;
20662                   	assign PipeIn_Len1 = Req1_Len1;
20663                   	assign u_cb9b_8 = PipeIn_Len1;
20664                   	assign PipeIn_Lock = Req1_Lock;
20665                   	assign u_cb9b_9 = PipeIn_Lock;
20666                   	assign ReqVld = TrnVld &amp; ~ TrnGate;
20667                   	assign PostRdy = GenLcl_Req_Rdy;
20668                   	assign PipeOut_Urg = u_d4d9_17;
20669                   	assign PipeOut_Head = u_d4d9_6;
20670                   	assign PipeOutHead = PipeOut_Head;
20671                   	assign PipeOutRdy = PostRdy | PipeOut_Urg &amp; PipeOutHead;
20672                   	assign uReq1_Opc_caseSel =
20673                   		{		Req1_OpcT == 4'b0110
20674                   			,	( Req1_OpcT == 4'b0100 | Req1_OpcT == 4'b0101 )
20675                   			,	Req1_OpcT == 4'b0011
20676                   			,	Req1_OpcT == 4'b0010
20677                   			,	( Req1_OpcT == 4'b0000 | Req1_OpcT == 4'b0001 )
20678                   		}
20679                   		;
20680                   	always @( uReq1_Opc_caseSel ) begin
20681      1/1          		case ( uReq1_Opc_caseSel )
20682      1/1          			5'b00001 : Req1_Opc = 3'b000 ;
20683      1/1          			5'b00010 : Req1_Opc = 3'b010 ;
20684      <font color = "red">0/1     ==>  			5'b00100 : Req1_Opc = 3'b001 ;</font>
20685      1/1          			5'b01000 : Req1_Opc = 3'b100 ;
20686      1/1          			5'b10000 : Req1_Opc = 3'b101 ;
20687      <font color = "red">0/1     ==>  			default  : Req1_Opc = 3'b000 ;</font>
20688                   		endcase
20689                   	end
20690                   	assign uPipeIn_Opc_caseSel = { Req1_Opc == 3'b101 , Req1_Opc == 3'b010 , Req1_Opc == 3'b001 } ;
20691                   	always @( Req1_Opc or uPipeIn_Opc_caseSel ) begin
20692      1/1          		case ( uPipeIn_Opc_caseSel )
20693      <font color = "red">0/1     ==>  			3'b001  : PipeIn_Opc = 3'b000 ;</font>
20694      1/1          			3'b010  : PipeIn_Opc = 3'b000 ;
20695      1/1          			3'b100  : PipeIn_Opc = 3'b100 ;
20696      1/1          			3'b0    : PipeIn_Opc = Req1_Opc ;
20697      <font color = "red">0/1     ==>  			default : PipeIn_Opc = 3'b000 ;</font>
20698                   		endcase
20699                   	end
20700                   	rsnoc_z_H_R_U_P_N_e5534060_A32138010117103001101080 Ifpa(
20701                   		.Rx_0( u_cb9b_0 )
20702                   	,	.Rx_1( u_cb9b_1 )
20703                   	,	.Rx_11( u_cb9b_11 )
20704                   	,	.Rx_14( 1'b0 )
20705                   	,	.Rx_15( 1'b0 )
20706                   	,	.Rx_17( u_cb9b_17 )
20707                   	,	.Rx_19( u_cb9b_19 )
20708                   	,	.Rx_2( u_cb9b_2 )
20709                   	,	.Rx_4( u_cb9b_4 )
20710                   	,	.Rx_6( u_cb9b_6 )
20711                   	,	.Rx_7( u_cb9b_7 )
20712                   	,	.Rx_8( u_cb9b_8 )
20713                   	,	.Rx_9( u_cb9b_9 )
20714                   	,	.RxRdy( ReqRdy )
20715                   	,	.RxVld( ReqVld )
20716                   	,	.Sys_Clk( Sys_Clk )
20717                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20718                   	,	.Sys_Clk_En( Sys_Clk_En )
20719                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20720                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20721                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20722                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20723                   	,	.Sys_Pwr_Idle( Pwr_FwdPostAlloc_Idle )
20724                   	,	.Sys_Pwr_WakeUp( Pwr_FwdPostAlloc_WakeUp )
20725                   	,	.Tx_0( u_d4d9_0 )
20726                   	,	.Tx_1( u_d4d9_1 )
20727                   	,	.Tx_11( u_d4d9_11 )
20728                   	,	.Tx_14( u_d4d9_14 )
20729                   	,	.Tx_15( u_d4d9_15 )
20730                   	,	.Tx_17( u_d4d9_17 )
20731                   	,	.Tx_19( u_d4d9_19 )
20732                   	,	.Tx_2( u_d4d9_2 )
20733                   	,	.Tx_4( u_d4d9_4 )
20734                   	,	.Tx_6( u_d4d9_6 )
20735                   	,	.Tx_7( u_d4d9_7 )
20736                   	,	.Tx_8( u_d4d9_8 )
20737                   	,	.Tx_9( u_d4d9_9 )
20738                   	,	.TxRdy( PipeOutRdy )
20739                   	,	.TxVld( PipeOutVld )
20740                   	);
20741                   	assign PipeOut_Addr = u_d4d9_0;
20742                   	assign GenLcl_Req_Addr = PipeOut_Addr;
20743                   	assign PipeOut_Data = u_d4d9_2;
20744                   	assign MyDatum = PipeOut_Data [35:0];
20745                   	assign MyData = { 2'b0 , MyDatum };
20746                   	rsnoc_z_H_R_N_T_U_P_Ps_b163e57e ups(
20747                   		.Be( GenLclReqBe ) , .Data( GenLclReqData ) , .LastWord( ) , .Payload( MyData ) , .WordErr( )
20748                   	);
20749                   	assign PipeOut_Fail = u_d4d9_4;
20750                   	assign NullBe = PipeOut_Fail;
20751                   	assign PostVld = PipeOutVld &amp; ~ ( PipeOut_Urg &amp; PipeOutHead );
20752                   	assign GenLcl_Req_Vld = PostVld;
20753                   	assign PipeOut_Last = u_d4d9_7;
20754                   	assign GenLcl_Req_Last = PipeOut_Last;
20755                   	assign NullBePld = NullBe &amp; PipeOutHead | u_43f9;
20756                   	assign GenLcl_Req_Be = GenLclReqBe &amp; ~ { 4 { NullBePld }  };
20757                   	assign PipeOut_BurstType = u_d4d9_1;
20758                   	assign GenLcl_Req_BurstType = PipeOut_BurstType;
20759                   	assign GenLcl_Req_Data = GenLclReqData &amp; ~ { 32 { NullBePld }  };
20760                   	assign PipeOut_Len1 = u_d4d9_8;
20761                   	assign GenLcl_Req_Len1 = PipeOut_Len1;
20762                   	assign PipeOut_Lock = u_d4d9_9;
20763                   	assign GenLcl_Req_Lock = PipeOut_Lock;
20764                   	assign PipeOut_Opc = u_d4d9_11;
20765                   	assign GenLcl_Req_Opc = PipeOut_Opc;
20766                   	assign PipeOut_SeqUnOrdered = u_d4d9_14;
20767                   	assign GenLcl_Req_SeqUnOrdered = PipeOut_SeqUnOrdered;
20768                   	assign PipeOut_SeqUnique = u_d4d9_15;
20769                   	assign GenLcl_Req_SeqUnique = PipeOut_SeqUnique;
20770                   	assign PipeOut_User = u_d4d9_19;
20771                   	assign GenLcl_Req_User = PipeOut_User;
20772                   	assign Rsp0_Rdy = Rsp1_Rdy;
20773                   	assign GenLcl_Rsp_Rdy = Rsp0_Rdy;
20774                   	rsnoc_z_T_C_S_C_L_R_Rsr_Rerg_1 ursrrerg(
20775                   		.Clk( Sys_Clk )
20776                   	,	.Clk_ClkS( Sys_Clk_ClkS )
20777                   	,	.Clk_En( Sys_Clk_En )
20778                   	,	.Clk_EnS( Sys_Clk_EnS )
20779                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
20780                   	,	.Clk_RstN( Sys_Clk_RstN )
20781                   	,	.Clk_Tm( Sys_Clk_Tm )
20782                   	,	.En( GenLcl_Req_Vld )
20783                   	,	.O( u_43f9 )
20784                   	,	.Reset( GenLcl_Req_Last &amp; GenLcl_Req_Rdy )
20785                   	,	.Set( NullBe &amp; PipeOutHead )
20786                   	);
20787                   	rsnoc_z_H_R_G_U_P_U_922e3a49 uu922e3a49(
20788                   		.GenLcl_Req_Addr( GenLcl_Req_Addr )
20789                   	,	.GenLcl_Req_Be( GenLcl_Req_Be )
20790                   	,	.GenLcl_Req_BurstType( GenLcl_Req_BurstType )
20791                   	,	.GenLcl_Req_Data( GenLcl_Req_Data )
20792                   	,	.GenLcl_Req_Last( GenLcl_Req_Last )
20793                   	,	.GenLcl_Req_Len1( GenLcl_Req_Len1 )
20794                   	,	.GenLcl_Req_Lock( GenLcl_Req_Lock )
20795                   	,	.GenLcl_Req_Opc( GenLcl_Req_Opc )
20796                   	,	.GenLcl_Req_Rdy( GenLcl_Req_Rdy )
20797                   	,	.GenLcl_Req_SeqUnOrdered( GenLcl_Req_SeqUnOrdered )
20798                   	,	.GenLcl_Req_SeqUnique( GenLcl_Req_SeqUnique )
20799                   	,	.GenLcl_Req_User( GenLcl_Req_User )
20800                   	,	.GenLcl_Req_Vld( GenLcl_Req_Vld )
20801                   	,	.GenLcl_Rsp_Data( GenLcl_Rsp_Data )
20802                   	,	.GenLcl_Rsp_Last( GenLcl_Rsp_Last )
20803                   	,	.GenLcl_Rsp_Rdy( GenLcl_Rsp_Rdy )
20804                   	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl_Rsp_SeqUnOrdered )
20805                   	,	.GenLcl_Rsp_Status( GenLcl_Rsp_Status )
20806                   	,	.GenLcl_Rsp_Vld( GenLcl_Rsp_Vld )
20807                   	,	.GenPrt_Req_Addr( u_Req_Addr )
20808                   	,	.GenPrt_Req_Be( u_Req_Be )
20809                   	,	.GenPrt_Req_BurstType( u_Req_BurstType )
20810                   	,	.GenPrt_Req_Data( u_Req_Data )
20811                   	,	.GenPrt_Req_Last( u_Req_Last )
20812                   	,	.GenPrt_Req_Len1( u_Req_Len1 )
20813                   	,	.GenPrt_Req_Lock( u_Req_Lock )
20814                   	,	.GenPrt_Req_Opc( u_Req_Opc )
20815                   	,	.GenPrt_Req_Rdy( u_Req_Rdy )
20816                   	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
20817                   	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
20818                   	,	.GenPrt_Req_User( u_Req_User )
20819                   	,	.GenPrt_Req_Vld( u_Req_Vld )
20820                   	,	.GenPrt_Rsp_Data( u_Rsp_Data )
20821                   	,	.GenPrt_Rsp_Last( u_Rsp_Last )
20822                   	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
20823                   	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
20824                   	,	.GenPrt_Rsp_Status( u_Rsp_Status )
20825                   	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
20826                   	);
20827                   	rsnoc_z_H_R_G_U_Q_U_a42ce297cd uua42ce297cd(
20828                   		.GenLcl_Req_Addr( u_Req_Addr )
20829                   	,	.GenLcl_Req_Be( u_Req_Be )
20830                   	,	.GenLcl_Req_BurstType( u_Req_BurstType )
20831                   	,	.GenLcl_Req_Data( u_Req_Data )
20832                   	,	.GenLcl_Req_Last( u_Req_Last )
20833                   	,	.GenLcl_Req_Len1( u_Req_Len1 )
20834                   	,	.GenLcl_Req_Lock( u_Req_Lock )
20835                   	,	.GenLcl_Req_Opc( u_Req_Opc )
20836                   	,	.GenLcl_Req_Rdy( u_Req_Rdy )
20837                   	,	.GenLcl_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
20838                   	,	.GenLcl_Req_SeqUnique( u_Req_SeqUnique )
20839                   	,	.GenLcl_Req_User( u_Req_User )
20840                   	,	.GenLcl_Req_Vld( u_Req_Vld )
20841                   	,	.GenLcl_Rsp_Data( u_Rsp_Data )
20842                   	,	.GenLcl_Rsp_Last( u_Rsp_Last )
20843                   	,	.GenLcl_Rsp_Rdy( u_Rsp_Rdy )
20844                   	,	.GenLcl_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
20845                   	,	.GenLcl_Rsp_Status( u_Rsp_Status )
20846                   	,	.GenLcl_Rsp_Vld( u_Rsp_Vld )
20847                   	,	.GenPrt_Req_Addr( Gen_Req_Addr )
20848                   	,	.GenPrt_Req_Be( Gen_Req_Be )
20849                   	,	.GenPrt_Req_BurstType( Gen_Req_BurstType )
20850                   	,	.GenPrt_Req_Data( Gen_Req_Data )
20851                   	,	.GenPrt_Req_Last( Gen_Req_Last )
20852                   	,	.GenPrt_Req_Len1( Gen_Req_Len1 )
20853                   	,	.GenPrt_Req_Lock( Gen_Req_Lock )
20854                   	,	.GenPrt_Req_Opc( Gen_Req_Opc )
20855                   	,	.GenPrt_Req_Rdy( Gen_Req_Rdy )
20856                   	,	.GenPrt_Req_SeqUnOrdered( Gen_Req_SeqUnOrdered )
20857                   	,	.GenPrt_Req_SeqUnique( Gen_Req_SeqUnique )
20858                   	,	.GenPrt_Req_User( Gen_Req_User )
20859                   	,	.GenPrt_Req_Vld( Gen_Req_Vld )
20860                   	,	.GenPrt_Rsp_Data( Gen_Rsp_Data )
20861                   	,	.GenPrt_Rsp_Last( Gen_Rsp_Last )
20862                   	,	.GenPrt_Rsp_Rdy( Gen_Rsp_Rdy )
20863                   	,	.GenPrt_Rsp_SeqUnOrdered( Gen_Rsp_SeqUnOrdered )
20864                   	,	.GenPrt_Rsp_Status( Gen_Rsp_Status )
20865                   	,	.GenPrt_Rsp_Vld( Gen_Rsp_Vld )
20866                   	,	.Sys_Clk( Sys_Clk )
20867                   	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
20868                   	,	.Sys_Clk_En( Sys_Clk_En )
20869                   	,	.Sys_Clk_EnS( Sys_Clk_EnS )
20870                   	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
20871                   	,	.Sys_Clk_RstN( Sys_Clk_RstN )
20872                   	,	.Sys_Clk_Tm( Sys_Clk_Tm )
20873                   	,	.Sys_Pwr_Idle( u_70_Idle )
20874                   	,	.Sys_Pwr_WakeUp( u_70_WakeUp )
20875                   	);
20876                   	assign IdInfo_0_Id = Translation_0_Id;
20877                   	assign IdInfo_1_Id = Req1_KeyId;
20878                   	assign u_b16a = u_236 ? 2'b11 : 2'b0;
20879                   	rsnoc_z_H_R_U_A_Pc_I1 upc_0( .I( CxtUsed ) , .O( u_236 ) );
20880                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20881      1/1          		if ( ! Sys_Clk_RstN )
20882      1/1          			Load &lt;= #1.0 ( 2'b0 );
20883      1/1          		else	Load &lt;= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
20884                   	assign Sys_Pwr_Idle = Pwr_CxtAlloc_Idle &amp; Pwr_Err_Idle &amp; Pwr_FwdPostAlloc_Idle &amp; Pwr_RspPipe_Idle &amp; Pwr_Trn_Idle;
20885                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
20886      1/1          		if ( ! Sys_Clk_RstN )
20887      1/1          			NoPendingTrans &lt;= #1.0 ( 1'b1 );
20888      1/1          		else	NoPendingTrans &lt;= #1.0 ( Sys_Pwr_Idle );
20889                   	assign RxInt_Rdy = RxIn_Rdy;
20890                   	assign Rx_Rdy = RxInt_Rdy;
20891                   	assign WakeUp_Rx = Rx_Vld;
20892                   	assign Sys_Pwr_WakeUp = WakeUp_Rx;
20893                   	assign u_5446 = RxIn_Data [110:94];
20894                   	assign Translation_0_Aperture = u_5446 [16:5];
20895                   	assign TxBypData = TxIn_Data [37:0];
20896                   	assign TxLcl_Data =
20897                   		{			{	TxIn_Data [111]
20898                   			,	TxIn_Data [110:94]
20899                   			,	TxIn_Data [93:90]
20900                   			,	TxIn_Data [89:88]
20901                   			,	TxIn_Data [87:81]
20902                   			,	TxIn_Data [80:49]
20903                   			,	TxIn_Data [48:41]
20904                   			,	TxIn_Data [40:38]
20905                   			}
20906                   		,
20907                   		TxBypData
20908                   		};
20909                   	assign Tx_Data = { TxLcl_Data [111:38] , TxLcl_Data [37:0] };
20910                   	assign TxLcl_Head = TxIn_Head;
20911                   	assign Tx_Head = TxLcl_Head;
20912                   	assign TxLcl_Tail = TxIn_Tail;
20913                   	assign Tx_Tail = TxLcl_Tail;
20914                   	assign TxLcl_Vld = TxIn_Vld;
20915                   	assign Tx_Vld = TxLcl_Vld;
20916                   	assign WakeUp_Other = 1'b0;
20917                   	assign u_6807_Data_Datum3_Byte = TxIn_Data [34:27];
20918                   	assign Dbg_Tx_Data_Datum3_Byte = u_6807_Data_Datum3_Byte;
20919                   	assign u_6807_Data_Datum2_Be = TxIn_Data [26];
20920                   	assign Dbg_Tx_Data_Datum2_Be = u_6807_Data_Datum2_Be;
20921                   	assign u_6807_Data_Datum2_Byte = TxIn_Data [25:18];
20922                   	assign Dbg_Tx_Data_Datum2_Byte = u_6807_Data_Datum2_Byte;
20923                   	assign u_6807_Hdr_Status = TxIn_Data [89:88];
20924                   	assign Dbg_Tx_Hdr_Status = u_6807_Hdr_Status;
20925                   	assign u_6807_Hdr_Addr = TxIn_Data [80:49];
20926                   	assign Dbg_Tx_Hdr_Addr = u_6807_Hdr_Addr;
20927                   	assign u_6807_Hdr_Lock = TxIn_Data [111];
20928                   	assign Dbg_Tx_Hdr_Lock = u_6807_Hdr_Lock;
20929                   	assign u_6807_Hdr_Echo = TxIn_Data [40:38];
20930                   	assign Dbg_Tx_Hdr_Echo = u_6807_Hdr_Echo;
20931                   	assign u_6807_Hdr_Len1 = TxIn_Data [87:81];
20932                   	assign Dbg_Tx_Hdr_Len1 = u_6807_Hdr_Len1;
20933                   	assign u_6807_Hdr_User = TxIn_Data [48:41];
20934                   	assign Dbg_Tx_Hdr_User = u_6807_Hdr_User;
20935                   	assign u_6807_Hdr_Opc = TxIn_Data [93:90];
20936                   	assign Dbg_Tx_Hdr_Opc = u_6807_Hdr_Opc;
20937                   	assign u_6807_Hdr_RouteId = TxIn_Data [110:94];
20938                   	assign Dbg_Tx_Hdr_RouteId = u_6807_Hdr_RouteId;
20939                   	assign u_3ded_Data_Last = RxIn_Data [37];
20940                   	assign Dbg_Rx_Data_Last = u_3ded_Data_Last;
20941                   	assign u_3ded_Data_Err = RxIn_Data [36];
20942                   	assign Dbg_Rx_Data_Err = u_3ded_Data_Err;
20943                   	assign u_3ded_Data_Datum1_Be = RxIn_Data [17];
20944                   	assign Dbg_Rx_Data_Datum1_Be = u_3ded_Data_Datum1_Be;
20945                   	assign u_3ded_Data_Datum1_Byte = RxIn_Data [16:9];
20946                   	assign Dbg_Rx_Data_Datum1_Byte = u_3ded_Data_Datum1_Byte;
20947                   	assign u_3ded_Data_Datum0_Be = RxIn_Data [8];
20948                   	assign Dbg_Rx_Data_Datum0_Be = u_3ded_Data_Datum0_Be;
20949                   	assign u_3ded_Data_Datum0_Byte = RxIn_Data [7:0];
20950                   	assign Dbg_Rx_Data_Datum0_Byte = u_3ded_Data_Datum0_Byte;
20951                   	assign u_3ded_Data_Datum3_Be = RxIn_Data [35];
20952                   	assign Dbg_Rx_Data_Datum3_Be = u_3ded_Data_Datum3_Be;
20953                   	assign u_3ded_Data_Datum3_Byte = RxIn_Data [34:27];
20954                   	assign Dbg_Rx_Data_Datum3_Byte = u_3ded_Data_Datum3_Byte;
20955                   	assign u_3ded_Data_Datum2_Be = RxIn_Data [26];
20956                   	assign Dbg_Rx_Data_Datum2_Be = u_3ded_Data_Datum2_Be;
20957                   	assign u_3ded_Data_Datum2_Byte = RxIn_Data [25:18];
20958                   	assign Dbg_Rx_Data_Datum2_Byte = u_3ded_Data_Datum2_Byte;
20959                   	assign u_3ded_Hdr_Status = RxIn_Data [89:88];
20960                   	assign Dbg_Rx_Hdr_Status = u_3ded_Hdr_Status;
20961                   	assign u_3ded_Hdr_Addr = RxIn_Data [80:49];
20962                   	assign Dbg_Rx_Hdr_Addr = u_3ded_Hdr_Addr;
20963                   	assign u_3ded_Hdr_Lock = RxIn_Data [111];
20964                   	assign Dbg_Rx_Hdr_Lock = u_3ded_Hdr_Lock;
20965                   	assign u_3ded_Hdr_Echo = RxIn_Data [40:38];
20966                   	assign Dbg_Rx_Hdr_Echo = u_3ded_Hdr_Echo;
20967                   	assign u_3ded_Hdr_Len1 = RxIn_Data [87:81];
20968                   	assign Dbg_Rx_Hdr_Len1 = u_3ded_Hdr_Len1;
20969                   	assign u_3ded_Hdr_User = RxIn_Data [48:41];
20970                   	assign Dbg_Rx_Hdr_User = u_3ded_Hdr_User;
20971                   	assign u_3ded_Hdr_Opc = RxIn_Data [93:90];
20972                   	assign Dbg_Rx_Hdr_Opc = u_3ded_Hdr_Opc;
20973                   	assign u_3ded_Hdr_RouteId = RxIn_Data [110:94];
20974                   	assign Dbg_Rx_Hdr_RouteId = u_3ded_Hdr_RouteId;
20975                   	assign u_6807_Data_Last = TxIn_Data [37];
20976                   	assign Dbg_Tx_Data_Last = u_6807_Data_Last;
20977                   	assign u_6807_Data_Err = TxIn_Data [36];
20978                   	assign Dbg_Tx_Data_Err = u_6807_Data_Err;
20979                   	assign u_6807_Data_Datum1_Be = TxIn_Data [17];
20980                   	assign Dbg_Tx_Data_Datum1_Be = u_6807_Data_Datum1_Be;
20981                   	assign u_6807_Data_Datum1_Byte = TxIn_Data [16:9];
20982                   	assign Dbg_Tx_Data_Datum1_Byte = u_6807_Data_Datum1_Byte;
20983                   	assign u_6807_Data_Datum0_Be = TxIn_Data [8];
20984                   	assign Dbg_Tx_Data_Datum0_Be = u_6807_Data_Datum0_Be;
20985                   	assign u_6807_Data_Datum0_Byte = TxIn_Data [7:0];
20986                   	assign Dbg_Tx_Data_Datum0_Byte = u_6807_Data_Datum0_Byte;
20987                   	assign u_6807_Data_Datum3_Be = TxIn_Data [35];
20988                   	assign Dbg_Tx_Data_Datum3_Be = u_6807_Data_Datum3_Be;
20989                   	assign u_5ddf = CxtUsed;
20990                   	assign IllRsp = u_5ddf == 1'b0 &amp; Rsp0_Vld;
20991                   	// synopsys translate_off
20992                   	// synthesis translate_off
20993                   	always @( posedge Sys_Clk )
20994      <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
20995      <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
20996      <font color = "grey">unreachable  </font>				dontStop = 0;
20997      <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
20998      <font color = "grey">unreachable  </font>				if (!dontStop) begin
20999      <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;[T2G] - No context associated to the response.&quot; );
21000      <font color = "grey">unreachable  </font>					$stop;
21001                   				end
                   <font color = "red">==>  MISSING_ELSE</font>
21002                   			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1830.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>16</td><td>9</td><td>56.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20441
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20446
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20460
 EXPRESSION (ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20465
 EXPRESSION (ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20482
 EXPRESSION (ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20488
 EXPRESSION (ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ)
             ----1---
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20645
 EXPRESSION (WrapGn ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       20878
 EXPRESSION (u_236 ? 2'b11 : 2'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1830.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">1032</td>
<td class="rt">502</td>
<td class="rt">48.64 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">251</td>
<td class="rt">48.64 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">251</td>
<td class="rt">48.64 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">54</td>
<td class="rt">32</td>
<td class="rt">59.26 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">1032</td>
<td class="rt">502</td>
<td class="rt">48.64 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">516</td>
<td class="rt">251</td>
<td class="rt">48.64 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">516</td>
<td class="rt">251</td>
<td class="rt">48.64 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[8:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[6:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>IdInfo_1_AddrBase[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_AddrMask[29:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Debug</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>IdInfo_1_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Load[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>NoPendingTrans</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[57:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[80:58]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[83:81]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92:91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[10]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Aperture[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Translation_0_Id</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_PathFound</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Translation_0_SubFound</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[79:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[83:80]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[88:84]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[91:90]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[92]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[93]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[98:94]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[100:99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[102:101]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[104]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[106:105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[107]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[108]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[109]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[111:110]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1830.html" >rsnoc_z_H_R_G_T2_U_U_1f23ba5c</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">58</td>
<td class="rt">42</td>
<td class="rt">72.41 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">20645</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">20878</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20438</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20443</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>CASE</td>
<td class="rt">20449</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20457</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20462</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20479</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s7">
<td>IF</td>
<td class="rt">20485</td>
<td class="rt">4</td>
<td class="rt">3</td>
<td class="rt">75.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">20489</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">20514</td>
<td class="rt">6</td>
<td class="rt">3</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">20603</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">20681</td>
<td class="rt">6</td>
<td class="rt">4</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">20692</td>
<td class="rt">5</td>
<td class="rt">3</td>
<td class="rt">60.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">20881</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">20886</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20645      	assign Req1_BurstType = WrapGn ? 1'b1 : 1'b0;
           	                               <font color = "red">-1-</font>  
           	                               <font color = "red">==></font>  
           	                               <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20878      	assign u_b16a = u_236 ? 2'b11 : 2'b0;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20438      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20439      			u_fc98 <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
20440      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20441      			u_fc98 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Len1 : Req1_Len1 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20443      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20444      			u_8135 <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
20445      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20446      			u_8135 <= #1.0 ( ErrWrCxt ? ErrCxtWr_Echo : Req1_Echo );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20449      		case ( uu_cc5c_caseSel )
           		<font color = "red">-1-</font>               
20450      			2'b01   : u_cc5c = 4'b0000 ;
           <font color = "green">			==></font>
20451      			2'b10   : u_cc5c = 4'b0100 ;
           <font color = "green">			==></font>
20452      			2'b0    : u_cc5c = Req1_OpcT ;
           <font color = "green">			==></font>
20453      			default : u_cc5c = 4'b0000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20457      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20458      			u_5ebf <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
20459      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20460      			u_5ebf <= #1.0 ( ErrWrCxt ? ErrCxtWr_OpcT : u_cc5c );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20462      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20463      			u_ad45 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
20464      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20465      			u_ad45 <= #1.0 ( ErrWrCxt ? ErrCxtWr_AddLd0 : Req1_AddLd0 );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20479      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20480      			u_81cc <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
20481      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20482      			u_81cc <= #1.0 ( ErrWrCxt ? ErrCxtWr_Addr4Be : Req1_Addr4Be );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20485      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20486      			u_cfef <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
20487      		else if ( u_d27a )
           		     <font color = "green">-2-</font>  
20488      			u_cfef <= #1.0 ( ErrWrCxt ? ErrCxtWr_RouteIdZ : Req1_RouteIdZ );
           			                          <font color = "red">-3-</font>  
           			                          <font color = "red">==></font>  
           			                          <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20489      	always @( Cxt_0 or uu_1002_caseSel ) begin		case ( uu_1002_caseSel )
           	                           <font color = "red">-1-</font>               		               
20490      			1'b1    : u_1002 = Cxt_0 ;
           <font color = "green">			==></font>
20491      			default : u_1002 = 33'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20514      		case ( uRsp_Status_caseSel )
           		<font color = "red">-1-</font>                   
20515      			5'b00001 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20516      			5'b00010 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
20517      			5'b00100 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20518      			5'b01000 : Rsp_Status = 2'b01 ;
           <font color = "red">			==></font>
20519      			5'b10000 : Rsp_Status = 2'b10 ;
           <font color = "green">			==></font>
20520      			default  : Rsp_Status = 2'b00 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00100 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b01000 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20603      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20604      			ReqHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
20605      		else if ( NextTrn )
           		     <font color = "green">-2-</font>  
20606      			ReqHead <= #1.0 ( Pld_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20681      		case ( uReq1_Opc_caseSel )
           		<font color = "red">-1-</font>                 
20682      			5'b00001 : Req1_Opc = 3'b000 ;
           <font color = "green">			==></font>
20683      			5'b00010 : Req1_Opc = 3'b010 ;
           <font color = "green">			==></font>
20684      			5'b00100 : Req1_Opc = 3'b001 ;
           <font color = "red">			==></font>
20685      			5'b01000 : Req1_Opc = 3'b100 ;
           <font color = "green">			==></font>
20686      			5'b10000 : Req1_Opc = 3'b101 ;
           <font color = "green">			==></font>
20687      			default  : Req1_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>5'b00001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b00010 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>5'b00100 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b01000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>5'b10000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20692      		case ( uPipeIn_Opc_caseSel )
           		<font color = "red">-1-</font>                   
20693      			3'b001  : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
20694      			3'b010  : PipeIn_Opc = 3'b000 ;
           <font color = "green">			==></font>
20695      			3'b100  : PipeIn_Opc = 3'b100 ;
           <font color = "green">			==></font>
20696      			3'b0    : PipeIn_Opc = Req1_Opc ;
           <font color = "green">			==></font>
20697      			default : PipeIn_Opc = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20881      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20882      			Load <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
20883      		else	Load <= #1.0 ( u_b16a ^ { 1'b0 , u_b16a [1] } );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
20886      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
20887      			NoPendingTrans <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
20888      		else	NoPendingTrans <= #1.0 ( Sys_Pwr_Idle );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_172998">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_T2_U_U_1f23ba5c">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
