Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jan 18 23:27:50 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_utilization -file aes256_cbc_comb_dec.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+-------------------------+-------+-------+------------+-----------+-------+
|        Site Type        |  Used | Fixed | Prohibited | Available | Util% |
+-------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                | 18305 |     0 |          0 |    230400 |  7.94 |
|   LUT as Logic          | 18305 |     0 |          0 |    230400 |  7.94 |
|   LUT as Memory         |     0 |     0 |          0 |    101760 |  0.00 |
| CLB Registers           |   647 |     0 |          0 |    460800 |  0.14 |
|   Register as Flip Flop |   647 |     0 |          0 |    460800 |  0.14 |
|   Register as Latch     |     0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                  |     0 |     0 |          0 |     28800 |  0.00 |
| F7 Muxes                |  4200 |     0 |          0 |    115200 |  3.65 |
| F8 Muxes                |  1816 |     0 |          0 |     57600 |  3.15 |
| F9 Muxes                |     0 |     0 |          0 |     28800 |  0.00 |
+-------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 1     |          Yes |         Set |            - |
| 646   |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  3078 |     0 |          0 |     28800 | 10.69 |
|   CLBL                                     |  1509 |     0 |            |           |       |
|   CLBM                                     |  1569 |     0 |            |           |       |
| LUT as Logic                               | 18305 |     0 |          0 |    230400 |  7.94 |
|   using O5 output only                     |    11 |       |            |           |       |
|   using O6 output only                     | 16976 |       |            |           |       |
|   using O5 and O6                          |  1318 |       |            |           |       |
| LUT as Memory                              |     0 |     0 |          0 |    101760 |  0.00 |
|   LUT as Distributed RAM                   |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
|   LUT as Shift Register                    |     0 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     0 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              |   647 |     0 |          0 |    460800 |  0.14 |
|   Register driven from within the CLB      |   263 |       |            |           |       |
|   Register driven from outside the CLB     |   384 |       |            |           |       |
|     LUT in front of the register is unused |   230 |       |            |           |       |
|     LUT in front of the register is used   |   154 |       |            |           |       |
| Unique Control Sets                        |     7 |       |          0 |     57600 |  0.01 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       464 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       192 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       192 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        32 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    0 |     0 |          0 |       208 |  0.00 |
| BUFGCE_DIV |    0 |     0 |          0 |        32 |  0.00 |
| BUFG_GT    |    0 |     0 |          0 |       144 |  0.00 |
| BUFG_PS    |    0 |     0 |          0 |        96 |  0.00 |
| BUFGCTRL*  |    0 |     0 |          0 |        64 |  0.00 |
| PLL        |    0 |     0 |          0 |        16 |  0.00 |
| MMCM       |    0 |     0 |          0 |         8 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
| VCU             |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 13629 |                 CLB |
| MUXF7    |  4200 |                 CLB |
| LUT2     |  3230 |                 CLB |
| MUXF8    |  1816 |                 CLB |
| LUT5     |  1106 |                 CLB |
| LUT4     |   971 |                 CLB |
| LUT3     |   687 |                 CLB |
| FDRE     |   646 |            Register |
| FDSE     |     1 |            Register |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Jan 18 23:27:56 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -file aes256_cbc_comb_dec.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  279         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (132)
6. checking no_output_delay (147)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (132)
--------------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (147)
---------------------------------
 There are 147 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.371        0.000                      0                  908        0.097        0.000                      0                  908       33.975        0.000                       0                   647  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 34.250}     68.500          14.599          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.371        0.000                      0                  908        0.097        0.000                      0                  908       33.975        0.000                       0                   647  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.371ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       33.975ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 inst/key_reg_reg[232]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@34.250ns period=68.500ns})
  Destination:            inst/output_block_reg_reg[78]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@34.250ns period=68.500ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            68.500ns  (clk rise@68.500ns - clk rise@0.000ns)
  Data Path Delay:        68.118ns  (logic 23.382ns (34.326%)  route 44.736ns (65.674%))
  Logic Levels:           158  (LUT2=39 LUT3=2 LUT4=4 LUT5=12 LUT6=64 MUXF7=26 MUXF8=11)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.033ns = ( 68.533 - 68.500 ) 
    Source Clock Delay      (SCD):    0.051ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.051     0.051    inst/Clk
    SLICE_X70Y85         FDRE                                         r  inst/key_reg_reg[232]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.134     0.185 r  inst/key_reg_reg[232]/Q
                         net (fo=40, routed)          0.589     0.774    inst/eic_key_before_mc[12]_29[104]
    SLICE_X73Y78         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.247     1.021 r  inst/g1_b1/O
                         net (fo=1, routed)           0.029     1.050    inst/genblk1[2].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__107_i_52_0
    SLICE_X73Y78         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.132     1.182 r  inst/genblk1[2].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__3_i_15/O
                         net (fo=5, routed)           0.000     1.182    inst/genblk1[2].key_expansion_inst/genblk1[0].aes_sbox_inst/key_reg_reg[238]_1
    SLICE_X73Y78         MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043     1.225 r  inst/genblk1[2].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__3_i_8/O
                         net (fo=3, routed)           0.357     1.582    inst/after_subword[1]
    SLICE_X74Y75         LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.149     1.731 r  inst/g0_b0__3_i_2/O
                         net (fo=39, routed)          0.609     2.340    inst/key_expansion_new_key[0]_19[97]
    SLICE_X74Y55         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.247     2.587 r  inst/g1_b4__3/O
                         net (fo=1, routed)           0.029     2.616    inst/genblk1[3].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__10_i_11_0
    SLICE_X74Y55         MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.132     2.748 r  inst/genblk1[3].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__10_i_19/O
                         net (fo=1, routed)           0.263     3.011    inst/genblk1[3].key_expansion_inst_n_13
    SLICE_X74Y55         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     3.072 r  inst/g0_b0__10_i_11/O
                         net (fo=10, routed)          0.475     3.547    inst/key_expansion_new_key[1]_20[4]
    SLICE_X74Y68         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.059     3.606 r  inst/g0_b0__10_i_5/O
                         net (fo=38, routed)          0.236     3.841    inst/key_expansion_new_key[1]_20[100]
    SLICE_X74Y72         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.247     4.088 r  inst/g0_b5__10/O
                         net (fo=1, routed)           0.032     4.120    inst/genblk1[4].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__103_i_32_1
    SLICE_X74Y72         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.132     4.252 r  inst/genblk1[4].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__103_i_104/O
                         net (fo=1, routed)           0.253     4.505    inst/genblk1[4].key_expansion_inst_n_61
    SLICE_X73Y72         LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.253     4.758 r  inst/g0_b0__103_i_32/O
                         net (fo=11, routed)          0.226     4.984    inst/key_expansion_new_key[2]_21[29]
    SLICE_X71Y70         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.096     5.080 r  inst/g0_b0__107_i_30/O
                         net (fo=11, routed)          0.302     5.382    inst/key_expansion_new_key[2]_21[61]
    SLICE_X72Y71         LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.092     5.474 r  inst/g0_b0__138_i_11/O
                         net (fo=11, routed)          0.261     5.735    inst/key_expansion_new_key[2]_21[93]
    SLICE_X75Y71         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.251     5.986 r  inst/g0_b0__138_i_6/O
                         net (fo=42, routed)          0.218     6.205    inst/key_expansion_new_key[2]_21[125]
    SLICE_X77Y69         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.213     6.418 r  inst/g0_b2__138/O
                         net (fo=1, routed)           0.013     6.431    inst/genblk1[5].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__119_i_119
    SLICE_X77Y69         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.117     6.548 r  inst/genblk1[5].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__141_i_14/O
                         net (fo=3, routed)           0.381     6.929    inst/genblk1[5].key_expansion_inst_n_67
    SLICE_X77Y69         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.172     7.101 r  inst/g0_b0__141_i_8/O
                         net (fo=9, routed)           0.474     7.575    inst/key_expansion_new_key[3]_30[90]
    SLICE_X77Y82         LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.241     7.816 r  inst/g0_b0__141_i_3/O
                         net (fo=40, routed)          0.601     8.416    inst/key_expansion_new_key[3]_30[122]
    SLICE_X88Y79         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.247     8.663 r  inst/g0_b5__141/O
                         net (fo=1, routed)           0.032     8.695    inst/genblk1[6].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__259_i_34
    SLICE_X88Y79         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.132     8.827 r  inst/genblk1[6].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__259_i_102/O
                         net (fo=1, routed)           0.263     9.090    inst/genblk1[6].key_expansion_inst_n_32
    SLICE_X88Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061     9.151 r  inst/g0_b0__259_i_34/O
                         net (fo=11, routed)          0.446     9.597    inst/key_expansion_new_key[4]_31[21]
    SLICE_X82Y80         LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     9.656 r  inst/g0_b0__145_i_16/O
                         net (fo=11, routed)          0.495    10.151    inst/key_expansion_new_key[4]_31[53]
    SLICE_X79Y99         LUT2 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.058    10.209 r  inst/g0_b0__145_i_12/O
                         net (fo=11, routed)          0.232    10.442    inst/key_expansion_new_key[4]_31[85]
    SLICE_X77Y99         LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.172    10.614 r  inst/g0_b0__145_i_6/O
                         net (fo=43, routed)          0.299    10.913    inst/key_expansion_new_key[4]_31[117]
    SLICE_X76Y96         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.215    11.128 r  inst/g1_b4__145/O
                         net (fo=1, routed)           0.015    11.143    inst/genblk1[7].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__244_i_36_0
    SLICE_X76Y96         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.119    11.262 r  inst/genblk1[7].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__244_i_44/O
                         net (fo=1, routed)           0.253    11.515    inst/genblk1[7].key_expansion_inst_n_33
    SLICE_X76Y96         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.060    11.575 r  inst/g0_b0__244_i_36/O
                         net (fo=7, routed)           0.303    11.877    inst/key_expansion_new_key[5]_32[20]
    SLICE_X80Y97         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.058    11.935 r  inst/g0_b0__224_i_15/O
                         net (fo=7, routed)           0.536    12.471    inst/key_expansion_new_key[5]_32[52]
    SLICE_X80Y110        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.189    12.660 r  inst/g0_b0__224_i_11/O
                         net (fo=7, routed)           0.325    12.985    inst/key_expansion_new_key[5]_32[84]
    SLICE_X81Y110        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.095    13.080 r  inst/g0_b0__224_i_5/O
                         net (fo=38, routed)          0.580    13.660    inst/key_expansion_new_key[5]_32[116]
    SLICE_X88Y110        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.169    13.829 r  inst/g1_b4__224/O
                         net (fo=1, routed)           0.029    13.858    inst/genblk1[8].key_expansion_inst/genblk1[1].aes_sbox_inst/g0_b0__227_i_93_0
    SLICE_X88Y110        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.132    13.990 r  inst/genblk1[8].key_expansion_inst/genblk1[1].aes_sbox_inst/g0_b0__227_i_160/O
                         net (fo=1, routed)           0.263    14.253    inst/genblk1[8].key_expansion_inst_n_23
    SLICE_X88Y110        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061    14.314 r  inst/g0_b0__227_i_93/O
                         net (fo=9, routed)           0.537    14.851    inst/key_expansion_new_key[6]_40[12]
    SLICE_X82Y117        LUT2 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.270    15.121 r  inst/g0_b0__28_i_36/O
                         net (fo=9, routed)           0.239    15.361    inst/key_expansion_new_key[6]_40[44]
    SLICE_X82Y117        LUT2 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.176    15.537 r  inst/g0_b0__220_i_11/O
                         net (fo=10, routed)          0.201    15.737    inst/key_expansion_new_key[6]_40[76]
    SLICE_X82Y117        LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.170    15.907 r  inst/g0_b0__220_i_5/O
                         net (fo=40, routed)          0.546    16.454    inst/key_expansion_new_key[6]_40[108]
    SLICE_X84Y127        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.169    16.623 r  inst/g1_b0__220/O
                         net (fo=1, routed)           0.029    16.652    inst/genblk1[9].key_expansion_inst/genblk1[1].aes_sbox_inst/g0_b0__147_i_46_0
    SLICE_X84Y127        MUXF7 (Prop_F7MUX_CD_SLICEM_I1_O)
                                                      0.132    16.784 r  inst/genblk1[9].key_expansion_inst/genblk1[1].aes_sbox_inst/g0_b0__147_i_121/O
                         net (fo=1, routed)           0.263    17.047    inst/genblk1[9].key_expansion_inst_n_27
    SLICE_X84Y127        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061    17.108 r  inst/g0_b0__147_i_46/O
                         net (fo=9, routed)           0.340    17.448    inst/key_expansion_new_key[7]_39[8]
    SLICE_X82Y127        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.234    17.682 r  inst/g0_b0__151_i_46/O
                         net (fo=9, routed)           0.262    17.944    inst/key_expansion_new_key[7]_39[40]
    SLICE_X82Y127        LUT2 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.238    18.182 r  inst/g0_b0__215_i_7/O
                         net (fo=9, routed)           0.279    18.461    inst/key_expansion_new_key[7]_39[72]
    SLICE_X82Y127        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.092    18.553 r  inst/g0_b0__215_i_1/O
                         net (fo=41, routed)          0.437    18.990    inst/key_expansion_new_key[7]_39[104]
    SLICE_X81Y119        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.170    19.160 r  inst/g0_b0__215/O
                         net (fo=1, routed)           0.032    19.192    inst/genblk1[10].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__164_i_10
    SLICE_X81Y119        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.132    19.324 r  inst/genblk1[10].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__164_i_26/O
                         net (fo=1, routed)           0.264    19.588    inst/genblk1[10].key_expansion_inst_n_17
    SLICE_X81Y119        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061    19.649 r  inst/g0_b0__164_i_10/O
                         net (fo=9, routed)           0.129    19.778    inst/key_expansion_new_key[8]_38[0]
    SLICE_X81Y119        LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.172    19.950 r  inst/g0_b0__27_i_7/O
                         net (fo=11, routed)          0.495    20.445    inst/key_expansion_new_key[8]_38[32]
    SLICE_X80Y133        LUT2 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.234    20.679 r  inst/g0_b0__172_i_10/O
                         net (fo=9, routed)           0.269    20.948    inst/key_expansion_new_key[8]_38[64]
    SLICE_X80Y133        LUT2 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.254    21.202 r  inst/g0_b0__211_i_1/O
                         net (fo=40, routed)          0.751    21.953    inst/key_expansion_new_key[8]_38[96]
    SLICE_X82Y154        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.248    22.201 r  inst/g0_b0__211/O
                         net (fo=1, routed)           0.013    22.214    inst/genblk1[11].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__180_i_10
    SLICE_X82Y154        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.117    22.331 r  inst/genblk1[11].key_expansion_inst/genblk1[0].aes_sbox_inst/g0_b0__180_i_29/O
                         net (fo=1, routed)           0.312    22.643    inst/genblk1[11].key_expansion_inst_n_17
    SLICE_X84Y154        LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.253    22.896 r  inst/g0_b0__180_i_10/O
                         net (fo=9, routed)           0.555    23.451    inst/key_expansion_new_key[9]_37[0]
    SLICE_X81Y133        LUT2 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.111    23.562 r  inst/g0_b0__184_i_9/O
                         net (fo=9, routed)           0.369    23.932    inst/key_expansion_new_key[9]_37[32]
    SLICE_X79Y130        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.243    24.175 r  inst/g0_b0__14_i_7/O
                         net (fo=9, routed)           0.326    24.500    inst/key_expansion_new_key[9]_37[64]
    SLICE_X79Y136        LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.060    24.560 r  inst/g0_b0__14_i_1/O
                         net (fo=39, routed)          0.359    24.919    inst/key_expansion_new_key[9]_37[96]
    SLICE_X82Y136        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.248    25.167 r  inst/g1_b1__14/O
                         net (fo=1, routed)           0.015    25.182    inst/genblk1[12].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__26_i_14_0
    SLICE_X82Y136        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.119    25.301 r  inst/genblk1[12].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__26_i_20/O
                         net (fo=1, routed)           0.251    25.552    inst/genblk1[12].key_expansion_inst_n_46
    SLICE_X81Y136        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.061    25.613 r  inst/g0_b0__26_i_14/O
                         net (fo=7, routed)           0.292    25.905    inst/key_expansion_new_key[10]_22[25]
    SLICE_X79Y139        LUT2 (Prop_A5LUT_SLICEM_I1_O)
                                                      0.115    26.020 r  inst/g0_b0__18_i_13/O
                         net (fo=5, routed)           0.313    26.333    inst/key_expansion_new_key[10]_22[57]
    SLICE_X79Y139        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.093    26.426 r  inst/g0_b0__18_i_8/O
                         net (fo=5, routed)           0.148    26.574    inst/key_expansion_new_key[10]_22[89]
    SLICE_X79Y139        LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.215    26.789 r  inst/g0_b0__18_i_2/O
                         net (fo=36, routed)          0.486    27.275    inst/key_expansion_new_key[10]_22[121]
    SLICE_X74Y135        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.256    27.531 r  inst/g0_b0__18/O
                         net (fo=1, routed)           0.020    27.551    inst/genblk1[13].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__39_i_10
    SLICE_X74Y135        MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.125    27.676 r  inst/genblk1[13].key_expansion_inst/genblk1[3].aes_sbox_inst/g0_b0__39_i_37/O
                         net (fo=1, routed)           0.194    27.870    inst/genblk1[13].key_expansion_inst_n_47
    SLICE_X75Y135        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.173    28.043 r  inst/g0_b0__39_i_10/O
                         net (fo=8, routed)           0.255    28.298    inst/key_expansion_new_key[11]_23[24]
    SLICE_X75Y130        LUT2 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.279    28.577 r  inst/g0_b0__21_i_7/O
                         net (fo=9, routed)           0.361    28.938    inst/key_expansion_new_key[11]_23[56]
    SLICE_X74Y124        LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.167    29.105 r  inst/g0_b0__21_i_1/O
                         net (fo=39, routed)          0.690    29.795    inst/key_expansion_new_key[11]_23[120]
    SLICE_X67Y120        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.217    30.012 r  inst/g3_b3__21/O
                         net (fo=3, routed)           0.210    30.222    inst/genblk1[14].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__37_i_4
    SLICE_X67Y120        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.215    30.437 r  inst/genblk1[14].key_expansion_inst/genblk1[2].aes_sbox_inst/g0_b0__37_i_10/O
                         net (fo=1, routed)           0.507    30.944    inst/after_subword_5[19]
    SLICE_X73Y114        LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.091    31.035 r  inst/g0_b0__37_i_4/O
                         net (fo=32, routed)          0.358    31.393    inst/round_block[0]_2[115]
    SLICE_X74Y118        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.169    31.562 r  inst/g2_b5__37/O
                         net (fo=1, routed)           0.030    31.592    inst/genblk3[1].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__43_i_76_2
    SLICE_X74Y118        MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.124    31.716 r  inst/genblk3[1].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__43_i_131/O
                         net (fo=1, routed)           0.000    31.716    inst/genblk3[1].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__43_i_131_n_0
    SLICE_X74Y118        MUXF8 (Prop_F8MUX_TOP_SLICEM_I1_O)
                                                      0.040    31.756 r  inst/genblk3[1].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__43_i_76/O
                         net (fo=9, routed)           0.393    32.149    inst/genblk3[1].round_inst_n_125
    SLICE_X75Y120        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.255    32.404 r  inst/g0_b0__43_i_40/O
                         net (fo=3, routed)           0.293    32.697    inst/g0_b0__43_i_40_n_0
    SLICE_X76Y121        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.092    32.789 r  inst/g0_b0__44_i_29/O
                         net (fo=2, routed)           0.199    32.988    inst/g0_b0__44_i_29_n_0
    SLICE_X77Y122        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.059    33.047 r  inst/g0_b0__46_i_14/O
                         net (fo=1, routed)           0.183    33.230    inst/mc_output_block[59]
    SLICE_X77Y123        LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.058    33.288 r  inst/g0_b0__46_i_4/O
                         net (fo=32, routed)          0.784    34.072    inst/round_block[1]_3[59]
    SLICE_X70Y131        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.149    34.221 r  inst/g0_b3__46/O
                         net (fo=1, routed)           0.032    34.253    inst/genblk3[2].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__197_i_17_0
    SLICE_X70Y131        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.124    34.377 r  inst/genblk3[2].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__197_i_36/O
                         net (fo=1, routed)           0.000    34.377    inst/genblk3[2].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__197_i_36_n_0
    SLICE_X70Y131        MUXF8 (Prop_F8MUX_BOT_SLICEM_I0_O)
                                                      0.043    34.420 r  inst/genblk3[2].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__197_i_17/O
                         net (fo=8, routed)           0.644    35.065    inst/genblk3[2].round_inst_n_63
    SLICE_X67Y140        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.253    35.318 r  inst/g0_b0__196_i_38/O
                         net (fo=2, routed)           0.228    35.545    inst/g0_b0__196_i_38_n_0
    SLICE_X67Y140        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.247    35.792 r  inst/g0_b0__196_i_17/O
                         net (fo=1, routed)           0.181    35.973    inst/mc_output_block_6[13]
    SLICE_X68Y140        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.169    36.142 r  inst/g0_b0__196_i_6/O
                         net (fo=32, routed)          0.547    36.690    inst/round_block[2]_4[13]
    SLICE_X69Y150        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.152    36.842 r  inst/g0_b6__196/O
                         net (fo=1, routed)           0.015    36.857    inst/genblk3[3].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__183_i_49
    SLICE_X69Y150        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.120    36.977 r  inst/genblk3[3].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__183_i_114/O
                         net (fo=2, routed)           0.272    37.249    inst/genblk3[3].round_inst_n_15
    SLICE_X69Y150        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.151    37.400 r  inst/g0_b0__183_i_49/O
                         net (fo=13, routed)          0.429    37.828    inst/g0_b0__183_i_49_n_0
    SLICE_X74Y152        LUT5 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.169    37.997 r  inst/g0_b0__184_i_29/O
                         net (fo=4, routed)           0.289    38.286    inst/g0_b0__184_i_29_n_0
    SLICE_X74Y152        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.149    38.435 r  inst/g0_b0__186_i_18/O
                         net (fo=1, routed)           0.354    38.789    inst/mc_output_block_18[61]
    SLICE_X78Y152        LUT2 (Prop_F5LUT_SLICEM_I1_O)
                                                      0.243    39.032 r  inst/g0_b0__186_i_6/O
                         net (fo=32, routed)          0.249    39.281    inst/round_block[3]_13[61]
    SLICE_X78Y153        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.151    39.432 r  inst/g2_b6__186/O
                         net (fo=1, routed)           0.022    39.454    inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__163_i_118_2
    SLICE_X78Y153        MUXF7 (Prop_F7MUX_AB_SLICEM_I0_O)
                                                      0.119    39.573 r  inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__163_i_164/O
                         net (fo=1, routed)           0.000    39.573    inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__163_i_164_n_0
    SLICE_X78Y153        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041    39.614 r  inst/genblk3[4].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__163_i_118/O
                         net (fo=3, routed)           0.534    40.148    inst/genblk3[4].round_inst_n_66
    SLICE_X87Y159        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.060    40.208 r  inst/g0_b0__163_i_50/O
                         net (fo=13, routed)          0.507    40.716    inst/g0_b0__163_i_50_n_0
    SLICE_X80Y151        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060    40.776 r  inst/g0_b0__164_i_38/O
                         net (fo=1, routed)           0.358    41.134    inst/g0_b0__164_i_38_n_0
    SLICE_X87Y153        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.254    41.388 r  inst/g0_b0__164_i_18/O
                         net (fo=1, routed)           0.267    41.655    inst/mc_output_block_17[11]
    SLICE_X87Y147        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.189    41.844 r  inst/g0_b0__164_i_4/O
                         net (fo=32, routed)          0.520    42.364    inst/round_block[4]_12[11]
    SLICE_X87Y138        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.252    42.616 r  inst/g2_b5__164/O
                         net (fo=1, routed)           0.013    42.629    inst/genblk3[5].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__151_i_34_2
    SLICE_X87Y138        MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110    42.739 r  inst/genblk3[5].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__151_i_104/O
                         net (fo=1, routed)           0.000    42.739    inst/genblk3[5].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__151_i_104_n_0
    SLICE_X87Y138        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035    42.774 r  inst/genblk3[5].round_inst/sb_inst/genblk1[1].aes_inv_sbox_inst/g0_b0__151_i_34/O
                         net (fo=9, routed)           0.231    43.005    inst/genblk3[5].round_inst_n_13
    SLICE_X88Y138        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.213    43.218 r  inst/g0_b0__151_i_16/O
                         net (fo=3, routed)           0.075    43.293    inst/g0_b0__151_i_16_n_0
    SLICE_X88Y138        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.217    43.510 r  inst/g0_b0__152_i_41/O
                         net (fo=2, routed)           0.162    43.672    inst/g0_b0__152_i_41_n_0
    SLICE_X88Y138        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.214    43.886 r  inst/g0_b0__152_i_18/O
                         net (fo=1, routed)           0.367    44.253    inst/mc_output_block_16[43]
    SLICE_X85Y131        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.094    44.347 r  inst/g0_b0__152_i_4/O
                         net (fo=32, routed)          0.500    44.847    inst/round_block[5]_11[43]
    SLICE_X83Y122        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.170    45.017 r  inst/g0_b6__152/O
                         net (fo=1, routed)           0.032    45.049    inst/genblk3[6].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/g0_b0__235_i_50
    SLICE_X83Y122        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.132    45.181 r  inst/genblk3[6].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/g0_b0__235_i_117/O
                         net (fo=2, routed)           0.263    45.444    inst/genblk3[6].round_inst_n_49
    SLICE_X83Y122        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061    45.505 r  inst/g0_b0__235_i_50/O
                         net (fo=13, routed)          0.650    46.156    inst/g0_b0__235_i_50_n_0
    SLICE_X89Y147        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061    46.217 r  inst/g0_b0__236_i_31/O
                         net (fo=1, routed)           0.653    46.870    inst/g0_b0__236_i_31_n_0
    SLICE_X82Y119        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.059    46.929 r  inst/g0_b0__236_i_15/O
                         net (fo=1, routed)           0.217    47.146    inst/mc_output_block_15[75]
    SLICE_X82Y116        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.169    47.315 r  inst/g0_b0__236_i_4/O
                         net (fo=32, routed)          0.491    47.805    inst/round_block[6]_10[75]
    SLICE_X90Y111        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.151    47.956 r  inst/g0_b6__236/O
                         net (fo=1, routed)           0.013    47.969    inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_inv_sbox_inst/g0_b0__255_i_41
    SLICE_X90Y111        MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.117    48.086 r  inst/genblk3[7].round_inst/sb_inst/genblk1[9].aes_inv_sbox_inst/g0_b0__255_i_92/O
                         net (fo=2, routed)           0.256    48.342    inst/genblk3[7].round_inst_n_83
    SLICE_X90Y110        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.172    48.514 r  inst/g0_b0__255_i_41/O
                         net (fo=13, routed)          0.374    48.889    inst/g0_b0__255_i_41_n_0
    SLICE_X93Y107        LUT3 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.217    49.106 r  inst/g0_b0__255_i_33/O
                         net (fo=2, routed)           0.156    49.262    inst/g0_b0__255_i_33_n_0
    SLICE_X93Y107        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.218    49.480 r  inst/g0_b0__258_i_14/O
                         net (fo=1, routed)           0.271    49.751    inst/mc_output_block_25[123]
    SLICE_X92Y106        LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.169    49.920 r  inst/g0_b0__258_i_4/O
                         net (fo=32, routed)          0.432    50.352    inst/round_block[7]_16[123]
    SLICE_X92Y103        LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.170    50.522 r  inst/g1_b6__258/O
                         net (fo=1, routed)           0.015    50.537    inst/genblk3[8].round_inst/sb_inst/genblk1[15].aes_inv_sbox_inst/g0_b0__267_i_97_1
    SLICE_X92Y103        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.111    50.648 r  inst/genblk3[8].round_inst/sb_inst/genblk1[15].aes_inv_sbox_inst/g0_b0__267_i_134/O
                         net (fo=1, routed)           0.000    50.648    inst/genblk3[8].round_inst/sb_inst/genblk1[15].aes_inv_sbox_inst/g0_b0__267_i_134_n_0
    SLICE_X92Y103        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    50.683 r  inst/genblk3[8].round_inst/sb_inst/genblk1[15].aes_inv_sbox_inst/g0_b0__267_i_97/O
                         net (fo=3, routed)           0.455    51.138    inst/genblk3[8].round_inst_n_134
    SLICE_X78Y103        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.096    51.234 r  inst/g0_b0__267_i_46/O
                         net (fo=13, routed)          0.343    51.577    inst/g0_b0__267_i_46_n_0
    SLICE_X80Y100        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060    51.637 r  inst/g0_b0__268_i_27/O
                         net (fo=1, routed)           0.355    51.992    inst/g0_b0__268_i_27_n_0
    SLICE_X78Y100        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.091    52.083 r  inst/g0_b0__268_i_13/O
                         net (fo=1, routed)           0.056    52.139    inst/mc_output_block_26[75]
    SLICE_X78Y100        LUT2 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.118    52.257 r  inst/g0_b0__268_i_4/O
                         net (fo=32, routed)          0.699    52.956    inst/round_block[8]_15[75]
    SLICE_X88Y87         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.247    53.203 r  inst/g0_b6__268/O
                         net (fo=1, routed)           0.032    53.235    inst/genblk3[9].round_inst/sb_inst/genblk1[9].aes_inv_sbox_inst/g0_b0__131_i_43
    SLICE_X88Y87         MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.132    53.367 r  inst/genblk3[9].round_inst/sb_inst/genblk1[9].aes_inv_sbox_inst/g0_b0__131_i_96/O
                         net (fo=2, routed)           0.525    53.892    inst/genblk3[9].round_inst_n_83
    SLICE_X90Y79         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.094    53.986 r  inst/g0_b0__131_i_43/O
                         net (fo=13, routed)          0.360    54.346    inst/g0_b0__131_i_43_n_0
    SLICE_X92Y76         LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.092    54.438 r  inst/g0_b0__131_i_74/O
                         net (fo=2, routed)           0.268    54.706    inst/g0_b0__131_i_74_n_0
    SLICE_X90Y78         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.093    54.799 r  inst/g0_b0__133_i_22/O
                         net (fo=1, routed)           0.132    54.931    inst/mc_output_block_27[117]
    SLICE_X89Y78         LUT2 (Prop_E5LUT_SLICEM_I1_O)
                                                      0.192    55.123 r  inst/g0_b0__133_i_6/O
                         net (fo=32, routed)          0.512    55.635    inst/round_block[9]_14[117]
    SLICE_X87Y72         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.252    55.887 r  inst/g2_b5__133/O
                         net (fo=1, routed)           0.013    55.900    inst/genblk3[10].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__107_i_92_2
    SLICE_X87Y72         MUXF7 (Prop_F7MUX_AB_SLICEL_I0_O)
                                                      0.110    56.010 r  inst/genblk3[10].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__107_i_147/O
                         net (fo=1, routed)           0.000    56.010    inst/genblk3[10].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__107_i_147_n_0
    SLICE_X87Y72         MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.035    56.045 r  inst/genblk3[10].round_inst/sb_inst/genblk1[14].aes_inv_sbox_inst/g0_b0__107_i_92/O
                         net (fo=9, routed)           0.596    56.641    inst/genblk3[10].round_inst_n_125
    SLICE_X81Y70         LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.059    56.700 r  inst/g0_b0__107_i_39/O
                         net (fo=6, routed)           0.144    56.843    inst/g0_b0__107_i_39_n_0
    SLICE_X82Y70         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.216    57.059 r  inst/g0_b0__107_i_22/O
                         net (fo=4, routed)           0.223    57.283    inst/g0_b0__107_i_22_n_0
    SLICE_X82Y69         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.215    57.498 r  inst/g0_b0__110_i_16/O
                         net (fo=1, routed)           0.194    57.692    inst/mc_output_block_10[60]
    SLICE_X83Y69         LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.091    57.783 r  inst/g0_b0__110_i_5/O
                         net (fo=32, routed)          0.442    58.225    inst/round_block[10]_5[60]
    SLICE_X84Y67         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.217    58.442 r  inst/g3_b5__110/O
                         net (fo=1, routed)           0.016    58.458    inst/genblk3[11].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__88_i_37_3
    SLICE_X84Y67         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.115    58.573 r  inst/genblk3[11].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__88_i_40/O
                         net (fo=1, routed)           0.000    58.573    inst/genblk3[11].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__88_i_40_n_0
    SLICE_X84Y67         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.041    58.614 r  inst/genblk3[11].round_inst/sb_inst/genblk1[7].aes_inv_sbox_inst/g0_b0__88_i_37/O
                         net (fo=9, routed)           0.623    59.237    inst/genblk3[11].round_inst_n_65
    SLICE_X85Y47         LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.170    59.407 r  inst/g0_b0__87_i_30/O
                         net (fo=6, routed)           0.096    59.503    inst/g0_b0__87_i_30_n_0
    SLICE_X85Y47         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.252    59.755 r  inst/g0_b0__87_i_17/O
                         net (fo=4, routed)           0.134    59.889    inst/g0_b0__87_i_17_n_0
    SLICE_X85Y48         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.170    60.059 r  inst/g0_b0__89_i_20/O
                         net (fo=1, routed)           0.063    60.122    inst/mc_output_block_9[20]
    SLICE_X85Y48         LUT2 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.153    60.275 r  inst/g0_b0__89_i_5/O
                         net (fo=32, routed)          0.530    60.805    inst/round_block[11]_6[20]
    SLICE_X78Y49         LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.218    61.023 r  inst/g0_b5__89/O
                         net (fo=1, routed)           0.020    61.043    inst/genblk3[12].round_inst/sb_inst/genblk1[2].aes_inv_sbox_inst/g0_b0__63_i_92_0
    SLICE_X78Y49         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.117    61.160 r  inst/genblk3[12].round_inst/sb_inst/genblk1[2].aes_inv_sbox_inst/g0_b0__63_i_140/O
                         net (fo=1, routed)           0.000    61.160    inst/genblk3[12].round_inst/sb_inst/genblk1[2].aes_inv_sbox_inst/g0_b0__63_i_140_n_0
    SLICE_X78Y49         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.038    61.198 r  inst/genblk3[12].round_inst/sb_inst/genblk1[2].aes_inv_sbox_inst/g0_b0__63_i_92/O
                         net (fo=9, routed)           0.622    61.820    inst/genblk3[12].round_inst_n_23
    SLICE_X76Y61         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.172    61.992 r  inst/g0_b0__63_i_39/O
                         net (fo=6, routed)           0.167    62.159    inst/g0_b0__63_i_39_n_0
    SLICE_X76Y60         LUT5 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.216    62.375 r  inst/g0_b0__63_i_22/O
                         net (fo=4, routed)           0.189    62.565    inst/g0_b0__63_i_22_n_0
    SLICE_X76Y61         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.152    62.717 r  inst/g0_b0__66_i_16/O
                         net (fo=1, routed)           0.059    62.776    inst/mc_output_block_8[92]
    SLICE_X76Y61         LUT2 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.169    62.945 r  inst/g0_b0__66_i_5/O
                         net (fo=32, routed)          0.439    63.383    inst/round_block[12]_7[92]
    SLICE_X72Y61         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.215    63.598 r  inst/g1_b6__66/O
                         net (fo=1, routed)           0.015    63.613    inst/genblk3[13].round_inst/sb_inst/genblk1[11].aes_inv_sbox_inst/g0_b0__75_i_90_1
    SLICE_X72Y61         MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.111    63.724 r  inst/genblk3[13].round_inst/sb_inst/genblk1[11].aes_inv_sbox_inst/g0_b0__75_i_127/O
                         net (fo=1, routed)           0.000    63.724    inst/genblk3[13].round_inst/sb_inst/genblk1[11].aes_inv_sbox_inst/g0_b0__75_i_127_n_0
    SLICE_X72Y61         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.035    63.759 r  inst/genblk3[13].round_inst/sb_inst/genblk1[11].aes_inv_sbox_inst/g0_b0__75_i_90/O
                         net (fo=3, routed)           0.623    64.382    inst/genblk3[13].round_inst_n_100
    SLICE_X67Y52         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.096    64.478 r  inst/g0_b0__75_i_39/O
                         net (fo=13, routed)          0.422    64.900    inst/g0_b0__75_i_39_n_0
    SLICE_X66Y67         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.151    65.051 r  inst/g0_b0__76_i_22/O
                         net (fo=4, routed)           0.530    65.581    inst/g0_b0__76_i_22_n_0
    SLICE_X64Y67         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.213    65.794 r  inst/g0_b0__76_i_11/O
                         net (fo=1, routed)           0.195    65.989    inst/mc_output_block_7[42]
    SLICE_X64Y68         LUT2 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.153    66.142 r  inst/g0_b0__76_i_3/O
                         net (fo=32, routed)          1.109    67.251    inst/round_block[13]_8[42]
    SLICE_X68Y83         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.172    67.423 r  inst/g3_b6__76/O
                         net (fo=1, routed)           0.011    67.434    inst/genblk3[14].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/output_block_reg_reg[78]_i_2_3
    SLICE_X68Y83         MUXF7 (Prop_F7MUX_EF_SLICEL_I1_O)
                                                      0.109    67.543 r  inst/genblk3[14].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/output_block_reg_reg[78]_i_4/O
                         net (fo=1, routed)           0.000    67.543    inst/genblk3[14].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/output_block_reg_reg[78]_i_4_n_0
    SLICE_X68Y83         MUXF8 (Prop_F8MUX_TOP_SLICEL_I1_O)
                                                      0.037    67.580 r  inst/genblk3[14].round_inst/sb_inst/genblk1[5].aes_inv_sbox_inst/output_block_reg_reg[78]_i_2/O
                         net (fo=1, routed)           0.420    68.000    inst/genblk3[14].round_inst_n_46
    SLICE_X69Y89         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.094    68.094 r  inst/output_block_reg[78]_i_1/O
                         net (fo=1, routed)           0.075    68.169    inst/output_block[78]
    SLICE_X69Y89         FDRE                                         r  inst/output_block_reg_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       68.500    68.500 r  
                                                      0.000    68.500 r  Clk (IN)
                         net (fo=646, unset)          0.033    68.533    inst/Clk
    SLICE_X69Y89         FDRE                                         r  inst/output_block_reg_reg[78]/C
                         clock pessimism              0.000    68.533    
                         clock uncertainty           -0.035    68.498    
    SLICE_X69Y89         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.042    68.540    inst/output_block_reg_reg[78]
  -------------------------------------------------------------------
                         required time                         68.540    
                         arrival time                         -68.169    
  -------------------------------------------------------------------
                         slack                                  0.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 inst/input_text_reg_reg[97]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@34.250ns period=68.500ns})
  Destination:            inst/iv_reg_reg[97]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@34.250ns period=68.500ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.110ns (74.006%)  route 0.039ns (25.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.014     0.014    inst/Clk
    SLICE_X71Y103        FDRE                                         r  inst/input_text_reg_reg[97]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y103        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.083     0.097 r  inst/input_text_reg_reg[97]/Q
                         net (fo=2, routed)           0.029     0.126    inst/input_text_reg[97]
    SLICE_X71Y103        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.027     0.153 r  inst/iv_reg[97]_i_1/O
                         net (fo=1, routed)           0.010     0.163    inst/iv_reg[97]_i_1_n_0
    SLICE_X71Y103        FDRE                                         r  inst/iv_reg_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  Clk (IN)
                         net (fo=646, unset)          0.021     0.021    inst/Clk
    SLICE_X71Y103        FDRE                                         r  inst/iv_reg_reg[97]/C
                         clock pessimism              0.000     0.021    
    SLICE_X71Y103        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.045     0.066    inst/iv_reg_reg[97]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.163    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 34.250 }
Period(ns):         68.500
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            0.550         68.500      67.950     SLICE_X67Y97  inst/block_last_reg_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.275         34.250      33.975     SLICE_X67Y97  inst/block_last_reg_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.275         34.250      33.975     SLICE_X67Y97  inst/block_last_reg_reg/C



Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Sun Jan 18 23:28:02 2026
| Host              : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_clock_utilization -file aes256_cbc_comb_dec.rpt -append
| Design            : synth_wrapper
| Device            : xczu7ev-ffvf1517
| Speed File        : -1LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : I
| Design State      : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    0 |       208 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        32 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        64 |   0 |            0 |      0 |
| BUFG_GT    |    0 |       144 |   0 |            0 |      0 |
| BUFG_PS    |    0 |        96 |   0 |            0 |      0 |
| MMCM       |    0 |         8 |   0 |            0 |      0 |
| PLL        |    0 |        16 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site | Clock Region | Root | Clock Delay Group | Clock Low Fanout | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+------+-------------------+------------------+-------------------+-------------+-----------------+--------------+-------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
| Source Id | Global Id | Driver Type/Pin | Constraint | Site | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin | Net |
+-----------+-----------+-----------------+------------+------+--------------+-------------+-----------------+---------------------+--------------+------------+-----+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y0              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y0              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y1              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y1              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y2              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y2              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X1Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X2Y3              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y3              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y4              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y4              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y4              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y4              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y5              |     0 |    24 |     0 |    28 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X1Y5              |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |
| X2Y5              |     0 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X3Y5              |     0 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y0              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y0              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y1              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y1              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y1              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       1 |
| X0Y2              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y2              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y2              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y2              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y3              |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |      0 |       0 |
| X1Y3              |      0 |      24 |      0 |   17280 |      0 |    4320 |      0 |      24 |      0 |      16 |      0 |      96 |      0 |       0 |      0 |       0 |
| X2Y3              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y3              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y4              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y4              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y4              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y4              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
| X0Y5              |      0 |      24 |      0 |   40320 |      0 |    9120 |      0 |      24 |      0 |       0 |      0 |      48 |      0 |       0 |      0 |       0 |
| X1Y5              |      0 |      24 |      0 |   23040 |      0 |    5760 |      0 |      24 |      0 |      16 |      0 |     120 |      0 |       0 |      0 |       0 |
| X2Y5              |      0 |      24 |      0 |   22080 |      0 |    5760 |      0 |      24 |      0 |       0 |      0 |     120 |      0 |       0 |      0 |       0 |
| X3Y5              |      0 |      24 |      0 |   22080 |      0 |    3360 |      0 |      48 |      0 |       0 |      0 |      48 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+----+
|    | X0 | X1 | X2 | X3 |
+----+----+----+----+----+
| Y5 |  0 |  0 |  0 |  0 |
| Y4 |  0 |  0 |  0 |  0 |
| Y3 |  0 |  0 |  0 |  0 |
| Y2 |  0 |  0 |  0 |  0 |
| Y1 |  0 |  0 |  0 |  0 |
| Y0 |  0 |  0 |  0 |  0 |
+----+----+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y2              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |    0 |     0 |  0.00 |
| X1Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y3              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y4              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X2Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X3Y5              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Jan 18 23:28:11 2026
| Host         : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_drc -file aes256_cbc_comb_dec.rpt -append
| Design       : synth_wrapper
| Device       : xczu7ev-ffvf1517-1LV-i
| Speed File   : -1LV
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: impl_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 0
+------+----------+-------------+--------+
| Rule | Severity | Description | Checks |
+------+----------+-------------+--------+
+------+----------+-------------+--------+

2. REPORT DETAILS
-----------------

Design Route Status
                                               :      # nets :
   ------------------------------------------- : ----------- :
   # of logical nets.......................... :       26421 :
       # of nets not needing routing.......... :       11592 :
           # of internally routed nets........ :       11328 :
           # of implicitly routed ports....... :         264 :
       # of routable nets..................... :       14829 :
           # of fully routed nets............. :       14829 :
       # of nets with routing errors.......... :           0 :
   ------------------------------------------- : ----------- :

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Sun Jan 18 23:28:27 2026
| Host             : laptop running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file aes256_cbc_comb_dec.rpt -append
| Design           : synth_wrapper
| Device           : xczu7ev-ffvf1517-1LV-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.917        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.354        |
| Device Static (W)        | 0.563        |
| Effective TJA (C/W)      | 0.9          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        3 |       --- |             --- |
| CLB Logic      |     0.170 |    26288 |       --- |             --- |
|   LUT as Logic |     0.170 |    18305 |    230400 |            7.94 |
|   Register     |    <0.001 |      647 |    460800 |            0.14 |
|   Others       |     0.000 |        2 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |     6016 |    230400 |            2.61 |
| Signals        |     0.184 |    14828 |       --- |             --- |
| Static Power   |     0.563 |          |           |                 |
| Total          |     0.917 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.720 |     0.611 |       0.491 |      0.120 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     0.070 |       0.000 |      0.070 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.148 |       0.000 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     0.055 |       0.000 |      0.055 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.005 |       0.000 |      0.005 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCCINT_VCU      |       0.900 |     0.025 |       0.000 |      0.025 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | Clk    |            68.5 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| synth_wrapper              |     0.354 |
|   inst                     |     0.354 |
|     genblk2[0].mc_inst     |     0.004 |
|     genblk2[1].mc_inst     |     0.004 |
|     genblk2[2].mc_inst     |     0.004 |
|     genblk2[3].mc_inst     |     0.004 |
|     genblk2[4].mc_inst     |     0.004 |
|     genblk2[5].mc_inst     |     0.003 |
|     genblk2[6].mc_inst     |     0.003 |
|     genblk2[7].mc_inst     |     0.002 |
|     genblk2[8].mc_inst     |     0.001 |
|     genblk3[10].round_inst |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[11].round_inst |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[12].round_inst |     0.001 |
|       sb_inst              |     0.001 |
|     genblk3[13].round_inst |     0.001 |
|       sb_inst              |     0.001 |
|     genblk3[1].round_inst  |     0.001 |
|       sb_inst              |     0.001 |
|     genblk3[2].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[3].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[4].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[5].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[6].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[7].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[8].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
|     genblk3[9].round_inst  |     0.002 |
|       sb_inst              |     0.002 |
+----------------------------+-----------+


