git clone --depth 1 --no-tags https://github.com/transfer-learning/tl45-softcore.git f:/verilog_sva_gh_scraper/data/full_repos/217563128
git clone --depth 1 --no-tags https://github.com/timmy139710/CAD-VLSI-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/214081371
git clone --depth 1 --no-tags https://github.com/piyushkumarhcu/Discrete-Cosine-Transform-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/212779409
git clone --depth 1 --no-tags https://github.com/ZhaohengLi/ingenious-mips.git f:/verilog_sva_gh_scraper/data/full_repos/214410601
git clone --depth 1 --no-tags https://github.com/twweeb/NTHU-LogicDesignLaboratory.git f:/verilog_sva_gh_scraper/data/full_repos/210272927
git clone --depth 1 --no-tags https://github.com/Clockfix/audio_effects_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/212897440
git clone --depth 1 --no-tags https://github.com/solomspd/RISC-V-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/216615048
git clone --depth 1 --no-tags https://github.com/anhtranproj/vlib.git f:/verilog_sva_gh_scraper/data/full_repos/215406378
git clone --depth 1 --no-tags https://github.com/xuefei-wang/Sound-Generator-Module.git f:/verilog_sva_gh_scraper/data/full_repos/214226771
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-NinjaKun_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/217518118
git clone --depth 1 --no-tags https://github.com/Bh4r4t/32-bit-Divider.git f:/verilog_sva_gh_scraper/data/full_repos/215649750
git clone --depth 1 --no-tags https://github.com/grant4001/Sobel_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/210933375
git clone --depth 1 --no-tags https://github.com/nguyentrungduong/ahblite2apb.git f:/verilog_sva_gh_scraper/data/full_repos/212475181
git clone --depth 1 --no-tags https://github.com/ajackevic/ELEC3875.git f:/verilog_sva_gh_scraper/data/full_repos/217756734
git clone --depth 1 --no-tags https://github.com/MaharshSuryawala/Microprocessor-Without-Interlocked-Pipeline-Stages-MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/212394344
git clone --depth 1 --no-tags https://github.com/Muellegr/FPGA-Max10-SDRAM-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/210882775
git clone --depth 1 --no-tags https://github.com/crusader2000/Verilog-Example-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/212008255
git clone --depth 1 --no-tags https://github.com/hashirshoaeb/Verilog-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/215857983
git clone --depth 1 --no-tags https://github.com/piyushkumarhcu/Compressed-Sensing.git f:/verilog_sva_gh_scraper/data/full_repos/212305587
git clone --depth 1 --no-tags https://github.com/flust/A-game-on-Nexys4.git f:/verilog_sva_gh_scraper/data/full_repos/214562769
git clone --depth 1 --no-tags https://github.com/KlausEusford/Temperature-controller.git f:/verilog_sva_gh_scraper/data/full_repos/210786830
git clone --depth 1 --no-tags https://github.com/M0WUT/Microwave_SDR_PMIC.git f:/verilog_sva_gh_scraper/data/full_repos/213203661
git clone --depth 1 --no-tags https://github.com/16oh4/FPGA-VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/213581391
git clone --depth 1 --no-tags https://github.com/wsqigo/correlation_signal.git f:/verilog_sva_gh_scraper/data/full_repos/213593557
git clone --depth 1 --no-tags https://github.com/Ronchy2000/VerilogLearning.git f:/verilog_sva_gh_scraper/data/full_repos/217740448
git clone --depth 1 --no-tags https://github.com/Cra2yPierr0t/cpu_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/211339925
git clone --depth 1 --no-tags https://github.com/zwm/sd.git f:/verilog_sva_gh_scraper/data/full_repos/212094465
git clone --depth 1 --no-tags https://github.com/secworks/snow5.git f:/verilog_sva_gh_scraper/data/full_repos/211021798
git clone --depth 1 --no-tags https://github.com/danwaisel/PS2Interface_VGAInterface_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/211476347
git clone --depth 1 --no-tags https://github.com/euvm/simple_spi.git f:/verilog_sva_gh_scraper/data/full_repos/216038198
git clone --depth 1 --no-tags https://github.com/RomeoMe5/HopfieldFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/210930943
git clone --depth 1 --no-tags https://github.com/Eicar/Arcade-Pong_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/212981921
git clone --depth 1 --no-tags https://github.com/GabrielElkadiki/intro-to-Vivado-workshop.git f:/verilog_sva_gh_scraper/data/full_repos/211471959
git clone --depth 1 --no-tags https://github.com/thata/mhrd.git f:/verilog_sva_gh_scraper/data/full_repos/216291595
git clone --depth 1 --no-tags https://github.com/zsipos/rocket2-litex-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/216560131
git clone --depth 1 --no-tags https://github.com/buttercutter/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/210558049
git clone --depth 1 --no-tags https://github.com/changqiao317/FPGA-Bicubic-interpolation.git f:/verilog_sva_gh_scraper/data/full_repos/214176324
git clone --depth 1 --no-tags https://github.com/Akeino/Convolution_systolic_array-.git f:/verilog_sva_gh_scraper/data/full_repos/217417370
git clone --depth 1 --no-tags https://github.com/lb1244206405/ZYNQ0_FPGA_422_HDLC.git f:/verilog_sva_gh_scraper/data/full_repos/214130980
git clone --depth 1 --no-tags https://github.com/watmes/azhar-soc.git f:/verilog_sva_gh_scraper/data/full_repos/216654561
git clone --depth 1 --no-tags https://github.com/briansune/Spartan_3_sdram_ftf_driver.git f:/verilog_sva_gh_scraper/data/full_repos/210403374
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-Gaplus_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/217642438
git clone --depth 1 --no-tags https://github.com/naqashnvd/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/214902632
git clone --depth 1 --no-tags https://github.com/JamesLiao714/DLD-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/213121497
git clone --depth 1 --no-tags https://github.com/porchio/Nintendo-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/210426548
git clone --depth 1 --no-tags https://github.com/raunaks42/ParallelPrefixAdder.git f:/verilog_sva_gh_scraper/data/full_repos/210689382
git clone --depth 1 --no-tags https://github.com/dajoariando/UltraSound_HDLv1_2019_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/211748033
git clone --depth 1 --no-tags https://github.com/Kitsunetic/Verilog-Fast-Image-Scaling.git f:/verilog_sva_gh_scraper/data/full_repos/217795952
git clone --depth 1 --no-tags https://github.com/michaelboyadjian/ECE253-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/214261988
git clone --depth 1 --no-tags https://github.com/nyLiao/Whac-A-Mole-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/210737016
git clone --depth 1 --no-tags https://github.com/maoa3/wujian100_open.git f:/verilog_sva_gh_scraper/data/full_repos/217011098
git clone --depth 1 --no-tags https://github.com/moisutsu-playground/csjikken2-2.git f:/verilog_sva_gh_scraper/data/full_repos/217219726
git clone --depth 1 --no-tags https://github.com/akaFunk/UpduinoVerilogExamples.git f:/verilog_sva_gh_scraper/data/full_repos/215024583
git clone --depth 1 --no-tags https://github.com/makersmelx/VE370.git f:/verilog_sva_gh_scraper/data/full_repos/212054043
git clone --depth 1 --no-tags https://github.com/tuliopereirab/pamPy.git f:/verilog_sva_gh_scraper/data/full_repos/213190983
git clone --depth 1 --no-tags https://github.com/zzemu-cn/H-01B_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/212947157
git clone --depth 1 --no-tags https://github.com/raman-chumber/Timing-Analysis-Projects-using-Verilog-and-Perl.git f:/verilog_sva_gh_scraper/data/full_repos/211222964
git clone --depth 1 --no-tags https://github.com/messiah-dvd/ACF-AXI-DUMMY.git f:/verilog_sva_gh_scraper/data/full_repos/210670245
git clone --depth 1 --no-tags https://github.com/VinceNguyen35/Simple_Computer.git f:/verilog_sva_gh_scraper/data/full_repos/210518529
git clone --depth 1 --no-tags https://github.com/PapaArt/TP-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/211171017
git clone --depth 1 --no-tags https://github.com/MitchellX/CPU-implement.git f:/verilog_sva_gh_scraper/data/full_repos/210802426
git clone --depth 1 --no-tags https://github.com/yoshiyasu1111/Zynq-VerificationIP.git f:/verilog_sva_gh_scraper/data/full_repos/213107198
git clone --depth 1 --no-tags https://github.com/mattqinduke/zq_tlz_reci.git f:/verilog_sva_gh_scraper/data/full_repos/214004604
git clone --depth 1 --no-tags https://github.com/stanary/scrambler-descrambler.git f:/verilog_sva_gh_scraper/data/full_repos/214831814
git clone --depth 1 --no-tags https://github.com/wwwayneee/Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/215022739
git clone --depth 1 --no-tags https://github.com/dajoariando/UltraSound_HDLv1_2018_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/211747665
git clone --depth 1 --no-tags https://github.com/steve861230/LEDDC.git f:/verilog_sva_gh_scraper/data/full_repos/214887063
git clone --depth 1 --no-tags https://github.com/x0pr4nt3s/arqui_datapath_con_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/217636973
git clone --depth 1 --no-tags https://github.com/michalrzyp/DCT_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/216632391
git clone --depth 1 --no-tags https://github.com/aman-goel/tacas20ae.git f:/verilog_sva_gh_scraper/data/full_repos/216617737
git clone --depth 1 --no-tags https://github.com/donggua127/pl003_c1.git f:/verilog_sva_gh_scraper/data/full_repos/216469935
git clone --depth 1 --no-tags https://github.com/siddhantsin/VerilogHDL-DoorlockSystem-.git f:/verilog_sva_gh_scraper/data/full_repos/216082580
git clone --depth 1 --no-tags https://github.com/apparentlymart/riscovite.git f:/verilog_sva_gh_scraper/data/full_repos/216284422
git clone --depth 1 --no-tags https://github.com/Elia1996/ISA.git f:/verilog_sva_gh_scraper/data/full_repos/214008441
git clone --depth 1 --no-tags https://github.com/SanthoshMannas/Bloom_Filter.git f:/verilog_sva_gh_scraper/data/full_repos/217704770
git clone --depth 1 --no-tags https://github.com/Gabr1e1/RISCV-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/217309665
git clone --depth 1 --no-tags https://github.com/dajoariando/NMR_PCBv2_HDLv1_2018_Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/211413343
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2011.git f:/verilog_sva_gh_scraper/data/full_repos/214885826
git clone --depth 1 --no-tags https://github.com/MatCauthon/FPGA-based-game-.git f:/verilog_sva_gh_scraper/data/full_repos/216117336
git clone --depth 1 --no-tags https://github.com/shuanglengyunji/Self-Balancing-Car-On-DE10-Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/214069713
git clone --depth 1 --no-tags https://github.com/EnriqueJavierG/ARM_Microproccesor.git f:/verilog_sva_gh_scraper/data/full_repos/216128974
git clone --depth 1 --no-tags https://github.com/bnjmnzh/CSC258-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/212506132
git clone --depth 1 --no-tags https://github.com/ineganov/parse_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/212698318
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2014.git f:/verilog_sva_gh_scraper/data/full_repos/214883545
git clone --depth 1 --no-tags https://github.com/paulr92/OV7642_verification_model.git f:/verilog_sva_gh_scraper/data/full_repos/215169275
git clone --depth 1 --no-tags https://github.com/vt-ece4530-f19/example-nios-crc.git f:/verilog_sva_gh_scraper/data/full_repos/217301098
git clone --depth 1 --no-tags https://github.com/dominic-meads/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/214532412
git clone --depth 1 --no-tags https://github.com/mshah0722/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/210733111
git clone --depth 1 --no-tags https://github.com/xm0rtis/FPGA-bitcoin-miner.git f:/verilog_sva_gh_scraper/data/full_repos/216884059
git clone --depth 1 --no-tags https://github.com/zhang007z/Pipelined-Floating-Point-Adder-Pipelined-Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/211014409
git clone --depth 1 --no-tags https://github.com/Charlotte2000s/FPGA_Works-Verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/213326495
git clone --depth 1 --no-tags https://github.com/matheuscandido/MIPSVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/215636989
git clone --depth 1 --no-tags https://github.com/EECS150/project_skeleton_fa19.git f:/verilog_sva_gh_scraper/data/full_repos/215882448
git clone --depth 1 --no-tags https://github.com/haotingC/Digital-Circuit-Labs.git f:/verilog_sva_gh_scraper/data/full_repos/213600215
git clone --depth 1 --no-tags https://github.com/bearbattle/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/214071975
git clone --depth 1 --no-tags https://github.com/agorararmard/RCA-CLA-CSA-Signed-Unsigned-nxm-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/211833109
git clone --depth 1 --no-tags https://github.com/AJ-RR/Direct-Mapped-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/216207937
git clone --depth 1 --no-tags https://github.com/steve861230/ICC2017.git f:/verilog_sva_gh_scraper/data/full_repos/214881654
git clone --depth 1 --no-tags https://github.com/muralisvishnu/BionicLeg.git f:/verilog_sva_gh_scraper/data/full_repos/213205904
git clone --depth 1 --no-tags https://github.com/timothypholmes/photon-counter.git f:/verilog_sva_gh_scraper/data/full_repos/214469748
