\hypertarget{union__hw__ftm__qdctrl}{}\section{\+\_\+hw\+\_\+ftm\+\_\+qdctrl Union Reference}
\label{union__hw__ftm__qdctrl}\index{\+\_\+hw\+\_\+ftm\+\_\+qdctrl@{\+\_\+hw\+\_\+ftm\+\_\+qdctrl}}


H\+W\+\_\+\+F\+T\+M\+\_\+\+Q\+D\+C\+T\+RL -\/ Quadrature Decoder Control And Status (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ftm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+qdctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__ftm__qdctrl_a9fa6c3e198f1eaee13ddd2c161579a98}{}\label{union__hw__ftm__qdctrl_a9fa6c3e198f1eaee13ddd2c161579a98}

\item 
struct \hyperlink{struct__hw__ftm__qdctrl_1_1__hw__ftm__qdctrl__bitfields}{\+\_\+hw\+\_\+ftm\+\_\+qdctrl\+::\+\_\+hw\+\_\+ftm\+\_\+qdctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ftm__qdctrl_a77318c3eb9e5c54177e3a47d26c6f882}{}\label{union__hw__ftm__qdctrl_a77318c3eb9e5c54177e3a47d26c6f882}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+F\+T\+M\+\_\+\+Q\+D\+C\+T\+RL -\/ Quadrature Decoder Control And Status (RW) 

Reset value\+: 0x00000000U

This register has the control and status bits for the Quadrature Decoder mode. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ftm.\+h\end{DoxyCompactItemize}
