csi-xmvlog - CSI: Command line:
xmvlog
    -f /home/dragos.pascu/Projects/ahb-arbiter-project/tb/xcelium.d/run.lnx8664.20.09.d/worklib_-3_0.args
        -RUNMODE
        -sv
        -I_INCDIR /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src
        -DEFINE USE_PARAMETERIZED_WRAPPER
        -I_INCDIR /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv
        -UPDATE
        -CDSLIB ./xcelium.d/run.lnx8664.20.09.d/cdsrun.lib
        -HDLVAR ./xcelium.d/run.lnx8664.20.09.d/hdlrun.var
        -work worklib
        -UVMNOSINGLESTEP
        -define UVM_PLI
        /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/uvm_pkg.sv
        /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/additions/sv/cdns_uvm_pkg.sv
    -CHECK_VERSION TOOL:	xrun(64)	20.09-s009
    -LOG_FD 4

csi-xmvlog - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmvlog(64)	20.09-s009
  HOSTNAME: dragos.pascu
  OPERATING SYSTEM: Linux 3.10.0-1160.el7.x86_64 #1 SMP Mon Oct 19 16:18:59 UTC 2020 x86_64
  MESSAGE: xdlib_openPakLib: failed to seek end of bfp of library 'worklib'
-----------------------------------------------------------------

csi-xmvlog - CSI: Cadence Support Investigation, recording details
Verilog Syntax Tree: root (VST_ROOT) in compilation_unit worklib.\$unit_0x203440bc :compilation_unit (VST)
	Decompile: $unit_0x203440bc
Verilog Syntax Tree: compilation unit declaration (VST_D_COMP_UNIT) in compilation_unit worklib.\$unit_0x203440bc :compilation_unit (VST)
	Scope: $unit_0x203440bc
	Decompile: $unit_0x203440bc
Intermediate File: string (IF_STRING)
	Decompile: uvm_pkg
Verilog Syntax Tree: sfilea (VST_SFILEA)
	Decompile: unable to decompile type 680
Verilog Syntax Tree: list expression (VST_VE_LIST)
	Decompile: unable to decompile type 631
Verilog Syntax Tree: string expression (VST_E_STRING)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 170, position 63
	Decompile: "uvm_reg_mem_hdl_paths_seq"
	Source  :                                          p_, m.get_full_name()));
	Position:                                                                ^
Verilog Syntax Tree: system function call expression (VST_E_SYSTEM_FUNCTION_CALL)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 170, position 63
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: $sformatf()
	Source  :                                          p_, m.get_full_name()));
	Position:                                                                ^
Verilog Syntax Tree: method function call expression (VST_E_METHOD_FUNCTION_CALL)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 170, position 63
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: m.get_full_name()
	Source  :                                          p_, m.get_full_name()));
	Position:                                                                ^
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 170, position 63
	Scope: uvm_pkg::uvm_mem
	Decompile: m.get_full_name
	Source  :                                          p_, m.get_full_name()));
	Position:                                                                ^
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS)
	Scope: uvm_pkg::uvm_mem
	Decompile: uvm_pkg::uvm_mem
Verilog Syntax Tree: item dag (VST_DAG_ITEM)
	Decompile: unable to decompile type 910
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 151, position 52
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem
	Decompile: uvm_pkg::uvm_mem
	Source  :     protected virtual function void check_mem(uvm_mem m,
	Position:                                                     ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE)
	Scope: uvm_pkg
	Decompile: unable to decompile type 764 uvm_mem
Verilog Syntax Tree: member declaration (VST_D_MEMBER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_reg_model.svh, line 126, position 13
	Scope: uvm_pkg
	Decompile: unable to decompile type 755
	Source  :    string path;
	Position:              ^
Verilog Syntax Tree: string type (VST_T_STRING)
	Scope: uvm_pkg
	Decompile: string
Verilog Syntax Tree: bit select expression (VST_E_BIT_SELECT)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 163, position 41
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem
	Decompile: paths[p]
	Source  :             uvm_hdl_path_concat path=paths[p];
	Position:                                          ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 163, position 43
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: p
	Source  :             uvm_hdl_path_concat path=paths[p];
	Position:                                            ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 162, position 22
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: int p
	Source  :         foreach(paths[p]) begin
	Position:                       ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC)
	Decompile: int
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE)
	Decompile: 31 to 0
Verilog Syntax Tree: number expression (VST_E_NUMBER)
	Decompile: 0
Verilog Syntax Tree: class declaration (VST_D_CLASS)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_reg_model.svh, line 346, position 24
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: uvm_pkg::uvm_hdl_path_concat
	Source  : class uvm_hdl_path_concat;
	Position:                         ^
Verilog Syntax Tree: dynamic array type (VST_T_DYNAMIC_ARRAY)
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: struct{ string path; int offset; int size;  }  dynamic array
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE)
	Scope: uvm_pkg
	Decompile: struct{ string path; int offset; int size;  }  uvm_hdl_path_slice
Verilog Syntax Tree: class type (VST_T_CLASS)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 163, position 30
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: uvm_pkg::uvm_hdl_path_concat
	Source  :             uvm_hdl_path_concat path=paths[p];
	Position:                               ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 166, position 40
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: j
	Source  :                 string p_ = path.slices[j].path;
	Position:                                         ^
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 166, position 38
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: path.slices
	Source  :                 string p_ = path.slices[j].path;
	Position:                                       ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 164, position 33
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: path.slices j
	Source  :             foreach (path.slices[j]) 
	Position:                                  ^
Verilog Syntax Tree: implicit loop variable datatype of (VST_T_IMPLICIT_LOOP_VARIABLE_DATATYPE_OF)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 164, position 33
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: path.slices
	Source  :             foreach (path.slices[j]) 
	Position:                                  ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_reg_model.svh, line 351, position 27
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: struct{ string path; int offset; int size;  }  dynamic array slices
	Source  :    uvm_hdl_path_slice slices[];
	Position:                            ^
Verilog Syntax Tree: class select expression (VST_E_CLASS_SELECT)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 164, position 31
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: path.slices
	Source  :             foreach (path.slices[j]) 
	Position:                                ^
Verilog Syntax Tree: referral into class (VST_R_INTO_CLASS)
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: uvm_pkg::uvm_hdl_path_concat
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_reg_model.svh, line 351, position 20
	Scope: uvm_pkg::uvm_hdl_path_concat
	Decompile: struct{ string path; int offset; int size;  } 
	Source  :    uvm_hdl_path_slice slices[];
	Position:                     ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 163, position 35
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::check_mem.unmblk1
	Decompile: uvm_pkg::uvm_hdl_path_concat path
	Source  :             uvm_hdl_path_concat path=paths[p];
	Position:                                    ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 53, position 22
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq
	Decompile: string queue abstractions
	Source  :     string abstractions[$];
	Position:                       ^
Verilog Syntax Tree: bit type (VST_T_BIT)
	Decompile: bit
Verilog Syntax Tree: string type (VST_T_STRING)
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq
	Decompile: string
Verilog Syntax Tree: queue type (VST_T_QUEUE)
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq
	Decompile: string queue
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 56, position 57
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq
	Decompile: abstractions
	Source  :         `uvm_field_queue_string(abstractions, UVM_DEFAULT)
	Position:                                                          ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC)
	Decompile: byte
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 56, position 57
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::__m_uvm_field_automation.unmblk1
	Decompile: local_data__
	Source  :         `uvm_field_queue_string(abstractions, UVM_DEFAULT)
	Position:                                                          ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 55, position 53
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::__m_uvm_field_automation.unmblk1
	Decompile: uvm_pkg::uvm_reg_mem_hdl_paths_seq local_data__
	Source  :     `uvm_object_utils_begin(uvm_reg_mem_hdl_paths_seq)
	Position:                                                      ^
Verilog Syntax Tree: class type (VST_T_CLASS)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_hdl_paths_seq.svh, line 55, position 53
	Scope: uvm_pkg::uvm_reg_mem_hdl_paths_seq::__m_uvm_field_automation.unmblk1
	Decompile: uvm_pkg::uvm_reg_mem_hdl_paths_seq
	Source  :     `uvm_object_utils_begin(uvm_reg_mem_hdl_paths_seq)
	Position:                                                      ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh, line 442, position 20
	Scope: uvm_pkg::uvm_reg_mem_shared_access_seq::do_block.unmblk2
	Decompile: int i
	Source  :       foreach (mems[i]) begin
	Position:                     ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh, line 446, position 62
	Scope: uvm_pkg::uvm_reg_mem_shared_access_seq::do_block.unmblk2
	Decompile: i
	Source  :              uvm_resource_db#(bit)::get_by_name({"REG::",mems[i].get_full_name()},
	Position:                                                               ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/sequences/uvm_reg_mem_shared_access_seq.svh, line 448, position 62
	Scope: uvm_pkg::uvm_reg_mem_shared_access_seq::do_block.unmblk2
	Decompile: i
	Source  :              uvm_resource_db#(bit)::get_by_name({"REG::",mems[i].get_full_name()},
	Position:                                                               ^
Verilog Syntax Tree: register declaration (VST_D_REG)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_mem.svh, line 2123, position 36
	Scope: uvm_pkg::uvm_mem::backdoor_write.unmblk1
	Decompile: uvm_pkg::uvm_hdl_path_concat hdl_concat
	Source  :        uvm_hdl_path_concat hdl_concat = paths[i];
	Position:                                     ^
Verilog Syntax Tree: class type (VST_T_CLASS)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_mem.svh, line 2123, position 25
	Scope: uvm_pkg::uvm_mem::backdoor_write.unmblk1
	Decompile: uvm_pkg::uvm_hdl_path_concat
	Source  :        uvm_hdl_path_concat hdl_concat = paths[i];
	Position:                          ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC)
	Decompile: int unsigned
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC)
	Decompile: byte unsigned
Verilog Syntax Tree: identifier type (VST_T_IDENTIFIER)
	File: /sw/cadence/XCELIUM2009/tools/methodology/UVM/CDNS-1.1d/sv/src/reg/uvm_reg_block.svh, line 944, position 35
	Scope: uvm_pkg::uvm_reg_block::check_data_width
	Decompile: bit
	Source  :    if (width <= $bits(uvm_reg_data_t)) return 1;
	Position:                                    ^
Verilog Syntax Tree: upscope referral (VST_R_UPSCOPE)
	Scope: uvm_pkg
	Decompile: bit uvm_reg_data_t
Intermediate File: root (IF_ROOT)
Verilog Syntax Tree: number expression (VST_E_NUMBER)
	Decompile: 31
csi-xmvlog - CSI: investigation complete took 0.092 secs, send this file to Cadence Support
