#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Wed Apr 11 09:13:03 2018
# Process ID: 7052
# Current directory: /home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.runs/impl_1
# Command line: vivado -log hdmi_vga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source hdmi_vga_wrapper.tcl -notrace
# Log file: /home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.runs/impl_1/hdmi_vga_wrapper.vdi
# Journal file: /home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source hdmi_vga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lsriw/sr/RomanMichal/SR/lab5/hdmi_vga_ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top hdmi_vga_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_0_0/hdmi_vga_xlconstant_0_0.dcp' for cell 'hdmi_vga_i/GND'
INFO: [Project 1-454] Reading design checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_xlconstant_1_0/hdmi_vga_xlconstant_1_0.dcp' for cell 'hdmi_vga_i/VCC'
INFO: [Project 1-454] Reading design checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.dcp' for cell 'hdmi_vga_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/hdmi_vga_dvi2rgb_0_0.dcp' for cell 'hdmi_vga_i/dvi2rgb_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_rgb2vga_0_0/hdmi_vga_rgb2vga_0_0.dcp' for cell 'hdmi_vga_i/rgb2vga_0'
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_dvi2rgb_0_0/src/dvi2rgb.xdc] for cell 'hdmi_vga_i/dvi2rgb_0/U0'
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0_board.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 2088.113 ; gain = 529.523 ; free physical = 10143 ; free virtual = 28279
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/sources_1/bd/hdmi_vga/ip/hdmi_vga_clk_wiz_0_0/hdmi_vga_clk_wiz_0_0.xdc] for cell 'hdmi_vga_i/clk_wiz_0/inst'
Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/constrs_1/imports/hdmi_vga_zybo_src/Zybo_HDMI.xdc]
Finished Parsing XDC File [/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.srcs/constrs_1/imports/hdmi_vga_zybo_src/Zybo_HDMI.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 2088.113 ; gain = 881.461 ; free physical = 10145 ; free virtual = 28279
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2152.145 ; gain = 64.031 ; free physical = 10161 ; free virtual = 28269
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d60701a7

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28269
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 9 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d60701a7

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28269
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e9304b5

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28269
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 26 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e9304b5

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28269
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15e9304b5

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28270
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28270
Ending Logic Optimization Task | Checksum: 15e9304b5

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28270

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f9e26f33

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10161 ; free virtual = 28270
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2152.145 ; gain = 0.000 ; free physical = 10160 ; free virtual = 28270
INFO: [Common 17-1381] The checkpoint '/home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.runs/impl_1/hdmi_vga_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file hdmi_vga_wrapper_drc_opted.rpt -pb hdmi_vga_wrapper_drc_opted.pb -rpx hdmi_vga_wrapper_drc_opted.rpx
Command: report_drc -file hdmi_vga_wrapper_drc_opted.rpt -pb hdmi_vga_wrapper_drc_opted.pb -rpx hdmi_vga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lsriw/sr/RomanMichal/SR/lab5/zad83/zad83.runs/impl_1/hdmi_vga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC AVAL-46] v7v8_mmcm_fvco_rule1: The current computed target frequency, FVCO, is out of range for cell hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/DVI_ClkGenerator. The computed FVCO is 1620.045 MHz. The valid FVCO range for speed grade -1 is 600MHz to 1200MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 15.000, CLKIN1_PERIOD = 9.25900, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28262
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 55da04c6

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10152 ; free virtual = 28262
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10151 ; free virtual = 28262

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 1 sites.
	Term: hdmi_out_en[0]


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following are banks with available pins: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  Out  RangeId: 1 Drv: 12  has only 0 sites available on device, but needs 1 sites.
	Term: hdmi_out_en[0]


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |     4 | LVCMOS33(4)                                                            |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |    26 | LVCMOS33(18)  TMDS_33(8)                                               |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |    30 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | vga_pBlue[0]         | LVCMOS33        | IOB_X0Y21            | P20                  |                      |
|        | vga_pGreen[1]        | LVCMOS33        | IOB_X0Y22            | N20                  |                      |
|        | vga_pHSync           | LVCMOS33        | IOB_X0Y23            | P19                  |                      |
|        | vga_pVSync           | LVCMOS33        | IOB_X0Y49            | R19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | hdmi_in_clk_p        | TMDS_33         | IOB_X0Y74            | H16                  |                      |
|        | hdmi_in_clk_n        | TMDS_33         | IOB_X0Y73            | H17                  |                      |
|        | hdmi_in_data_p[0]    | TMDS_33         | IOB_X0Y92            | D19                  |                      |
|        | hdmi_in_data_n[0]    | TMDS_33         | IOB_X0Y91            | D20                  |                      |
|        | hdmi_in_data_p[1]    | TMDS_33         | IOB_X0Y98            | C20                  |                      |
|        | hdmi_in_data_n[1]    | TMDS_33         | IOB_X0Y97            | B20                  |                      |
|        | hdmi_in_data_p[2]    | TMDS_33         | IOB_X0Y96            | B19                  |                      |
|        | hdmi_in_data_n[2]    | TMDS_33         | IOB_X0Y95            | A20                  |                      |
|        | hdmi_hpd[0]          | LVCMOS33        | IOB_X0Y90            | E18                  |                      |
|        | hdmi_in_ddc_scl_io   | LVCMOS33        | IOB_X0Y68            | G17                  |                      |
|        | hdmi_in_ddc_sda_io   | LVCMOS33        | IOB_X0Y67            | G18                  |                      |
|        | sys_clock            | LVCMOS33        | IOB_X0Y78            | L16                  |                      |
|        | vga_pBlue[1]         | LVCMOS33        | IOB_X0Y85            | M20                  |                      |
|        | vga_pBlue[2]         | LVCMOS33        | IOB_X0Y80            | K19                  |                      |
|        | vga_pBlue[3]         | LVCMOS33        | IOB_X0Y72            | J18                  |                      |
|        | vga_pBlue[4]         | LVCMOS33        | IOB_X0Y64            | G19                  |                      |
|        | vga_pGreen[0]        | LVCMOS33        | IOB_X0Y71            | H18                  |                      |
|        | vga_pGreen[2]        | LVCMOS33        | IOB_X0Y82            | L19                  |                      |
|        | vga_pGreen[3]        | LVCMOS33        | IOB_X0Y79            | J19                  |                      |
|        | vga_pGreen[4]        | LVCMOS33        | IOB_X0Y65            | H20                  |                      |
|        | vga_pGreen[5]        | LVCMOS33        | IOB_X0Y69            | F20                  |                      |
|        | vga_pRed[0]          | LVCMOS33        | IOB_X0Y86            | M19                  |                      |
|        | vga_pRed[1]          | LVCMOS33        | IOB_X0Y81            | L20                  |                      |
|        | vga_pRed[2]          | LVCMOS33        | IOB_X0Y66            | J20                  |                      |
|        | vga_pRed[3]          | LVCMOS33        | IOB_X0Y63            | G20                  |                      |
|        | vga_pRed[4]          | LVCMOS33        | IOB_X0Y70            | F19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a7f187c4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10150 ; free virtual = 28262
Phase 1 Placer Initialization | Checksum: a7f187c4

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.75 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10150 ; free virtual = 28262
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: a7f187c4

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2174.145 ; gain = 0.000 ; free physical = 10150 ; free virtual = 28262
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 1 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Apr 11 09:14:14 2018...
