0.6
2018.2
Jun 14 2018
20:41:02
D:/personal Git/Verilog Projects/Ultra High Speed Encoder/Ultra High Speed Encoder.sim/sim_1/synth/timing/xsim/encoder_tb_time_synth.v,1665838564,verilog,,D:/personal Git/Verilog Projects/Ultra High Speed Encoder/Ultra High Speed Encoder.srcs/sim_1/new/encoder_tb.v,,encoder;glbl,,,,,,,,
D:/personal Git/Verilog Projects/Ultra High Speed Encoder/Ultra High Speed Encoder.srcs/sim_1/new/encoder_tb.v,1665838484,verilog,,,,encoder_tb,,,,,,,,
