/*
** ###################################################################
**     Processors:          MCXA286VLL
**                          MCXA286VLQ
**                          MCXA286VPN
**                          MCXA287VLL
**                          MCXA287VLQ
**                          MCXA287VPN
**                          MCXA456VLL
**                          MCXA456VLQ
**                          MCXA456VPN
**                          MCXA457VLL
**                          MCXA457VLQ
**                          MCXA457VPN
**                          MCXA536VLL
**                          MCXA536VLQ
**                          MCXA536VPN
**                          MCXA537VLL
**                          MCXA537VLQ
**                          MCXA537VPN
**                          MCXA556VPN
**                          MCXA566VLL
**                          MCXA566VLQ
**                          MCXA566VPN
**                          MCXA567VLL
**                          MCXA567VLQ
**                          MCXA567VPN
**                          MCXA577VLL
**                          MCXA577VLQ
**                          MCXA577VPN
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b251029
**
**     Abstract:
**         CMSIS Peripheral Access Layer for INPUTMUX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2024-03-26)
**         Initial version based on Rev1 DraftC RM
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_INPUTMUX.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for INPUTMUX
 *
 * CMSIS Peripheral Access Layer for INPUTMUX
 */

#if !defined(PERI_INPUTMUX_H_)
#define PERI_INPUTMUX_H_                         /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MCXA286VLL) || defined(CPU_MCXA286VLQ) || defined(CPU_MCXA286VPN))
#include "MCXA286_COMMON.h"
#elif (defined(CPU_MCXA287VLL) || defined(CPU_MCXA287VLQ) || defined(CPU_MCXA287VPN))
#include "MCXA287_COMMON.h"
#elif (defined(CPU_MCXA456VLL) || defined(CPU_MCXA456VLQ) || defined(CPU_MCXA456VPN))
#include "MCXA456_COMMON.h"
#elif (defined(CPU_MCXA457VLL) || defined(CPU_MCXA457VLQ) || defined(CPU_MCXA457VPN))
#include "MCXA457_COMMON.h"
#elif (defined(CPU_MCXA536VLL) || defined(CPU_MCXA536VLQ) || defined(CPU_MCXA536VPN))
#include "MCXA536_COMMON.h"
#elif (defined(CPU_MCXA537VLL) || defined(CPU_MCXA537VLQ) || defined(CPU_MCXA537VPN))
#include "MCXA537_COMMON.h"
#elif (defined(CPU_MCXA556VPN))
#include "MCXA556_COMMON.h"
#elif (defined(CPU_MCXA566VLL) || defined(CPU_MCXA566VLQ) || defined(CPU_MCXA566VPN))
#include "MCXA566_COMMON.h"
#elif (defined(CPU_MCXA567VLL) || defined(CPU_MCXA567VLQ) || defined(CPU_MCXA567VPN))
#include "MCXA567_COMMON.h"
#elif (defined(CPU_MCXA577VLL) || defined(CPU_MCXA577VLQ) || defined(CPU_MCXA577VPN))
#include "MCXA577_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- INPUTMUX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX_Peripheral_Access_Layer INPUTMUX Peripheral Access Layer
 * @{
 */

/** INPUTMUX - Size of Registers Arrays */
#define INPUTMUX_CTIMERA_COUNT                    4u
#define INPUTMUX_CTIMERB_COUNT                    4u
#define INPUTMUX_CTIMERC_COUNT                    4u
#define INPUTMUX_SMARTDMA_TRIGGER_INPUTN_COUNT    8u
#define INPUTMUX_ENET_TRIG_INA_COUNT              2u
#define INPUTMUX_CTIMERD_COUNT                    4u
#define INPUTMUX_CTIMERE_COUNT                    4u
#define INPUTMUX_ADC0_TRIGM_COUNT                 4u
#define INPUTMUX_ADC1_TRIGM_COUNT                 4u
#define INPUTMUX_AOI0_INPUTK_COUNT                16u
#define INPUTMUX_EXT_TRIGN_COUNT                  8u
#define INPUTMUX_FLEXIO_TRIGN_COUNT               4u

/** INPUTMUX - Register Layout Typedef */
typedef struct {
       uint8_t RESERVED_0[32];
  __IO uint32_t CTIMER0CAP[INPUTMUX_CTIMERA_COUNT]; /**< Capture select register for CTIMER inputs, array offset: 0x20, array step: 0x4 */
  __IO uint32_t TIMER0TRIG;                        /**< Trigger register for TIMER0, offset: 0x30 */
       uint8_t RESERVED_1[12];
  __IO uint32_t CTIMER1CAP[INPUTMUX_CTIMERB_COUNT]; /**< Capture select register for CTIMER inputs, array offset: 0x40, array step: 0x4 */
  __IO uint32_t TIMER1TRIG;                        /**< Trigger register for TIMER1, offset: 0x50 */
       uint8_t RESERVED_2[12];
  __IO uint32_t CTIMER2CAP[INPUTMUX_CTIMERC_COUNT]; /**< Capture select register for CTIMER inputs, array offset: 0x60, array step: 0x4 */
  __IO uint32_t TIMER2TRIG;                        /**< Trigger register for TIMER2 inputs, offset: 0x70 */
       uint8_t RESERVED_3[44];
  __IO uint32_t SMARTDMA_TRIG[INPUTMUX_SMARTDMA_TRIGGER_INPUTN_COUNT]; /**< SmartDMA Trigger Input Connections, array offset: 0xA0, array step: 0x4 */
  __IO uint32_t LPSPI2_TRIG;                       /**< LPSPI2 trigger input connections, offset: 0xC0 */
       uint8_t RESERVED_4[28];
  __IO uint32_t LPSPI3_TRIG;                       /**< LPSPI3 trigger input connections, offset: 0xE0 */
       uint8_t RESERVED_5[28];
  __IO uint32_t LPSPI4_TRIG;                       /**< LPSPI4 trigger input connections, offset: 0x100 */
       uint8_t RESERVED_6[28];
  __IO uint32_t LPSPI5_TRIG;                       /**< LPSPI5 trigger input connections, offset: 0x120 */
       uint8_t RESERVED_7[28];
  __IO uint32_t ENET_TRIG_IN[INPUTMUX_ENET_TRIG_INA_COUNT]; /**< ENET trigger input connections, array offset: 0x140, array step: 0x4 */
       uint8_t RESERVED_8[24];
  __IO uint32_t T1S_WKUP;                          /**< 10BASE-T1S Local Wake Up connections, offset: 0x160 */
       uint8_t RESERVED_9[28];
  __IO uint32_t FREQMEAS_REF;                      /**< Selection for frequency measurement reference clock, offset: 0x180 */
  __IO uint32_t FREQMEAS_TAR;                      /**< Selection for frequency measurement reference clock, offset: 0x184 */
       uint8_t RESERVED_10[24];
  __IO uint32_t CTIMER3CAP[INPUTMUX_CTIMERD_COUNT]; /**< Capture select register for CTIMER inputs, array offset: 0x1A0, array step: 0x4 */
  __IO uint32_t TIMER3TRIG;                        /**< Trigger register for TIMER3, offset: 0x1B0 */
       uint8_t RESERVED_11[12];
  __IO uint32_t CTIMER4CAP[INPUTMUX_CTIMERE_COUNT]; /**< Capture select register for CTIMER inputs, array offset: 0x1C0, array step: 0x4 */
  __IO uint32_t TIMER4TRIG;                        /**< Trigger register for TIMER4, offset: 0x1D0 */
       uint8_t RESERVED_12[140];
  __IO uint32_t CMP0_TRIG;                         /**< CMP0 input connections, offset: 0x260 */
       uint8_t RESERVED_13[28];
  __IO uint32_t ADC0_TRIG[INPUTMUX_ADC0_TRIGM_COUNT]; /**< ADC Trigger input connections, array offset: 0x280, array step: 0x4 */
       uint8_t RESERVED_14[48];
  __IO uint32_t ADC1_TRIG[INPUTMUX_ADC1_TRIGM_COUNT]; /**< ADC Trigger input connections, array offset: 0x2C0, array step: 0x4 */
       uint8_t RESERVED_15[48];
  __IO uint32_t DAC0_TRIG;                         /**< DAC0 trigger, offset: 0x300 */
       uint8_t RESERVED_16[28];
  __IO uint32_t DAC1_TRIG;                         /**< DAC1 trigger, offset: 0x320 */
       uint8_t RESERVED_17[284];
  __IO uint32_t AOI0_INPUT[INPUTMUX_AOI0_INPUTK_COUNT]; /**< AOI0 trigger input connections 0, array offset: 0x440, array step: 0x4 */
       uint8_t RESERVED_18[32];
  __IO uint32_t TSI0_TRIG_INPUT;                   /**< TSI0 trigger input connections, offset: 0x4A0 */
       uint8_t RESERVED_19[28];
  __IO uint32_t TRIG_OUT[INPUTMUX_EXT_TRIGN_COUNT]; /**< EXT trigger connections, array offset: 0x4C0, array step: 0x4 */
       uint8_t RESERVED_20[96];
  __IO uint32_t LPI2C2_TRIG;                       /**< LPI2C2 trigger input connections, offset: 0x540 */
       uint8_t RESERVED_21[28];
  __IO uint32_t LPI2C3_TRIG;                       /**< LPI2C3 trigger input connections, offset: 0x560 */
       uint8_t RESERVED_22[28];
  __IO uint32_t LPI2C4_TRIG;                       /**< LPI2C4 trigger input connections, offset: 0x580 */
       uint8_t RESERVED_23[28];
  __IO uint32_t LPI2C0_TRIG;                       /**< LPI2C0 trigger input connections, offset: 0x5A0 */
       uint8_t RESERVED_24[28];
  __IO uint32_t LPI2C1_TRIG;                       /**< LPI2C1 trigger input connections, offset: 0x5C0 */
       uint8_t RESERVED_25[28];
  __IO uint32_t LPSPI0_TRIG;                       /**< LPSPI0 trigger input connections, offset: 0x5E0 */
       uint8_t RESERVED_26[28];
  __IO uint32_t LPSPI1_TRIG;                       /**< LPSPI1 trigger input connections, offset: 0x600 */
       uint8_t RESERVED_27[28];
  __IO uint32_t LPUART0r;                          /**< LPUART0 trigger input connections, offset: 0x620, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART0' */
       uint8_t RESERVED_28[28];
  __IO uint32_t LPUART1r;                          /**< LPUART1 trigger input connections, offset: 0x640, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART1' */
       uint8_t RESERVED_29[28];
  __IO uint32_t LPUART2r;                          /**< LPUART2 trigger input connections, offset: 0x660, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART2' */
       uint8_t RESERVED_30[28];
  __IO uint32_t LPUART3r;                          /**< LPUART3 trigger input connections, offset: 0x680, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART3' */
       uint8_t RESERVED_31[28];
  __IO uint32_t LPUART4r;                          /**< LPUART4 trigger input connections, offset: 0x6A0, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART4' */
       uint8_t RESERVED_32[28];
  __IO uint32_t LPUART5r;                          /**< LPUART5 trigger input connections, offset: 0x6C0, 'r' suffix has been added to avoid a clash with peripheral base pointer macro 'LPUART5' */
       uint8_t RESERVED_33[28];
  __IO uint32_t FLEXIO_TRIG[INPUTMUX_FLEXIO_TRIGN_COUNT]; /**< FlexIO Trigger Input Connections, array offset: 0x6E0, array step: 0x4 */
} INPUTMUX_Type;

/* ----------------------------------------------------------------------------
   -- INPUTMUX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup INPUTMUX_Register_Masks INPUTMUX Register Masks
 * @{
 */

/*! @name CTIMERA_CTIMER0CAP - Capture select register for CTIMER inputs */
/*! @{ */

#define INPUTMUX_CTIMERA_CTIMER0CAP_INP_MASK     (0xFFU)
#define INPUTMUX_CTIMERA_CTIMER0CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER0
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer1_MAT1 input is selected
 *  0b00100010..CTimer1_MAT2 input is selected
 *  0b00100011..CTimer1_MAT3 input is selected
 *  0b00100100..CTimer2_MAT1 input is selected
 *  0b00100101..CTimer2_MAT2 input is selected
 *  0b00100110..CTimer2_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 input is selected
 *  0b01010000..CTimer3_MAT2 input is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_CTIMERA_CTIMER0CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERA_CTIMER0CAP_INP_SHIFT)) & INPUTMUX_CTIMERA_CTIMER0CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERA_CTIMER0CAP */
#define INPUTMUX_CTIMERA_CTIMER0CAP_COUNT        (4U)

/*! @name TIMER0TRIG - Trigger register for TIMER0 */
/*! @{ */

#define INPUTMUX_TIMER0TRIG_INP_MASK             (0xFFU)
#define INPUTMUX_TIMER0TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER0
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer1_MAT1 input is selected
 *  0b00100010..CTimer1_MAT2 input is selected
 *  0b00100011..CTimer1_MAT3 input is selected
 *  0b00100100..CTimer2_MAT1 input is selected
 *  0b00100101..CTimer2_MAT2 input is selected
 *  0b00100110..CTimer2_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 input is selected
 *  0b01010000..CTimer3_MAT2 input is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_TIMER0TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER0TRIG_INP_SHIFT)) & INPUTMUX_TIMER0TRIG_INP_MASK)
/*! @} */

/*! @name CTIMERB_CTIMER1CAP - Capture select register for CTIMER inputs */
/*! @{ */

#define INPUTMUX_CTIMERB_CTIMER1CAP_INP_MASK     (0xFFU)
#define INPUTMUX_CTIMERB_CTIMER1CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER1
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT input is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer2_MAT1 input is selected
 *  0b00100101..CTimer2_MAT2 input is selected
 *  0b00100110..CTimer2_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 is selected
 *  0b01010000..CTimer3_MAT2 input is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_CTIMERB_CTIMER1CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERB_CTIMER1CAP_INP_SHIFT)) & INPUTMUX_CTIMERB_CTIMER1CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERB_CTIMER1CAP */
#define INPUTMUX_CTIMERB_CTIMER1CAP_COUNT        (4U)

/*! @name TIMER1TRIG - Trigger register for TIMER1 */
/*! @{ */

#define INPUTMUX_TIMER1TRIG_INP_MASK             (0xFFU)
#define INPUTMUX_TIMER1TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER1
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT input is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer2_MAT1 input is selected
 *  0b00100101..CTimer2_MAT2 input is selected
 *  0b00100110..CTimer2_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 is selected
 *  0b01010000..CTimer3_MAT2 input is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_TIMER1TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER1TRIG_INP_SHIFT)) & INPUTMUX_TIMER1TRIG_INP_MASK)
/*! @} */

/*! @name CTIMERC_CTIMER2CAP - Capture select register for CTIMER inputs */
/*! @{ */

#define INPUTMUX_CTIMERC_CTIMER2CAP_INP_MASK     (0xFFU)
#define INPUTMUX_CTIMERC_CTIMER2CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER2
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 input is selected
 *  0b01010000..CTimer3_MAT2 input is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_CTIMERC_CTIMER2CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERC_CTIMER2CAP_INP_SHIFT)) & INPUTMUX_CTIMERC_CTIMER2CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERC_CTIMER2CAP */
#define INPUTMUX_CTIMERC_CTIMER2CAP_COUNT        (4U)

/*! @name TIMER2TRIG - Trigger register for TIMER2 inputs */
/*! @{ */

#define INPUTMUX_TIMER2TRIG_INP_MASK             (0xFFU)
#define INPUTMUX_TIMER2TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER2
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0]
 *  0b00011011..ADC0_tcomp[1]
 *  0b00011100..ADC0_tcomp[2]
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer3_MAT1 input is selected
 *  0b01010000..CTimer3_MAT2 is selected
 *  0b01010001..CTimer3_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..Reserved
 *  0b01100111..Reserved
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_TIMER2TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER2TRIG_INP_SHIFT)) & INPUTMUX_TIMER2TRIG_INP_MASK)
/*! @} */

/*! @name SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG - SmartDMA Trigger Input Connections */
/*! @{ */

#define INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_INP_MASK (0x7FU)
#define INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_INP_SHIFT (0U)
/*! INP - Input number for SmartDMA.
 *  0b0000000..Reserved
 *  0b0000001..GPIO P0_16 input is selected
 *  0b0000010..GPIO P0_17 input is selected
 *  0b0000011..GPIO P1_8 input is selected
 *  0b0000100..GPIO P1_9 input is selected
 *  0b0000101..GPIO P1_10 input is selected
 *  0b0000110..GPIO P1_11 input is selected
 *  0b0000111..GPIO P1_12 input is selected
 *  0b0001000..GPIO P1_13 input is selected
 *  0b0001001..GPIO P2_0 input is selected
 *  0b0001010..GPIO P2_1 input is selected
 *  0b0001011..GPIO P2_2 input is selected
 *  0b0001100..GPIO P2_3 input is selected
 *  0b0001101..GPIO P2_6 input is selected
 *  0b0001110..GPIO P3_8 input is selected
 *  0b0001111..GPIO P3_9 input is selected
 *  0b0010000..GPIO P3_10 input is selected
 *  0b0010001..GPIO P3_11 input is selected
 *  0b0010010..GPIO P3_12 input is seclected
 *  0b0010011..GPIO0 Pin Event Trig input is selected
 *  0b0010100..GPIO1 Pin Event Trig input is selected
 *  0b0010101..GPIO2 Pin Event Trig input is selected
 *  0b0010110..GPIO3 Pin Event Trig input is selected
 *  0b0010111..GPIO4 Pin Event Trig input is selected
 *  0b0011000..ARM_TXEV input is selected
 *  0b0011001..AOI0_OUT0 input is selected
 *  0b0011010..Reserved
 *  0b0011011..DMA_IRQ input is selected
 *  0b0011100..Reserved
 *  0b0011101..WUU_IRQ input is selected
 *  0b0011110..CTimer0_MAT2 input is selected
 *  0b0011111..CTimer0_MAT3 input is selected
 *  0b0100000..CTimer1_MAT2 input is selected
 *  0b0100001..CTimer1_MAT3 input is selected
 *  0b0100010..CTimer2_MAT2 input is selected
 *  0b0100011..CTimer2_MAT3 input is selected
 *  0b0100100..CTimer3_MAT2 input is selected
 *  0b0100101..CTimer3_MAT3 input is selected
 *  0b0100110..CTimer4_MAT2 input is selected
 *  0b0100111..CTimer4_MAT3 input is selected
 *  0b0101000..OSTIMER_IRQ input is selected
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..Reserved
 *  0b0101100..Reserved
 *  0b0101101..RTC_Alarm_IRQ input is selected
 *  0b0101110..Reserved
 *  0b0101111..uTICK_IRQ input is selected
 *  0b0110000..WDT_IRQ input is selected
 *  0b0110001..Wakeup_Timer_IRQ input is selected
 *  0b0110010..CAN0_IRQ input is selected
 *  0b0110011..CAN1_IRQ input is selected
 *  0b0110100..FlexIO0_IRQ input is selected
 *  0b0110101..FlexIO0_Shifer0_DMA_Req input is selected
 *  0b0110110..FlexIO0_Shifer1_DMA_Req input is selected
 *  0b0110111..FlexIO0_Shifer2_DMA_Req input is selected
 *  0b0111000..FlexIO0_Shifer3_DMA_Req input is selected
 *  0b0111001..I3C0_IRQ input is selected
 *  0b0111010..LPI2C0_IRQ input is selected
 *  0b0111011..LPI2C1_IRQ input is selected
 *  0b0111100..LPSPI0_IRQ input is selected
 *  0b0111101..LPSPI1_IRQ input is selected
 *  0b0111110..LPUART0_IRQ input is selected
 *  0b0111111..LPUART1_IRQ input is selected
 *  0b1000000..LPUART2_IRQ input is selected
 *  0b1000001..LPUART3_IRQ input is selected
 *  0b1000010..Reserved
 *  0b1000011..USB1 Start of Frame input is selected
 *  0b1000100..ADC0_IRQ input is selected
 *  0b1000101..ADC1_IRQ input is selected
 *  0b1000110..Reserved
 *  0b1000111..Reserved
 *  0b1001000..CMP0_IRQ input is selected
 *  0b1001001..Reserved
 *  0b1001010..Reserved
 *  0b1001011..CMP0_OUT input is selected
 *  0b1001100..Reserved
 *  0b1001101..Reserved
 *  0b1001110..DAC0_IRQ input is selected
 *  0b1001111..Reserved
 *  0b1010000..DMA1_IRQ input is selected
 *  0b1010001..DAC1_IRQ input is selected
 *  0b1010010..TSI0_End_of_Scan_IRQ input is selected
 *  0b1010011..TSI0_Out_of_Range_IRQ input is selected
 *  0b1010100..ENET QOS IRQ input is selected
 *  0b1010101..10BASE_T1S IRQ input is selected
 *  0b1010110..ERM Interrupt input is selected
 *  0b1010111..TMPR_OUT0 input is selected
 *  0b1011000..TMPR_OUT1 input is selected
 */
#define INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_INP_SHIFT)) & INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_INP_MASK)
/*! @} */

/* The count of INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG */
#define INPUTMUX_SMARTDMA_TRIGGER_INPUTN_SMARTDMA_TRIG_COUNT (8U)

/*! @name LPSPI2_TRIG - LPSPI2 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI2_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI2_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI2 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI2_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI2_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI2_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI3_TRIG - LPSPI3 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI3_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI3_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI3 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI3_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI3_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI3_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI4_TRIG - LPSPI4 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI4_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI4_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI4 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI4_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI4_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI4_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI5_TRIG - LPSPI5 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI5_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI5_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI5 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI5_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI5_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI5_TRIG_INP_MASK)
/*! @} */

/*! @name ENET_TRIG_INA_ENET_TRIG_IN - ENET trigger input connections */
/*! @{ */

#define INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_INP_MASK (0x1FU)
#define INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_INP_SHIFT (0U)
/*! INP - ENET trigger input connections
 *  0b00000..Reserved
 *  0b00001..10BASE-T1S Rx Event Output is selected
 *  0b00010..10BASE-T1S Tx Event Output is selected
 *  0b00011..TRIG_IN0 input is selected
 *  0b00100..TRIG_IN1 input is selected
 *  0b00101..TRIG_IN2 input is selected
 *  0b00110..TRIG_IN3 input is selected
 *  0b00111..TRIG_IN4 input is selected
 *  0b01000..TRIG_IN5 input is selected
 *  0b01001..TRIG_IN6 input is selected
 *  0b01010..TRIG_IN7 input is selected
 *  0b01011..TRIG_IN8 input is selected
 *  0b01100..TRIG_IN9 input is selected
 *  0b01101..TRIG_IN10 input is selected
 *  0b01110..TRIG_IN11 input is selected
 *  0b01111..GPIO0 Pin Event Trig 0 input is selected
 *  0b10000..GPIO1 Pin Event Trig 0 input is selected
 *  0b10001..GPIO2 Pin Event Trig 0 input is selected
 *  0b10010..GPIO3 Pin Event Trig 0 input is selected
 *  0b10011..GPIO4 Pin Event Trig 0 input is selected
 *  0b10100..GPIO0 Pin Event Trig 1 input is selected
 *  0b10101..GPIO1 Pin Event Trig 1 input is selected
 *  0b10110..GPIO2 Pin Event Trig 1 input is selected
 *  0b10111..GPIO3 Pin Event Trig 1 input is selected
 *  0b11000..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_INP_SHIFT)) & INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_INP_MASK)
/*! @} */

/* The count of INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN */
#define INPUTMUX_ENET_TRIG_INA_ENET_TRIG_IN_COUNT (2U)

/*! @name T1S_WKUP - 10BASE-T1S Local Wake Up connections */
/*! @{ */

#define INPUTMUX_T1S_WKUP_INP_MASK               (0x7FU)
#define INPUTMUX_T1S_WKUP_INP_SHIFT              (0U)
/*! INP - Input number for 10BASE-T1S Local Wake Up
 *  0b0000000..Reserved
 *  0b0000001..AOI0_OUT0 input is selected
 *  0b0000010..AOI0_OUT1 input is selected
 *  0b0000011..AOI0_OUT2 input is selected
 *  0b0000100..AOI0_OUT3 input is selected
 *  0b0000101..ADC0_tcomp[0] input is selected
 *  0b0000110..ADC0_tcomp[1] input is selected
 *  0b0000111..ADC0_tcomp[2] input is selected
 *  0b0001000..ADC0_tcomp[3] input is selected
 *  0b0001001..CMP0_OUT input is selected
 *  0b0001010..Reserved
 *  0b0001011..Reserved
 *  0b0001100..CTimer0_MAT1 input is selected
 *  0b0001101..CTimer0_MAT2 input is selected
 *  0b0001110..CTimer1_MAT1 input is selected
 *  0b0001111..CTimer1_MAT2 input is selected
 *  0b0010000..CTimer2_MAT1 input is selected
 *  0b0010001..CTimer2_MAT2 input is selected
 *  0b0010010..LPTMR0 input is seclected
 *  0b0010011..Reserved
 *  0b0010100..Reserved
 *  0b0010101..Reserved
 *  0b0010110..Reserved
 *  0b0010111..Reserved
 *  0b0011000..TRIG_IN0 input is selected
 *  0b0011001..TRIG_IN1 input is selected
 *  0b0011010..TRIG_IN2 input is selected
 *  0b0011011..TRIG_IN3 input is selected
 *  0b0011100..TRIG_IN4 input is selected
 *  0b0011101..TRIG_IN5 input is selected
 *  0b0011110..TRIG_IN6 input is selected
 *  0b0011111..TRIG_IN7 input is selected
 *  0b0100000..GPIO0 Pin Event Trig 0 input is selected
 *  0b0100001..GPIO1 Pin Event Trig 0 input is selected
 *  0b0100010..GPIO2 Pin Event Trig 0 input is selected
 *  0b0100011..GPIO3 Pin Event Trig 0 input is selected
 *  0b0100100..GPIO4 Pin Event Trig 0 input is selected
 *  0b0100101..Reserved
 *  0b0100110..Reserved
 *  0b0100111..Reserved
 *  0b0101000..Reserved
 *  0b0101001..Reserved
 *  0b0101010..Reserved
 *  0b0101011..LPSPI0 Received Data Word input is selected
 *  0b0101100..Reserved
 *  0b0101101..LPSPI1 Received Data Word input is selected
 *  0b0101110..LPUART0 Received Data Word input is selected
 *  0b0101111..Reserved
 *  0b0110000..Reserved
 *  0b0110001..LPUART1 Received Data Word input is selected
 *  0b0110010..Reserved
 *  0b0110011..Reserved
 *  0b0110100..LPUART2 Received Data Word input is selected
 *  0b0110101..Reserved
 *  0b0110110..Reserved
 *  0b0110111..LPUART3 Received Data Word input is selected
 *  0b0111000..Reserved
 *  0b0111001..Reserved
 *  0b0111010..LPUART4 Received Data Word input is selected
 *  0b0111011..Reserved
 *  0b0111100..Reserved
 *  0b0111101..Reserved
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 *  0b1000001..ADC1_tcomp[0] input is selected
 *  0b1000010..ADC1_tcomp[1] input is selected
 *  0b1000011..ADC1_tcomp[2] input is selected
 *  0b1000100..ADC1_tcomp[3] input is selected
 *  0b1000101..CTimer3_MAT2 input is selected
 *  0b1000110..CTimer3_MAT3 input is selected
 *  0b1000111..CTimer4_MAT2 input is selected
 *  0b1001000..CTimer4_MAT3 input is selected
 *  0b1001001..Reserved
 *  0b1001010..Reserved
 *  0b1001011..Reserved
 *  0b1001100..Reserved
 *  0b1001101..Reserved
 *  0b1001110..Reserved
 *  0b1001111..Reserved
 *  0b1010000..Reserved
 *  0b1010001..Reserved
 *  0b1010010..LPSPI2 Received Data Word input is selected
 *  0b1010011..Reserved
 *  0b1010100..LPSPI3 Received Data Word input is selected
 *  0b1010101..GPIO0 Pin Event Trig 1 input is selected
 *  0b1010110..GPIO1 Pin Event Trig 1 input is selected
 *  0b1010111..GPIO2 Pin Event Trig 1 input is selected
 *  0b1011000..GPIO3 Pin Event Trig 1 input is selected
 *  0b1011001..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_T1S_WKUP_INP(x)                 (((uint32_t)(((uint32_t)(x)) << INPUTMUX_T1S_WKUP_INP_SHIFT)) & INPUTMUX_T1S_WKUP_INP_MASK)
/*! @} */

/*! @name FREQMEAS_REF - Selection for frequency measurement reference clock */
/*! @{ */

#define INPUTMUX_FREQMEAS_REF_INP_MASK           (0x3FU)
#define INPUTMUX_FREQMEAS_REF_INP_SHIFT          (0U)
/*! INP - Clock source number (binary value) for frequency measure function target clock.
 *  0b000000..Reserved
 *  0b000001..clk_in input is selected
 *  0b000010..FRO_OSC_12M input is selected
 *  0b000011..fro_hf_div input is selected
 *  0b000100..OSC32K[1] input is selected
 *  0b000101..clk_16k[1] input is selected
 *  0b000110..SLOW_CLK input is selected
 *  0b000111..FREQME_CLK_IN0 input is selected
 *  0b001000..FREQME_CLK_IN1 input is selected input is selected
 *  0b001001..AOI0_OUT0 input is selected
 *  0b001010..AOI0_OUT1
 *  0b001011..Reserved
 *  0b001100..Reserved
 *  0b001101..Reserved
 *  0b001110..Reserved
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b011111..pll1_clk_div input is selected
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..Reserved
 *  0b101001..Reserved
 */
#define INPUTMUX_FREQMEAS_REF_INP(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_FREQMEAS_REF_INP_SHIFT)) & INPUTMUX_FREQMEAS_REF_INP_MASK)
/*! @} */

/*! @name FREQMEAS_TAR - Selection for frequency measurement reference clock */
/*! @{ */

#define INPUTMUX_FREQMEAS_TAR_INP_MASK           (0x3FU)
#define INPUTMUX_FREQMEAS_TAR_INP_SHIFT          (0U)
/*! INP - Clock source number (binary value) for frequency measure function target clock.
 *  0b000000..Reserved
 *  0b000001..clk_in input is selected
 *  0b000010..FRO_OSC_12M input is selected
 *  0b000011..fro_hf_div input is selected
 *  0b000100..OSC32K[1] input is selected
 *  0b000101..clk_16k[1] input is selected
 *  0b000110..SLOW_CLK input is selected
 *  0b000111..FREQME_CLK_IN0 input is selected
 *  0b001000..FREQME_CLK_IN1 input is selected input is selected
 *  0b001001..AOI0_OUT0 input is selected
 *  0b001010..AOI0_OUT1
 *  0b001011..Reserved
 *  0b001100..Reserved
 *  0b001101..Reserved
 *  0b001110..Reserved
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b011111..pll1_clk_div input is selected
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..Reserved
 *  0b101001..Reserved
 */
#define INPUTMUX_FREQMEAS_TAR_INP(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_FREQMEAS_TAR_INP_SHIFT)) & INPUTMUX_FREQMEAS_TAR_INP_MASK)
/*! @} */

/*! @name CTIMERD_CTIMER3CAP - Capture select register for CTIMER inputs */
/*! @{ */

#define INPUTMUX_CTIMERD_CTIMER3CAP_INP_MASK     (0xFFU)
#define INPUTMUX_CTIMERD_CTIMER3CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER3
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT input is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer2_MAT1 input is selected
 *  0b01010000..CTimer2_MAT2 input is selected
 *  0b01010001..CTimer2_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..TMPR_OUT0 input is selected
 *  0b01100111..TMPR_OUT1 input is selected
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_CTIMERD_CTIMER3CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERD_CTIMER3CAP_INP_SHIFT)) & INPUTMUX_CTIMERD_CTIMER3CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERD_CTIMER3CAP */
#define INPUTMUX_CTIMERD_CTIMER3CAP_COUNT        (4U)

/*! @name TIMER3TRIG - Trigger register for TIMER3 */
/*! @{ */

#define INPUTMUX_TIMER3TRIG_INP_MASK             (0xFFU)
#define INPUTMUX_TIMER3TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER3
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT input is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer2_MAT1 input is selected
 *  0b01010000..CTimer2_MAT2 input is selected
 *  0b01010001..CTimer2_MAT3 input is selected
 *  0b01010010..CTimer4_MAT1 input is selected
 *  0b01010011..CTimer4_MAT2 input is selected
 *  0b01010100..CTimer4_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..TMPR_OUT0 input is selected
 *  0b01100111..TMPR_OUT1 input is selected
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_TIMER3TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER3TRIG_INP_SHIFT)) & INPUTMUX_TIMER3TRIG_INP_MASK)
/*! @} */

/*! @name CTIMERE_CTIMER4CAP - Capture select register for CTIMER inputs */
/*! @{ */

#define INPUTMUX_CTIMERE_CTIMER4CAP_INP_MASK     (0xFFU)
#define INPUTMUX_CTIMERE_CTIMER4CAP_INP_SHIFT    (0U)
/*! INP - Input number for CTIMER4
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP11 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer2_MAT1 input is selected
 *  0b01010000..CTimer2_MAT2 input is selected
 *  0b01010001..CTimer2_MAT3 input is selected
 *  0b01010010..CTimer3_MAT1 input is selected
 *  0b01010011..CTimer3_MAT2 input is selected
 *  0b01010100..CTimer3_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..TMPR_OUT0 input is selected
 *  0b01100111..TMPR_OUT1 input is selected
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 input is selected
 *  0b01110110..TRIG_IN5 input is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_CTIMERE_CTIMER4CAP_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CTIMERE_CTIMER4CAP_INP_SHIFT)) & INPUTMUX_CTIMERE_CTIMER4CAP_INP_MASK)
/*! @} */

/* The count of INPUTMUX_CTIMERE_CTIMER4CAP */
#define INPUTMUX_CTIMERE_CTIMER4CAP_COUNT        (4U)

/*! @name TIMER4TRIG - Trigger register for TIMER4 */
/*! @{ */

#define INPUTMUX_TIMER4TRIG_INP_MASK             (0xFFU)
#define INPUTMUX_TIMER4TRIG_INP_SHIFT            (0U)
/*! INP - Input number for CTIMER4
 *  0b00000000..Reserved
 *  0b00000001..CT_INP0 input is selected
 *  0b00000010..CT_INP1 input is selected
 *  0b00000011..CT_INP2 input is selected
 *  0b00000100..CT_INP3 input is selected
 *  0b00000101..CT_INP4 input is selected
 *  0b00000110..CT_INP5 input is selected
 *  0b00000111..CT_INP6 input is selected
 *  0b00001000..CT_INP7 input is selected
 *  0b00001001..CT_INP8 input is selected
 *  0b00001010..CT_INP9 input is selected
 *  0b00001011..CT_INP10 input is selected
 *  0b00001100..CT_INP1 input is selected
 *  0b00001101..CT_INP12 input is selected
 *  0b00001110..CT_INP13 input is selected
 *  0b00001111..CT_INP14 input is selected
 *  0b00010000..CT_INP15 input is selected
 *  0b00010001..CT_INP16 input is selected
 *  0b00010010..CT_INP17 input is selected
 *  0b00010011..CT_INP18 input is selected
 *  0b00010100..CT_INP19 input is selected
 *  0b00010101..Reserved
 *  0b00010110..AOI0_OUT0 input is selected
 *  0b00010111..AOI0_OUT1 input is selected
 *  0b00011000..AOI0_OUT2 input is selected
 *  0b00011001..AOI0_OUT3 input is selected
 *  0b00011010..ADC0_tcomp[0] input is selected
 *  0b00011011..ADC0_tcomp[1] input is selected
 *  0b00011100..ADC0_tcomp[2] input is selected
 *  0b00011101..ADC0_tcomp[3] input is selected
 *  0b00011110..CMP0_OUT input is selected
 *  0b00011111..Reserved
 *  0b00100000..Reserved
 *  0b00100001..CTimer0_MAT1 input is selected
 *  0b00100010..CTimer0_MAT2 input is selected
 *  0b00100011..CTimer0_MAT3 input is selected
 *  0b00100100..CTimer1_MAT1 input is selected
 *  0b00100101..CTimer1_MAT2 input is selected
 *  0b00100110..CTimer1_MAT3 input is selected
 *  0b00100111..Reserved
 *  0b00101000..Reserved
 *  0b00101001..Reserved
 *  0b00101010..Reserved
 *  0b00101011..Reserved
 *  0b00101100..Reserved
 *  0b00101101..Reserved
 *  0b00101110..Reserved
 *  0b00101111..Reserved
 *  0b00110000..LPI2C0 Master End of Packet input is selected
 *  0b00110001..LPI2C0 Slave End of Packet input is selected
 *  0b00110010..LPI2C1 Master End of Packet input is selected
 *  0b00110011..LPI2C1 Slave End of Packet input is selected
 *  0b00110100..LPSPI0 End of Frame input is selected
 *  0b00110101..LPSPI0 Received Data Word input is selected
 *  0b00110110..LPSPI1 End of Frame input is selected
 *  0b00110111..LPSPI1 Received Data Word input is selected
 *  0b00111000..LPUART0 Received Data Word input is selected
 *  0b00111001..LPUART0 Transmitted Data Word input is selected
 *  0b00111010..LPUART0 Receive Line Idle input is selected
 *  0b00111011..LPUART1 Received Data Word input is selected
 *  0b00111100..LPUART1 Transmitted Data Word input is selected
 *  0b00111101..LPUART1 Receive Line Idle input is selected
 *  0b00111110..LPUART2 Received Data Word input is selected
 *  0b00111111..LPUART2 Transmitted Data Word input is selected
 *  0b01000000..LPUART2 Receive Line Idle input is selected
 *  0b01000001..LPUART3 Received Data Word input is selected
 *  0b01000010..LPUART3 Transmitted Data Word input is selected
 *  0b01000011..LPUART3 Receive Line Idle input is selected
 *  0b01000100..LPUART4 Received Data Word input is selected
 *  0b01000101..LPUART4 Transmitted Data Word input is selected
 *  0b01000110..LPUART4 Receive Line Idle input is selected
 *  0b01000111..Reserved
 *  0b01001000..Reserved
 *  0b01001001..Reserved
 *  0b01001010..Reserved
 *  0b01001011..ADC1_tcomp[0] input is selected
 *  0b01001100..ADC1_tcomp[1] input is selected
 *  0b01001101..ADC1_tcomp[2] input is selected
 *  0b01001110..ADC1_tcomp[3] input is selected
 *  0b01001111..CTimer2_MAT1 input is selected
 *  0b01010000..CTimer2_MAT2 input is selected
 *  0b01010001..CTimer2_MAT3 input is selected
 *  0b01010010..CTimer3_MAT1 input is selected
 *  0b01010011..CTimer3_MAT2 input is selected
 *  0b01010100..CTimer3_MAT3 input is selected
 *  0b01010101..Reserved
 *  0b01010110..Reserved
 *  0b01010111..Reserved
 *  0b01011000..Reserved
 *  0b01011001..Reserved
 *  0b01011010..Reserved
 *  0b01011011..Reserved
 *  0b01011100..Reserved
 *  0b01011101..Reserved
 *  0b01011110..LPI2C2 Master End of Packet input is selected
 *  0b01011111..LPI2C2 Slave End of Packet input is selected
 *  0b01100000..LPI2C3 Master End of Packet input is selected
 *  0b01100001..LPI2C3 Slave End of Packet input is selected
 *  0b01100010..LPUART5 Received Data Word input is selected
 *  0b01100011..LPUART5 Transmitted Data Word input is selected
 *  0b01100100..LPUART5 Receive Line Idle input is selected
 *  0b01100101..Reserved
 *  0b01100110..TMPR_OUT0 input is selected
 *  0b01100111..TMPR_OUT1 input is selected
 *  0b01101000..Reserved
 *  0b01101001..Reserved
 *  0b01101010..Reserved
 *  0b01101011..Reserved
 *  0b01101100..Reserved
 *  0b01101101..Reserved
 *  0b01101110..Reserved
 *  0b01101111..Reserved
 *  0b01110000..Reserved
 *  0b01110001..TRIG_IN0 input is selected
 *  0b01110010..TRIG_IN1 input is selected
 *  0b01110011..TRIG_IN2 input is selected
 *  0b01110100..TRIG_IN3 input is selected
 *  0b01110101..TRIG_IN4 is selected
 *  0b01110110..TRIG_IN5 is selected
 *  0b01110111..TRIG_IN6 input is selected
 *  0b01111000..TRIG_IN7 input is selected
 *  0b01111001..TRIG_IN8 input is selected
 *  0b01111010..TRIG_IN9 input is selected
 *  0b01111011..TRIG_IN10 input is selected
 *  0b01111100..TRIG_IN11 input is selected
 *  0b01111101..USB1 Start of Frame input is selected
 *  0b01111110..LPSPI2 End of Frame input is selected
 *  0b01111111..LPSPI2 Received Data Word input is selected
 *  0b10000000..LPSPI3 End of Frame input is selected
 *  0b10000001..LPSPI3 Received Data Word input is selected
 *  0b10000010..LPSPI4 End of Frame input is selected
 *  0b10000011..LPSPI4 Received Data Word input is selected
 *  0b10000100..LPSPI5 End of Frame input is selected
 *  0b10000101..LPSPI5 Received Data Word input is selected
 */
#define INPUTMUX_TIMER4TRIG_INP(x)               (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TIMER4TRIG_INP_SHIFT)) & INPUTMUX_TIMER4TRIG_INP_MASK)
/*! @} */

/*! @name CMP0_TRIG - CMP0 input connections */
/*! @{ */

#define INPUTMUX_CMP0_TRIG_TRIGIN_MASK           (0x3FU)
#define INPUTMUX_CMP0_TRIG_TRIGIN_SHIFT          (0U)
/*! TRIGIN - CMP0 input trigger
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..Reserved
 *  0b000111..Reserved
 *  0b001000..CTimer0_MAT0 input is selected
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer1_MAT0
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer2_MAT0 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..LPTMR0 input is selected
 *  0b001111..Reserved
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..CTimer3_MAT0 input is selected
 *  0b101000..CTimer3_MAT1 input is selected
 *  0b101001..CTimer4_MAT0 input is selected
 *  0b101010..CTimer4_MAT1 input is selected
 *  0b101011..Reserved
 *  0b101100..Reserved
 *  0b101101..Reserved
 *  0b101110..Reserved
 *  0b101111..Reserved
 *  0b110000..Reserved
 *  0b110001..Reserved
 *  0b110010..Reserved
 *  0b110011..Reserved
 *  0b110100..Reserved
 *  0b110101..Reserved
 *  0b110110..Reserved
 *  0b110111..Reserved
 *  0b111000..GPIO0 Pin Event Trig 1 input is selected
 *  0b111001..GPIO1 Pin Event Trig 1 input is selected
 *  0b111010..GPIO2 Pin Event Trig 1 input is selected
 *  0b111011..GPIO3 Pin Event Trig 1 input is selected
 *  0b111100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_CMP0_TRIG_TRIGIN(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_CMP0_TRIG_TRIGIN_SHIFT)) & INPUTMUX_CMP0_TRIG_TRIGIN_MASK)
/*! @} */

/*! @name ADC0_TRIGM_ADC0_TRIG - ADC Trigger input connections */
/*! @{ */

#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_MASK (0x3FU)
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_SHIFT (0U)
/*! TRIGIN - ADC0 trigger inputs
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV input is selected
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..GPIO0 Pin Event Trig 0 input is selected
 *  0b011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b011101..GPIO3 Pin Event Trig 0 input is selected
 *  0b011110..GPIO4 Pin Event Trig 0 input is selected
 *  0b011111..WUU
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..ADC1_tcomp[0] input is selected
 *  0b100110..ADC1_tcomp[1] input is selected
 *  0b100111..ADC1_tcomp[2] input is selected
 *  0b101000..ADC1_tcomp[3] input is selected
 *  0b101001..CTimer3_MAT0 input is selected
 *  0b101010..CTimer3_MAT1 input is selected
 *  0b101011..CTimer4_MAT0 input is selected
 *  0b101100..CTimer4_MAT1 input is selected
 *  0b101101..FlexIO0 CH0 input is selected
 *  0b101110..FlexIO0 CH1 input is selected
 *  0b101111..FlexIO0 CH2 input is selected
 *  0b110000..FlexIO0 CH3 input is selected
 *  0b110001..Reserved
 *  0b110010..Reserved
 *  0b110011..Reserved
 *  0b110100..Reserved
 *  0b110101..Reserved
 *  0b110110..Reserved
 *  0b110111..Reserved
 *  0b111000..Reserved
 *  0b111001..Reserved
 *  0b111010..GPIO0 Pin Event Trig 1 input is selected
 *  0b111011..GPIO1 Pin Event Trig 1 input is selected
 *  0b111100..GPIO2 Pin Event Trig 1 input is seleected
 *  0b111101..GPIO3 Pin Event Trig 1 input is selected
 *  0b111110..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN(x)  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_SHIFT)) & INPUTMUX_ADC0_TRIGM_ADC0_TRIG_TRIGIN_MASK)
/*! @} */

/* The count of INPUTMUX_ADC0_TRIGM_ADC0_TRIG */
#define INPUTMUX_ADC0_TRIGM_ADC0_TRIG_COUNT      (4U)

/*! @name ADC1_TRIGM_ADC1_TRIG - ADC Trigger input connections */
/*! @{ */

#define INPUTMUX_ADC1_TRIGM_ADC1_TRIG_TRIGIN_MASK (0x3FU)
#define INPUTMUX_ADC1_TRIGM_ADC1_TRIG_TRIGIN_SHIFT (0U)
/*! TRIGIN - ADC1 trigger inputs
 *  0b000000..Reserved
 *  0b000001..ARM_TXEV input is selected
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..Reserved
 *  0b010010..Reserved
 *  0b010011..Reserved
 *  0b010100..Reserved
 *  0b010101..Reserved
 *  0b010110..Reserved
 *  0b010111..Reserved
 *  0b011000..Reserved
 *  0b011001..Reserved
 *  0b011010..GPIO0 Pin Event Trig 0 input is selected
 *  0b011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b011101..GPIO3 Pin Event Trig 0 input is selected
 *  0b011110..GPIO4 Pin Event Trig 0 input is selected
 *  0b011111..WUU
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..ADC0_tcomp[0] input is selected
 *  0b100110..ADC0_tcomp[1] input is selected
 *  0b100111..ADC0_tcomp[2] input is selected
 *  0b101000..ADC0_tcomp[3] input is selected
 *  0b101001..CTimer3_MAT0 input is selected
 *  0b101010..CTimer3_MAT1 input is selected
 *  0b101011..CTimer4_MAT0 input is selected
 *  0b101100..CTimer4_MAT1 input is selected
 *  0b101101..FlexIO0 CH0 input is selected
 *  0b101110..FlexIO0 CH1 input is selected
 *  0b101111..FlexIO0 CH2 input is selected
 *  0b110000..FlexIO0 CH3 input is selected
 *  0b110001..Reserved
 *  0b110010..Reserved
 *  0b110011..Reserved
 *  0b110100..Reserved
 *  0b110101..Reserved
 *  0b110110..Reserved
 *  0b110111..Reserved
 *  0b111000..Reserved
 *  0b111001..Reserved
 *  0b111010..GPIO0 Pin Event Trig 1 input is selected
 *  0b111011..GPIO1 Pin Event Trig 1 input is selected
 *  0b111100..GPIO2 Pin Event Trig 1 input is selected
 *  0b111101..GPIO3 Pin Event Trig 1 input is selected
 *  0b111110..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_ADC1_TRIGM_ADC1_TRIG_TRIGIN(x)  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_ADC1_TRIGM_ADC1_TRIG_TRIGIN_SHIFT)) & INPUTMUX_ADC1_TRIGM_ADC1_TRIG_TRIGIN_MASK)
/*! @} */

/* The count of INPUTMUX_ADC1_TRIGM_ADC1_TRIG */
#define INPUTMUX_ADC1_TRIGM_ADC1_TRIG_COUNT      (4U)

/*! @name DAC0_TRIG - DAC0 trigger */
/*! @{ */

#define INPUTMUX_DAC0_TRIG_TRIGIN_MASK           (0x7FU)
#define INPUTMUX_DAC0_TRIG_TRIGIN_SHIFT          (0U)
/*! TRIGIN - This register selects the DAC0 trigger inputs.
 *  0b0000000..Reserved
 *  0b0000001..ARM_TXEV
 *  0b0000010..AOI0_OUT0 input is selected
 *  0b0000011..AOI0_OUT1 input is selected
 *  0b0000100..AOI0_OUT2 input is selected
 *  0b0000101..AOI0_OUT3 input is selected
 *  0b0000110..CMP0_OUT input is selected
 *  0b0000111..Reserved
 *  0b0001000..Reserved
 *  0b0001001..CTimer0_MAT0 input is selected
 *  0b0001010..CTimer0_MAT1 input is selected
 *  0b0001011..CTimer1_MAT0 input is selected
 *  0b0001100..CTimer1_MAT1 input is selected
 *  0b0001101..CTimer2_MAT0 input is selected
 *  0b0001110..CTimer2_MAT1 input is selected
 *  0b0001111..LPTMR0 input is selected
 *  0b0010000..Reserved
 *  0b0010001..Reserved
 *  0b0010010..Reserved
 *  0b0010011..Reserved
 *  0b0010100..Reserved
 *  0b0010101..Reserved
 *  0b0010110..Reserved
 *  0b0010111..Reserved
 *  0b0011000..Reserved
 *  0b0011001..Reserved
 *  0b0011010..GPIO0 Pin Event Trig 0 input is selected
 *  0b0011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b0011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b0011101..GPIO3 Pin Event Trig 0 input is selected
 *  0b0011110..GPIO4 Pin Event Trig 0 input is selected
 *  0b0011111..WUU input is selected
 *  0b0100000..Reserved
 *  0b0100001..Reserved
 *  0b0100010..Reserved
 *  0b0100011..Reserved
 *  0b0100100..Reserved
 *  0b0100101..ADC0_tcomp[0] input is selected
 *  0b0100110..ADC0_tcomp[1] input is selected
 *  0b0100111..ADC1_tcomp[0] input is selected
 *  0b0101000..ADC1_tcomp[1] input is selected
 *  0b0101001..CTimer3_MAT0 input is selected
 *  0b0101010..CTimer3_MAT1 input is selected
 *  0b0101011..CTimer4_MAT0 input is selected
 *  0b0101100..CTimer4_MAT1 input is selected
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..Reserved
 *  0b0110001..Reserved
 *  0b0110010..Reserved
 *  0b0110011..Reserved
 *  0b0110100..Reserved
 *  0b0110101..Reserved
 *  0b0110110..Reserved
 *  0b0110111..Reserved
 *  0b0111000..Reserved
 *  0b0111001..Reserved
 *  0b0111010..Reserved
 *  0b0111011..Reserved
 *  0b0111100..Reserved
 *  0b0111101..Reserved
 *  0b0111110..GPIO0 Pin Event Trig 1 input is selected
 *  0b0111111..GPIO1 Pin Event Trig 1 input is selected
 *  0b1000000..GPIO2 Pin Event Trig 1 input is selected
 *  0b1000001..GPIO3 Pin Event Trig 1 input is selected
 *  0b1000010..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_DAC0_TRIG_TRIGIN(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DAC0_TRIG_TRIGIN_SHIFT)) & INPUTMUX_DAC0_TRIG_TRIGIN_MASK)
/*! @} */

/*! @name DAC1_TRIG - DAC1 trigger */
/*! @{ */

#define INPUTMUX_DAC1_TRIG_TRIGIN_MASK           (0x7FU)
#define INPUTMUX_DAC1_TRIG_TRIGIN_SHIFT          (0U)
/*! TRIGIN - This register selects the DAC1 trigger inputs.
 *  0b0000000..Reserved
 *  0b0000001..ARM_TXEV
 *  0b0000010..AOI0_OUT0 input is selected
 *  0b0000011..AOI0_OUT1 input is selected
 *  0b0000100..AOI0_OUT2 input is selected
 *  0b0000101..AOI0_OUT3 input is selected
 *  0b0000110..CMP0_OUT input is selected
 *  0b0000111..Reserved
 *  0b0001000..Reserved
 *  0b0001001..CTimer0_MAT0 input is selected
 *  0b0001010..CTimer0_MAT1 input is selected
 *  0b0001011..CTimer1_MAT0 input is selected
 *  0b0001100..CTimer1_MAT1 input is selected
 *  0b0001101..CTimer2_MAT0 input is selected
 *  0b0001110..CTimer2_MAT1 input is selected
 *  0b0001111..LPTMR0 input is selected
 *  0b0010000..Reserved
 *  0b0010001..Reserved
 *  0b0010010..Reserved
 *  0b0010011..Reserved
 *  0b0010100..Reserved
 *  0b0010101..Reserved
 *  0b0010110..Reserved
 *  0b0010111..Reserved
 *  0b0011000..Reserved
 *  0b0011001..Reserved
 *  0b0011010..GPIO0 Pin Event Trig 0 input is selected
 *  0b0011011..GPIO1 Pin Event Trig 0 input is selected
 *  0b0011100..GPIO2 Pin Event Trig 0 input is selected
 *  0b0011101..GPIO3 Pin Event Trig 0 input is selected
 *  0b0011110..GPIO4 Pin Event Trig 0 input is selected
 *  0b0011111..WUU input is selected
 *  0b0100000..Reserved
 *  0b0100001..Reserved
 *  0b0100010..Reserved
 *  0b0100011..Reserved
 *  0b0100100..Reserved
 *  0b0100101..ADC0_tcomp[0] input is selected
 *  0b0100110..ADC0_tcomp[1] input is selected
 *  0b0100111..ADC1_tcomp[0] input is selected
 *  0b0101000..ADC1_tcomp[1] input is selected
 *  0b0101001..CTimer3_MAT0 input is selected
 *  0b0101010..CTimer3_MAT1 input is selected
 *  0b0101011..CTimer4_MAT0 input is selected
 *  0b0101100..CTimer4_MAT1 input is selected
 *  0b0101101..Reserved
 *  0b0101110..Reserved
 *  0b0101111..Reserved
 *  0b0110000..Reserved
 *  0b0110001..Reserved
 *  0b0110010..Reserved
 *  0b0110011..Reserved
 *  0b0110100..Reserved
 *  0b0110101..Reserved
 *  0b0110110..Reserved
 *  0b0110111..Reserved
 *  0b0111000..Reserved
 *  0b0111001..Reserved
 *  0b0111010..Reserved
 *  0b0111011..Reserved
 *  0b0111100..Reserved
 *  0b0111101..Reserved
 *  0b0111110..GPIO0 Pin Event Trig 1 input is selected
 *  0b0111111..GPIO1 Pin Event Trig 1 input is selected
 *  0b1000000..GPIO2 Pin Event Trig 1 input is selected
 *  0b1000001..GPIO3 Pin Event Trig 1 input is selected
 *  0b1000010..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_DAC1_TRIG_TRIGIN(x)             (((uint32_t)(((uint32_t)(x)) << INPUTMUX_DAC1_TRIG_TRIGIN_SHIFT)) & INPUTMUX_DAC1_TRIG_TRIGIN_MASK)
/*! @} */

/*! @name AOI0_INPUTK_AOI0_INPUT - AOI0 trigger input connections 0 */
/*! @{ */

#define INPUTMUX_AOI0_INPUTK_AOI0_INPUT_INP_MASK (0x7FU)
#define INPUTMUX_AOI0_INPUTK_AOI0_INPUT_INP_SHIFT (0U)
/*! INP - AOI0 trigger input connections
 *  0b0000000..Reserved
 *  0b0000001..ADC0_tcomp[0] input is selected
 *  0b0000010..ADC0_tcomp[1] input is selected
 *  0b0000011..ADC0_tcomp[2] input is selected
 *  0b0000100..ADC0_tcomp[3] input is selected
 *  0b0000101..CMP0_OUT input is selected
 *  0b0000110..Reserved
 *  0b0000111..Reserved
 *  0b0001000..CTimer0_MAT0 input is selected
 *  0b0001001..CTimer0_MAT1 input is selected
 *  0b0001010..CTimer0_MAT2 input is selected
 *  0b0001011..CTimer0_MAT3 input is selected
 *  0b0001100..CTimer1_MAT0 input is selected
 *  0b0001101..CTimer1_MAT1 input is selected
 *  0b0001110..CTimer1_MAT2 input is selected
 *  0b0001111..CTimer1_MAT3 input is selected
 *  0b0010000..CTimer2_MAT0 input is selected
 *  0b0010001..CTimer2_MAT1 input is selected
 *  0b0010010..CTimer2_MAT2 input is selected
 *  0b0010011..CTimer2_MAT3 input is selected
 *  0b0010100..LPTMR0 input is selected
 *  0b0010101..Reserved
 *  0b0010110..Reserved
 *  0b0010111..Reserved
 *  0b0011000..Reserved
 *  0b0011001..Reserved
 *  0b0011010..Reserved
 *  0b0011011..Reserved
 *  0b0011100..Reserved
 *  0b0011101..Reserved
 *  0b0011110..Reserved
 *  0b0011111..Reserved
 *  0b0100000..Reserved
 *  0b0100001..Reserved
 *  0b0100010..Reserved
 *  0b0100011..TRIG_IN0 input is selected
 *  0b0100100..TRIG_IN1 input is selected
 *  0b0100101..TRIG_IN2 input is selected
 *  0b0100110..TRIG_IN3 input is selected
 *  0b0100111..TRIG_IN4 input is selected
 *  0b0101000..TRIG_IN5 input is selected
 *  0b0101001..TRIG_IN6 input is selected
 *  0b0101010..TRIG_IN7 input is selected
 *  0b0101011..TRIG_IN8 input is selected
 *  0b0101100..TRIG_IN9 input is selected
 *  0b0101101..TRIG_IN10 input is selected
 *  0b0101110..TRIG_IN11 input is selected
 *  0b0101111..GPIO0 Pin Event Trig 0 input is selected
 *  0b0110000..GPIO1 Pin Event Trig 0 input is selected
 *  0b0110001..GPIO2 Pin Event Trig 0 input is selected
 *  0b0110010..GPIO3 Pin Event Trig 0 input is selected
 *  0b0110011..GPIO4 Pin Event Trig 0 input is selected
 *  0b0110100..ADC1_tcomp[0] input is selected
 *  0b0110101..ADC1_tcomp[1] input is selected
 *  0b0110110..ADC1_tcomp[2] input is selected
 *  0b0110111..ADC1_tcomp[3] input is selected
 *  0b0111000..CTimer3_MAT0 input is selected
 *  0b0111001..CTimer3_MAT1 input is selected
 *  0b0111010..CTimer3_MAT2 input is selected
 *  0b0111011..CTimer3_MAT3 input is selected
 *  0b0111100..CTimer4_MAT0 input is selected
 *  0b0111101..CTimer4_MAT1 input is selected
 *  0b0111110..CTimer4_MAT2 input is selected
 *  0b0111111..CTimer4_MAT3 input is selected
 *  0b1000000..FlexIO CH0 input is selected
 *  0b1000001..FlexIO CH1 input is selected
 *  0b1000010..FlexIO CH2 input is selected
 *  0b1000011..FlexIO CH3 input is selected
 *  0b1000100..Reserved
 *  0b1000101..Reserved
 *  0b1000110..Reserved
 *  0b1000111..Reserved
 *  0b1001000..Reserved
 *  0b1001001..Reserved
 *  0b1001010..Reserved
 *  0b1001011..Reserved
 *  0b1001100..Reserved
 *  0b1001101..Reserved
 *  0b1001110..Reserved
 *  0b1001111..Reserved
 *  0b1010000..Reserved
 *  0b1010001..Reserved
 *  0b1010010..Reserved
 *  0b1010011..Reserved
 *  0b1010100..Reserved
 *  0b1010101..Reserved
 *  0b1010110..Reserved
 *  0b1010111..Reserved
 *  0b1011000..Reserved
 *  0b1011001..Reserved
 *  0b1011010..Reserved
 *  0b1011011..Reserved
 *  0b1011100..Reserved
 *  0b1011101..Reserved
 *  0b1011110..Reserved
 *  0b1011111..Reserved
 *  0b1100000..Reserved
 *  0b1100001..GPIO0 Pin Event Trig 1 input is selected
 *  0b1100010..GPIO1 Pin Event Trig 1 input is selected
 *  0b1100011..GPIO2 Pin Event Trig 1 input is selected
 *  0b1100100..GPIO3 Pin Event Trig 1 input is selected
 *  0b1100101..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_AOI0_INPUTK_AOI0_INPUT_INP(x)   (((uint32_t)(((uint32_t)(x)) << INPUTMUX_AOI0_INPUTK_AOI0_INPUT_INP_SHIFT)) & INPUTMUX_AOI0_INPUTK_AOI0_INPUT_INP_MASK)
/*! @} */

/* The count of INPUTMUX_AOI0_INPUTK_AOI0_INPUT */
#define INPUTMUX_AOI0_INPUTK_AOI0_INPUT_COUNT    (16U)

/*! @name TSI0_TRIG_INPUT - TSI0 trigger input connections */
/*! @{ */

#define INPUTMUX_TSI0_TRIG_INPUT_INP_MASK        (0xFU)
#define INPUTMUX_TSI0_TRIG_INPUT_INP_SHIFT       (0U)
/*! INP - TSI0 trigger input connections
 *  0b0000..Reserved
 *  0b0001..CTimer0_MAT2 input is selected
 *  0b0010..CTimer0_MAT3 input is selected
 *  0b0011..CTimer1_MAT2 input is selected
 *  0b0100..CTimer1_MAT3 input is selected
 *  0b0101..CTimer2_MAT2 input is selected
 *  0b0110..CTimer2_MAT3 input is selected
 *  0b0111..CTimer3_MAT2 input is selected
 *  0b1000..CTimer3_MAT3 input is selected
 *  0b1001..CTimer4_MAT2 input is selected
 *  0b1010..CTimer4_MAT3 input is selected
 *  0b1011..LPTMR0 input is selected
 *  0b1100..WUU input is selected
 */
#define INPUTMUX_TSI0_TRIG_INPUT_INP(x)          (((uint32_t)(((uint32_t)(x)) << INPUTMUX_TSI0_TRIG_INPUT_INP_SHIFT)) & INPUTMUX_TSI0_TRIG_INPUT_INP_MASK)
/*! @} */

/*! @name EXT_TRIGN_TRIG_OUT - EXT trigger connections */
/*! @{ */

#define INPUTMUX_EXT_TRIGN_TRIG_OUT_INP_MASK     (0x1FU)
#define INPUTMUX_EXT_TRIGN_TRIG_OUT_INP_SHIFT    (0U)
/*! INP - EXT trigger input connections
 *  0b00000..Reserved
 *  0b00001..Reserved
 *  0b00010..AOI0_OUT0 input is selected
 *  0b00011..AOI0_OUT1 input is selected
 *  0b00100..AOI0_OUT2 input is selected
 *  0b00101..AOI0_OUT3 input is selected
 *  0b00110..CMP0_OUT input is selected
 *  0b00111..Reserved
 *  0b01000..Reserved
 *  0b01001..LPUART0 ipp_do_lpuart_txd input is selected
 *  0b01010..LPUART1 ipp_do_lpuart_txd input is selected
 *  0b01011..LPUART2 ipp_do_lpuart_txd input is selected
 *  0b01100..LPUART3 ipp_do_lpuart_txd input is selected
 *  0b01101..LPUART4 ipp_do_lpuart_txd input is selected
 *  0b01110..Reserved
 *  0b01111..Reserved
 *  0b10000..Reserved
 *  0b10001..Reserved
 *  0b10010..LPUART5 ipp_do_lpuart_txd input is selected
 *  0b10011..Reserved
 *  0b10100..Reserved
 *  0b10101..USB1 Start of Frame input is selected
 *  0b10110..ENET PPS Output input is selected
 */
#define INPUTMUX_EXT_TRIGN_TRIG_OUT_INP(x)       (((uint32_t)(((uint32_t)(x)) << INPUTMUX_EXT_TRIGN_TRIG_OUT_INP_SHIFT)) & INPUTMUX_EXT_TRIGN_TRIG_OUT_INP_MASK)
/*! @} */

/* The count of INPUTMUX_EXT_TRIGN_TRIG_OUT */
#define INPUTMUX_EXT_TRIGN_TRIG_OUT_COUNT        (8U)

/*! @name LPI2C2_TRIG - LPI2C2 trigger input connections */
/*! @{ */

#define INPUTMUX_LPI2C2_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C2_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C2 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 input is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPI2C2_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C2_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C2_TRIG_INP_MASK)
/*! @} */

/*! @name LPI2C3_TRIG - LPI2C3 trigger input connections */
/*! @{ */

#define INPUTMUX_LPI2C3_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C3_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C3 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 input is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPI2C3_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C3_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C3_TRIG_INP_MASK)
/*! @} */

/*! @name LPI2C4_TRIG - LPI2C4 trigger input connections */
/*! @{ */

#define INPUTMUX_LPI2C4_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C4_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C4 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 input is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPI2C4_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C4_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C4_TRIG_INP_MASK)
/*! @} */

/*! @name LPI2C0_TRIG - LPI2C0 trigger input connections */
/*! @{ */

#define INPUTMUX_LPI2C0_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C0_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 input is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPI2C0_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C0_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C0_TRIG_INP_MASK)
/*! @} */

/*! @name LPI2C1_TRIG - LPI2C1 trigger input connections */
/*! @{ */

#define INPUTMUX_LPI2C1_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPI2C1_TRIG_INP_SHIFT           (0U)
/*! INP - LPI2C1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT0 input is selected
 *  0b001010..CTimer0_MAT1 input is selected
 *  0b001011..CTimer1_MAT0 input is selected
 *  0b001100..CTimer1_MAT1 input is selected
 *  0b001101..CTimer2_MAT0 input is selected
 *  0b001110..CTimer2_MAT1 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 input is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPI2C1_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPI2C1_TRIG_INP_SHIFT)) & INPUTMUX_LPI2C1_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI0_TRIG - LPSPI0 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI0_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI0_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI0_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI0_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI0_TRIG_INP_MASK)
/*! @} */

/*! @name LPSPI1_TRIG - LPSPI1 trigger input connections */
/*! @{ */

#define INPUTMUX_LPSPI1_TRIG_INP_MASK            (0x3FU)
#define INPUTMUX_LPSPI1_TRIG_INP_SHIFT           (0U)
/*! INP - LPSPI1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT1 input is selected
 *  0b001010..CTimer0_MAT2 input is selected
 *  0b001011..CTimer1_MAT1 input is selected
 *  0b001100..CTimer1_MAT2 input is selected
 *  0b001101..CTimer2_MAT1 input is selected
 *  0b001110..CTimer2_MAT2 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..GPIO0 Pin Event Trig 0 input is selected
 *  0b011010..GPIO1 Pin Event Trig 0 input is selected
 *  0b011011..GPIO2 Pin Event Trig 0 input is selected
 *  0b011100..GPIO3 Pin Event Trig 0 input is selected
 *  0b011101..GPIO4 Pin Event Trig 0 input is selected
 *  0b011110..WUU input is selected
 *  0b011111..Reserved
 *  0b100000..Reserved
 *  0b100001..Reserved
 *  0b100010..Reserved
 *  0b100011..CTimer3_MAT2 inputs is selected
 *  0b100100..CTimer3_MAT3 input is selected
 *  0b100101..CTimer4_MAT2 input is selected
 *  0b100110..CTimer4_MAT3 input is selected
 *  0b100111..FlexIO0 CH0 input is selected
 *  0b101000..FlexIO0 CH1 input is selected
 *  0b101001..FlexIO0 CH2 input is selected
 *  0b101010..FlexIO0 CH3 input is selected
 *  0b101011..GPIO0 Pin Event Trig 1 input is selected
 *  0b101100..GPIO1 Pin Event Trig 1 input is selected
 *  0b101101..GPIO2 Pin Event Trig 1 input is selected
 *  0b101110..GPIO3 Pin Event Trig 1 input is selected
 *  0b101111..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPSPI1_TRIG_INP(x)              (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPSPI1_TRIG_INP_SHIFT)) & INPUTMUX_LPSPI1_TRIG_INP_MASK)
/*! @} */

/*! @name LPUART0 - LPUART0 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART0_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART0_INP_SHIFT               (0U)
/*! INP - LPUART0 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART0_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART0_INP_SHIFT)) & INPUTMUX_LPUART0_INP_MASK)
/*! @} */

/*! @name LPUART1 - LPUART1 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART1_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART1_INP_SHIFT               (0U)
/*! INP - LPUART1 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART1_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART1_INP_SHIFT)) & INPUTMUX_LPUART1_INP_MASK)
/*! @} */

/*! @name LPUART2 - LPUART2 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART2_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART2_INP_SHIFT               (0U)
/*! INP - LPUART2 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART2_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART2_INP_SHIFT)) & INPUTMUX_LPUART2_INP_MASK)
/*! @} */

/*! @name LPUART3 - LPUART3 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART3_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART3_INP_SHIFT               (0U)
/*! INP - LPUART3 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART3_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART3_INP_SHIFT)) & INPUTMUX_LPUART3_INP_MASK)
/*! @} */

/*! @name LPUART4 - LPUART4 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART4_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART4_INP_SHIFT               (0U)
/*! INP - LPUART4 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART4_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART4_INP_SHIFT)) & INPUTMUX_LPUART4_INP_MASK)
/*! @} */

/*! @name LPUART5 - LPUART5 trigger input connections */
/*! @{ */

#define INPUTMUX_LPUART5_INP_MASK                (0x3FU)
#define INPUTMUX_LPUART5_INP_SHIFT               (0U)
/*! INP - LPUART5 trigger input connections
 *  0b000000..Reserved
 *  0b000001..Reserved
 *  0b000010..AOI0_OUT0 input is selected
 *  0b000011..AOI0_OUT1 input is selected
 *  0b000100..AOI0_OUT2 input is selected
 *  0b000101..AOI0_OUT3 input is selected
 *  0b000110..CMP0_OUT input is selected
 *  0b000111..Reserved
 *  0b001000..Reserved
 *  0b001001..CTimer0_MAT2 input is selected
 *  0b001010..CTimer0_MAT3 input is selected
 *  0b001011..CTimer1_MAT2 input is selected
 *  0b001100..CTimer1_MAT3 input is selected
 *  0b001101..CTimer2_MAT2 input is selected
 *  0b001110..CTimer2_MAT3 input is selected
 *  0b001111..LPTMR0 input is selected
 *  0b010000..Reserved
 *  0b010001..TRIG_IN0 input is selected
 *  0b010010..TRIG_IN1 input is selected
 *  0b010011..TRIG_IN2 input is selected
 *  0b010100..TRIG_IN3 input is selected
 *  0b010101..TRIG_IN4 input is selected
 *  0b010110..TRIG_IN5 input is selected
 *  0b010111..TRIG_IN6 input is selected
 *  0b011000..TRIG_IN7 input is selected
 *  0b011001..TRIG_IN8 input is selected
 *  0b011010..TRIG_IN9 input is selected
 *  0b011011..TRIG_IN10 input is selected
 *  0b011100..TRIG_IN11 input is selected
 *  0b011101..GPIO0 Pin Event Trig 0 input is selected
 *  0b011110..GPIO1 Pin Event Trig 0 input is selected
 *  0b011111..GPIO2 Pin Event Trig 0 input is selected
 *  0b100000..GPIO3 Pin Event Trig 0 input is selected
 *  0b100001..GPIO4 Pin Event Trig 0 input is selected
 *  0b100010..WUU selected
 *  0b100011..Reserved
 *  0b100100..Reserved
 *  0b100101..Reserved
 *  0b100110..Reserved
 *  0b100111..Reserved
 *  0b101000..CTimer3_MAT2 input is selected
 *  0b101001..CTimer3_MAT3 input is selected
 *  0b101010..CTimer4_MAT2 input is selected
 *  0b101011..CTimer4_MAT3 input is selected
 *  0b101100..FlexIO0 CH0 input is selected
 *  0b101101..FlexIO0 CH1 input is selected
 *  0b101110..FlexIO0 CH2 input is selected
 *  0b101111..FlexIO0 CH3 input is selected
 *  0b110000..GPIO0 Pin Event Trig 1 input is selected
 *  0b110001..GPIO1 Pin Event Trig 1 input is selected
 *  0b110010..GPIO2 Pin Event Trig 1 input is selected
 *  0b110011..GPIO3 Pin Event Trig 1 input is selected
 *  0b110100..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_LPUART5_INP(x)                  (((uint32_t)(((uint32_t)(x)) << INPUTMUX_LPUART5_INP_SHIFT)) & INPUTMUX_LPUART5_INP_MASK)
/*! @} */

/*! @name FLEXIO_TRIGN_FLEXIO_TRIG - FlexIO Trigger Input Connections */
/*! @{ */

#define INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_INP_MASK (0x7FU)
#define INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_INP_SHIFT (0U)
/*! INP - Input number for FlexIO0.
 *  0b0000000..Reserved
 *  0b0000001..AOI0_OUT0 input is selected
 *  0b0000010..AOI0_OUT1 input is selected
 *  0b0000011..AOI0_OUT2 input is selected
 *  0b0000100..AOI0_OUT3 input is selected
 *  0b0000101..ADC0_tcomp[0] input is selected
 *  0b0000110..ADC0_tcomp[1] input is selected
 *  0b0000111..ADC0_tcomp[2] input is selected
 *  0b0001000..ADC0_tcomp[3] input is selected
 *  0b0001001..CMP0_OUT input is selected
 *  0b0001010..Reserved
 *  0b0001011..Reserved
 *  0b0001100..CTimer0_MAT1 input is selected
 *  0b0001101..CTimer0_MAT2 input is selected
 *  0b0001110..CTimer1_MAT1 input is selected
 *  0b0001111..CTimer1_MAT2 input is selected
 *  0b0010001..CTimer2_MAT2 input is selected
 *  0b0010010..LPTMR0 input is selected
 *  0b0010011..Reserved
 *  0b0010100..Reserved
 *  0b0010101..Reserved
 *  0b0010110..Reserved
 *  0b0010111..Reserved
 *  0b0011000..TRIG_IN0 input is selected
 *  0b0011001..TRIG_IN1 input is selected
 *  0b0011010..TRIG_IN2 input is selected
 *  0b0011011..TRIG_IN3 input is selected
 *  0b0011100..TRIG_IN4 input is selected
 *  0b0011101..TRIG_IN5 input is selected
 *  0b0011110..TRIG_IN6 input is selected
 *  0b0011111..TRIG_IN7 input is selected
 *  0b0100000..GPIO0 Pin Event Trig 0 input is selected
 *  0b0100001..GPIO1 Pin Event Trig 0 input is selected
 *  0b0100010..GPIO2 Pin Event Trig 0 input is selected
 *  0b0100011..GPIO3 Pin Event Trig 0 input is selected
 *  0b0100100..GPIO4 Pin Event Trig 0 input is selected
 *  0b0100101..WUU input is selected
 *  0b0100110..LPI2C0 Master End of Packet
 *  0b0100111..LPI2C0 Slave End of Packet
 *  0b0101000..LPI2C1 Master End of Packet
 *  0b0101001..LPI2C1 Slave End of Packet
 *  0b0101010..LPSPI0 End of Frame
 *  0b0101011..LPSPI0 Received Data Word
 *  0b0101100..LPSPI1 End of Frame
 *  0b0101101..LPSPI1 Received Data Word
 *  0b0101110..LPUART0 Received Data Word
 *  0b0101111..LPUART0 Transmitted Data Word
 *  0b0110000..LPUART0 Receive Line Idle
 *  0b0110001..LPUART1 Received Data Word
 *  0b0110010..LPUART1 Transmitted Data Word
 *  0b0110011..LPUART1 Receive Line Idle
 *  0b0110100..LPUART2 Received Data Word
 *  0b0110101..LPUART2 Transmitted Data Word
 *  0b0110110..LPUART2 Receive Line Idle
 *  0b0110111..LPUART3 Received Data Word
 *  0b0111000..LPUART3 Transmitted Data Word
 *  0b0111001..LPUART3 Receive Line Idle
 *  0b0111010..LPUART4 Received Data Word
 *  0b0111011..LPUART4 Transmitted Data Word
 *  0b0111100..LPUART4 Receive Line Idle
 *  0b0111101..Reserved
 *  0b0111110..Reserved
 *  0b0111111..Reserved
 *  0b1000000..Reserved
 *  0b1000001..ADC1_tcomp[0] input is selected
 *  0b1000010..ADC1_tcomp[1] input is selected
 *  0b1000011..ADC1_tcomp[2] input is selected
 *  0b1000100..ADC1_tcomp[3] input is selected
 *  0b1000101..CTimer3_MAT2 input is selected
 *  0b1000110..CTimer3_MAT3 input is selected
 *  0b1000111..CTimer4_MAT2 input is selected
 *  0b1001000..CTimer4_MAT3 input is selected
 *  0b1001001..Reserved
 *  0b1001010..Reserved
 *  0b1001011..Reserved
 *  0b1001100..Reserved
 *  0b1001101..LPI2C2 Master End of Packet
 *  0b1001110..LPI2C2 Slave End of Packet
 *  0b1001111..LPI2C3 Master End of Packet
 *  0b1010000..LPI2C3 Slave End of Packet
 *  0b1010001..LPSPI2 End of Frame input is selected
 *  0b1010010..LPSPI2 Received Data Word input is selected
 *  0b1010011..LPSPI3 End of Frame input is selected
 *  0b1010100..LPSPI3 Received Data Word input is selected
 *  0b1010101..GPIO0 Pin Event Trig 1 input is selected
 *  0b1010110..GPIO1 Pin Event Trig 1 input is selected
 *  0b1010111..GPIO2 Pin Event Trig 1 input is selected
 *  0b1011000..GPIO3 Pin Event Trig 1 input is selected
 *  0b1011001..GPIO4 Pin Event Trig 1 input is selected
 */
#define INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_INP(x) (((uint32_t)(((uint32_t)(x)) << INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_INP_SHIFT)) & INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_INP_MASK)
/*! @} */

/* The count of INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG */
#define INPUTMUX_FLEXIO_TRIGN_FLEXIO_TRIG_COUNT  (4U)


/*!
 * @}
 */ /* end of group INPUTMUX_Register_Masks */


/*!
 * @}
 */ /* end of group INPUTMUX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_INPUTMUX_H_ */

