# compile verilog/system verilog design source files
verilog xil_defaultlib  "adder8_tb_time_impl.v"
verilog xil_defaultlib  "../../../../../../01/lab1/adder8_tb.v.v"

# Do not sort compile order
nosort
