
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.54

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: bapg.w_ptr_r[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: bapg.w_ptr_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bapg.w_ptr_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
     2    4.56    0.01    0.08    0.08 v bapg.w_ptr_r[1]$_SDFFE_PP0P_/Q (DFF_X1)
                                         bapg.w_ptr_binary_r_o[1] (net)
                  0.01    0.00    0.08 v _73_/A2 (NAND2_X1)
     1    1.68    0.01    0.02    0.10 ^ _73_/ZN (NAND2_X1)
                                         _25_ (net)
                  0.01    0.00    0.10 ^ _74_/B2 (AOI21_X1)
     1    1.06    0.01    0.01    0.11 v _74_/ZN (AOI21_X1)
                                         _05_ (net)
                  0.01    0.00    0.11 v bapg.w_ptr_r[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ bapg.w_ptr_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    6.59    0.00    0.00    0.20 ^ w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 ^ _90_/A (HA_X1)
     1    3.45    0.01    0.03    0.23 ^ _90_/CO (HA_X1)
                                         _50_ (net)
                  0.01    0.00    0.23 ^ _91_/B (HA_X1)
     3    6.26    0.04    0.07    0.30 ^ _91_/S (HA_X1)
                                         bapg.w_ptr_n[1] (net)
                  0.04    0.00    0.30 ^ _61_/A (XNOR2_X1)
     2    4.78    0.03    0.05    0.35 ^ _61_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.03    0.00    0.35 ^ _62_/A4 (NAND4_X1)
     1    3.36    0.02    0.04    0.40 v _62_/ZN (NAND4_X1)
                                         _17_ (net)
                  0.02    0.00    0.40 v _65_/A (OAI221_X2)
     1    1.14    0.03    0.03    0.42 ^ _65_/ZN (OAI221_X2)
                                         _02_ (net)
                  0.03    0.00    0.42 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: w_inc_token_i (input port clocked by core_clock)
Endpoint: bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     2    6.59    0.00    0.00    0.20 ^ w_inc_token_i (in)
                                         w_inc_token_i (net)
                  0.00    0.00    0.20 ^ _90_/A (HA_X1)
     1    3.45    0.01    0.03    0.23 ^ _90_/CO (HA_X1)
                                         _50_ (net)
                  0.01    0.00    0.23 ^ _91_/B (HA_X1)
     3    6.26    0.04    0.07    0.30 ^ _91_/S (HA_X1)
                                         bapg.w_ptr_n[1] (net)
                  0.04    0.00    0.30 ^ _61_/A (XNOR2_X1)
     2    4.78    0.03    0.05    0.35 ^ _61_/ZN (XNOR2_X1)
                                         _16_ (net)
                  0.03    0.00    0.35 ^ _62_/A4 (NAND4_X1)
     1    3.36    0.02    0.04    0.40 v _62_/ZN (NAND4_X1)
                                         _17_ (net)
                  0.02    0.00    0.40 v _65_/A (OAI221_X2)
     1    1.14    0.03    0.03    0.42 ^ _65_/ZN (OAI221_X2)
                                         _02_ (net)
                  0.03    0.00    0.42 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.42   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ bapg.w_ptr_gray_r[1]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.54e-05   2.84e-06   1.08e-06   4.93e-05  70.5%
Combinational          1.18e-05   7.50e-06   1.26e-06   2.06e-05  29.5%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.72e-05   1.03e-05   2.35e-06   6.99e-05 100.0%
                          81.8%      14.8%       3.4%
