$comment
	File created using the following command:
		vcd file mic1.msim.vcd -direction
$end
$date
	Fri Mar 22 16:25:05 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module decoder3to8_vlg_vec_tst $end
$var reg 1 ! a $end
$var reg 1 " b $end
$var reg 1 # c $end
$var wire 1 $ s0 $end
$var wire 1 % s1 $end
$var wire 1 & s2 $end
$var wire 1 ' s3 $end
$var wire 1 ( s4 $end
$var wire 1 ) s5 $end
$var wire 1 * s6 $end
$var wire 1 + s7 $end
$var wire 1 , sampler $end
$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 a~combout $end
$var wire 1 4 b~combout $end
$var wire 1 5 c~combout $end
$var wire 1 6 inst~0_combout $end
$var wire 1 7 inst~1_combout $end
$var wire 1 8 inst~2_combout $end
$var wire 1 9 inst~3_combout $end
$var wire 1 : inst~4_combout $end
$var wire 1 ; inst~5_combout $end
$var wire 1 < inst~6_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
x$
x%
x&
x'
x(
x)
x*
x+
x,
0-
1.
x/
10
11
12
03
04
05
x6
x7
x8
x9
x:
x;
x<
$end
#842
09
#843
0;
#844
06
#847
07
#968
0<
#971
08
#1117
0:
#3956
0'
#4079
0*
#4245
0%
#4403
0&
#4422
0)
#4520
0+
#4532
1$
#4688
0(
#125000
1#
0,
#125989
15
#126836
17
#130234
1%
#250000
1"
0#
1,
#250979
14
#250989
05
#251831
18
#251942
07
#255263
1&
#255340
0%
#375000
1#
0,
#375989
15
#376831
19
08
#379945
1'
#380263
0&
#500000
1!
0"
0#
1,
#500979
04
#500989
05
13
#501949
09
#502106
1:
#505063
0'
#505677
1(
#625000
1#
0,
#625989
15
#626832
1;
0:
#630403
0(
#630411
1)
#750000
1"
0#
1,
#750979
14
#750989
05
#751833
1<
#751948
0;
#754944
1*
#755527
0)
#875000
1#
0,
#875989
15
#876833
0<
16
#879944
0*
#880509
1+
#880521
0$
#1000000
