#include "../include/memory.h"

uint8_t *mrom = NULL;
uint8_t *flash = NULL;
static uint8_t *sram = NULL;
uint8_t *psram = NULL;
uint8_t *sdram = NULL;

// trace的参数
static FILE *itrace_fp = NULL;
static char * itrace_file = "build/itrace.log";
void init_icacheitrace();

void init_mrom(){
    mrom = malloc(0xfff);
    assert(mrom);
    memset(mrom, 0, 0xfff);     // 使用实际分配的大小清零
    Log("mrom area [" FMT_PADDR ", " FMT_PADDR "]", MROM_BASE, MROM_BASE + MROM_SIZE);
}

void init_flash(){
    flash = malloc(0x10000000);
    assert(flash);
    memset(flash, 0, 0x10000000);     // 使用实际分配的大小清零
    Log("flash area [" FMT_PADDR ", " FMT_PADDR "]", FLASH_BASE, FLASH_BASE + FLASH_SIZE);
}

void init_sram(){
    sram = malloc(0x1fff);
    assert(sram);
    memset(sram, 0, 0x1fff);     // 使用实际分配的大小清零
    Log("sram area [" FMT_PADDR ", " FMT_PADDR "]", SRAM_BASE, SRAM_BASE + SRAM_SIZE);
}

void init_psram() {
  psram = malloc(0x20000000);
  assert(psram);
  Log("psram area [" FMT_PADDR ", " FMT_PADDR "]", PSRAM_BASE, PSRAM_BASE + PSRAM_SIZE);
}

void init_sdram() {
  sdram = malloc(0x20000000);
  assert(sdram);
  Log("sdram area [" FMT_PADDR ", " FMT_PADDR "]", SDRAM_BASE, SDRAM_BASE + SDRAM_SIZE);
}

void init_soc(){
    // init_mrom();
    init_flash();
    init_sram();
    init_sdram();
    // 如果需要nemu作为ref端，则不需要添加icachetrace
#ifndef CONFIG_TARGET_SHARE
    init_icacheitrace();
    Log("cache trace init");  
#endif
    Log("soc init");
}

inline bool in_Mrom(paddr_t addr){
    return addr - MROM_BASE < MROM_SIZE;
}

inline bool in_Flash (paddr_t addr){
    return addr - FLASH_BASE < FLASH_SIZE;
}

static inline bool in_Sram(paddr_t addr){
    return addr - SRAM_BASE < SRAM_SIZE;
}

static inline bool in_uart(paddr_t addr){
    return addr - UART_BASE < UART_SIZE;
}

static inline bool in_sdram(paddr_t addr) {
    return addr - SDRAM_BASE < SDRAM_SIZE;
}

static inline bool in_clint(paddr_t addr) {
    return addr - CLINT_BASE < CLINT_SIZE;
}

static inline bool in_gpio(paddr_t addr) {
    return addr - GPIO_BASE < GPIO_SIZE;
}

static inline bool in_vga(paddr_t addr) {
    return addr - VGA_BASE < VGA_SIZE;
}

static inline bool in_ps2(paddr_t addr){
    return addr - PS2_BASE < PS2_SIZE;
}

bool in_socMem(paddr_t addr){
    return in_Mrom(addr) || in_Sram(addr) || in_sdram(addr) || in_Flash(addr);
}
//only support uart and clint
bool in_socDevW(paddr_t addr){
    return in_uart(addr) || in_gpio(addr) || in_clint(addr) || in_vga(addr) || in_ps2(addr);
}

bool in_socDevR(paddr_t addr){
    return in_uart(addr) || in_gpio(addr) || in_clint(addr) || in_vga(addr) || in_ps2(addr);
}

word_t soc_read(paddr_t paddr, int len){
    uint8_t *ptr = NULL;
    if(in_Mrom(paddr)){
        ptr = mrom + paddr - MROM_BASE;
    } else if(in_Sram(paddr)){
        ptr = sram + paddr - SRAM_BASE;
    } else if(in_Flash(paddr)){
        ptr = flash + paddr - FLASH_BASE;
    } else if(in_sdram(paddr)){
        ptr = sdram + paddr - SDRAM_BASE;
    } else assert(0);

    switch (len) {
        case 1: return *(uint8_t  *)ptr;
        case 2: return *(uint16_t *)ptr;
        case 4: return *(uint32_t *)ptr;
        default: assert(0);
    }
    assert(0);      // 到达这里说明没有取出来数据
    return 0;
}

void soc_write(paddr_t paddr, int len, word_t data){
    uint8_t *ptr = NULL;
    if(in_Mrom(paddr)){
        ptr = mrom + paddr - MROM_BASE;
    } else if(in_Sram(paddr)){
        ptr = sram + paddr - SRAM_BASE;
    } else if(in_Flash(paddr)){
        ptr = flash + paddr - FLASH_BASE;
    } else if(in_sdram(paddr)){
        ptr = sdram + paddr - SDRAM_BASE;
    } else assert(0);

    switch (len) {
        case 1: *(uint8_t  *)ptr = data; return;
        case 2: *(uint16_t *)ptr = data; return;
        case 4: *(uint32_t *)ptr = data; return;
        default: assert(0);
    }
}

word_t uart_io_read(paddr_t addr, int len){
    assert(len == 1);
    if(addr == UART_REG_LS)
        return 32;          // 说明FIFO现在是空的
        // return 0x60;        // FIFO为空 且 移位寄存器已完成最后一位发送后置位   
    return 0;
}

void uart_io_write(paddr_t addr, int len, word_t data){
    assert(len ==1);
    if(addr == UART_REG_RB){
        // putchar(data);
    }
}

word_t clint_io_read(paddr_t addr, int len){
    int offset = addr - CLINT_BASE;
    assert(offset == 0 || offset == 4);
    uint64_t us = get_time();
    if(offset == 0)
        return (uint32_t)us;
    else if(offset == 4)
        return us >> 32;
    assert(0);
    return 0;
}

void clint_io_write(paddr_t addr, int len, word_t data){
    assert(0);
}

word_t socDev_read(paddr_t addr,int len){
    word_t ret;
    if(in_uart(addr)){
        ret = uart_io_read(addr, len);
    } else if(in_clint(addr)){
        ret = clint_io_read(addr, len);
    } else if(in_gpio(addr) || in_vga(addr) || in_ps2(addr)){
        ret = 0;
    } else assert(0);
    return ret;
}

void socDev_write(paddr_t addr, int len, word_t data){
    if(in_uart(addr)){
        uart_io_write(addr, len, data);
    } else if(in_clint(addr)){
        clint_io_write(addr, len, data);
    } else if(in_gpio(addr) || in_vga(addr) || in_ps2(addr)){
        return;
    } else assert(0);
}

void init_icacheitrace(){
    itrace_fp = fopen(itrace_file, "w");
    Log("icache trace file %s", itrace_file);
    assert(itrace_fp);
}

void write_icacheitrace(paddr_t addr){
    fprintf(itrace_fp, "%u\n", addr);
}