// Seed: 3463849216
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  assign module_2._id_0 = 0;
  assign module_1.id_0  = 0;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  wire id_6, id_7, id_8;
endmodule
module module_1 (
    output wand id_0,
    input  wor  id_1,
    input  wor  id_2
);
  parameter id_4 = 1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  initial $clog2(67);
  ;
endmodule
module module_2 #(
    parameter id_0 = 32'd40
) (
    output tri0 _id_0,
    input uwire id_1,
    input tri id_2,
    output wand id_3[id_0 : 1],
    output supply1 id_4,
    input tri1 id_5
);
  wire id_7;
  xor primCall (id_4, id_7, id_5, id_1);
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
