m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/notgate8bits/simulation/qsim
Enotgate8bits
Z1 w1731958016
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 0
R0
Z9 8notgate8bits.vho
Z10 Fnotgate8bits.vho
l0
L37 1
Vi97]j^`6[>bY;<<ngbK``0
!s100 6<EC3SlcSU9elM<36Zgf61
Z11 OV;C;2020.1;71
32
Z12 !s110 1731958018
!i10b 1
Z13 !s108 1731958018.000000
Z14 !s90 -work|work|notgate8bits.vho|
Z15 !s107 notgate8bits.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 12 notgate8bits 0 22 i97]j^`6[>bY;<<ngbK``0
!i122 0
l93
L63 250
VKL>EdZee6BZ3Q5Q]OleIZ3
!s100 FizMLeh=gG5PKGJNEnh[W2
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Enotgate8bits_vhd_vec_tst
Z18 w1731958013
R6
R7
!i122 1
R0
Z19 8Waveform.vwf.vht
Z20 FWaveform.vwf.vht
l0
L32 1
VJbWC8V[B3E;YXX5=^jd1M3
!s100 JENFR0A0DiG]m5>P26z=P1
R11
32
Z21 !s110 1731958019
!i10b 1
Z22 !s108 1731958019.000000
Z23 !s90 -work|work|Waveform.vwf.vht|
!s107 Waveform.vwf.vht|
!i113 1
R16
R17
Anotgate8bits_arch
R6
R7
DEx4 work 24 notgate8bits_vhd_vec_tst 0 22 JbWC8V[B3E;YXX5=^jd1M3
!i122 1
l45
L34 815
VazY_;J<4^2VeO?VI``fom3
!s100 ka=?b_J^Pc>7ZIN6Y]1hA1
R11
32
R21
!i10b 1
R22
R23
Z24 !s107 Waveform.vwf.vht|
!i113 1
R16
R17
