
Stratos-V2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005efc  08000184  08000184  00010184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ec  08006080  08006080  00016080  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800696c  0800696c  0001696c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08006970  08006970  00016970  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000003e4  20000000  08006974  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000988  200003e8  08006d58  000203e8  2**3
                  ALLOC
  7 ._user_heap_stack 00000400  20000d70  08006d58  00020d70  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000203e4  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001871a  00000000  00000000  0002040d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 0000366b  00000000  00000000  00038b27  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000c14f  00000000  00000000  0003c192  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001328  00000000  00000000  000482e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000011e0  00000000  00000000  00049610  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000802a  00000000  00000000  0004a7f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00005834  00000000  00000000  0005281a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0005804e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00003364  00000000  00000000  000580cc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	; (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	; (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	200003e8 	.word	0x200003e8
 80001a0:	00000000 	.word	0x00000000
 80001a4:	08006068 	.word	0x08006068

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	; (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	; (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	; (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	200003ec 	.word	0x200003ec
 80001c0:	08006068 	.word	0x08006068

080001c4 <strlen>:
 80001c4:	4603      	mov	r3, r0
 80001c6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ca:	2a00      	cmp	r2, #0
 80001cc:	d1fb      	bne.n	80001c6 <strlen+0x2>
 80001ce:	1a18      	subs	r0, r3, r0
 80001d0:	3801      	subs	r0, #1
 80001d2:	4770      	bx	lr

080001d4 <NVIC_PriorityGroupConfig>:
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80001d4:	f040 60bf 	orr.w	r0, r0, #100139008	; 0x5f80000
 80001d8:	f440 3000 	orr.w	r0, r0, #131072	; 0x20000
 80001dc:	4b01      	ldr	r3, [pc, #4]	; (80001e4 <NVIC_PriorityGroupConfig+0x10>)
 80001de:	60d8      	str	r0, [r3, #12]
 80001e0:	4770      	bx	lr
 80001e2:	bf00      	nop
 80001e4:	e000ed00 	.word	0xe000ed00

080001e8 <NVIC_Init>:
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80001e8:	78c3      	ldrb	r3, [r0, #3]
 80001ea:	b95b      	cbnz	r3, 8000204 <NVIC_Init+0x1c>
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
  else
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001ec:	7803      	ldrb	r3, [r0, #0]
 80001ee:	095a      	lsrs	r2, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80001f0:	f003 031f 	and.w	r3, r3, #31
 80001f4:	2101      	movs	r1, #1
 80001f6:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80001fa:	3220      	adds	r2, #32
 80001fc:	4913      	ldr	r1, [pc, #76]	; (800024c <NVIC_Init+0x64>)
 80001fe:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  }
}
 8000202:	4770      	bx	lr
{
 8000204:	b410      	push	{r4}
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000206:	4b12      	ldr	r3, [pc, #72]	; (8000250 <NVIC_Init+0x68>)
 8000208:	68da      	ldr	r2, [r3, #12]
 800020a:	43d2      	mvns	r2, r2
 800020c:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 8000210:	f1c2 0304 	rsb	r3, r2, #4
 8000214:	b2dc      	uxtb	r4, r3
    tmpsub = tmpsub >> tmppriority;
 8000216:	210f      	movs	r1, #15
 8000218:	fa41 f202 	asr.w	r2, r1, r2
    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 800021c:	7843      	ldrb	r3, [r0, #1]
 800021e:	40a3      	lsls	r3, r4
 8000220:	b2db      	uxtb	r3, r3
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000222:	7881      	ldrb	r1, [r0, #2]
 8000224:	400a      	ands	r2, r1
 8000226:	4313      	orrs	r3, r2
    tmppriority = tmppriority << 0x04;
 8000228:	011b      	lsls	r3, r3, #4
 800022a:	b2db      	uxtb	r3, r3
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 800022c:	7802      	ldrb	r2, [r0, #0]
 800022e:	4907      	ldr	r1, [pc, #28]	; (800024c <NVIC_Init+0x64>)
 8000230:	440a      	add	r2, r1
 8000232:	f882 3300 	strb.w	r3, [r2, #768]	; 0x300
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000236:	7803      	ldrb	r3, [r0, #0]
 8000238:	0958      	lsrs	r0, r3, #5
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 800023a:	f003 031f 	and.w	r3, r3, #31
 800023e:	2201      	movs	r2, #1
 8000240:	fa02 f303 	lsl.w	r3, r2, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000244:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
}
 8000248:	bc10      	pop	{r4}
 800024a:	4770      	bx	lr
 800024c:	e000e100 	.word	0xe000e100
 8000250:	e000ed00 	.word	0xe000ed00

08000254 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000254:	b410      	push	{r4}
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000256:	6843      	ldr	r3, [r0, #4]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000258:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 800025c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000260:	790c      	ldrb	r4, [r1, #4]
                                   ADC_InitStruct->ADC_Resolution);
 8000262:	680a      	ldr	r2, [r1, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000264:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
 8000268:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 800026a:	6043      	str	r3, [r0, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 800026c:	6883      	ldr	r3, [r0, #8]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 800026e:	4a0b      	ldr	r2, [pc, #44]	; (800029c <ADC_Init+0x48>)
 8000270:	401a      	ands	r2, r3
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000272:	690b      	ldr	r3, [r1, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000274:	68cc      	ldr	r4, [r1, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000276:	4323      	orrs	r3, r4
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000278:	688c      	ldr	r4, [r1, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 800027a:	4323      	orrs	r3, r4
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800027c:	794c      	ldrb	r4, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 800027e:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
 8000282:	4313      	orrs	r3, r2
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000284:	6083      	str	r3, [r0, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000286:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000288:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 800028c:	7d0a      	ldrb	r2, [r1, #20]
 800028e:	3a01      	subs	r2, #1
 8000290:	b2d2      	uxtb	r2, r2
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000292:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000296:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8000298:	bc10      	pop	{r4}
 800029a:	4770      	bx	lr
 800029c:	c0fff7fd 	.word	0xc0fff7fd

080002a0 <ADC_StructInit>:
  * @retval None
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)
{
  /* Initialize the ADC_Mode member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 80002a0:	2300      	movs	r3, #0
 80002a2:	6003      	str	r3, [r0, #0]

  /* initialize the ADC_ScanConvMode member */
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 80002a4:	7103      	strb	r3, [r0, #4]

  /* Initialize the ADC_ContinuousConvMode member */
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 80002a6:	7143      	strb	r3, [r0, #5]

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 80002a8:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1;
 80002aa:	60c3      	str	r3, [r0, #12]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 80002ac:	6103      	str	r3, [r0, #16]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 80002ae:	2301      	movs	r3, #1
 80002b0:	7503      	strb	r3, [r0, #20]
 80002b2:	4770      	bx	lr

080002b4 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 80002b4:	b410      	push	{r4}
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 80002b6:	4907      	ldr	r1, [pc, #28]	; (80002d4 <ADC_CommonInit+0x20>)
 80002b8:	684b      	ldr	r3, [r1, #4]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 80002ba:	4a07      	ldr	r2, [pc, #28]	; (80002d8 <ADC_CommonInit+0x24>)
 80002bc:	401a      	ands	r2, r3
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002be:	6803      	ldr	r3, [r0, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80002c0:	6844      	ldr	r4, [r0, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002c2:	4323      	orrs	r3, r4
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002c4:	6884      	ldr	r4, [r0, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 80002c6:	4323      	orrs	r3, r4
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 80002c8:	68c0      	ldr	r0, [r0, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 80002ca:	4303      	orrs	r3, r0
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 80002cc:	4313      	orrs	r3, r2
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 80002ce:	604b      	str	r3, [r1, #4]
}
 80002d0:	bc10      	pop	{r4}
 80002d2:	4770      	bx	lr
 80002d4:	40012300 	.word	0x40012300
 80002d8:	fffc30e0 	.word	0xfffc30e0

080002dc <ADC_Cmd>:
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80002dc:	b921      	cbnz	r1, 80002e8 <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80002de:	6883      	ldr	r3, [r0, #8]
 80002e0:	f023 0301 	bic.w	r3, r3, #1
 80002e4:	6083      	str	r3, [r0, #8]
 80002e6:	4770      	bx	lr
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80002e8:	6883      	ldr	r3, [r0, #8]
 80002ea:	f043 0301 	orr.w	r3, r3, #1
 80002ee:	6083      	str	r3, [r0, #8]
 80002f0:	4770      	bx	lr

080002f2 <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 80002f2:	b470      	push	{r4, r5, r6}
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80002f4:	2909      	cmp	r1, #9
 80002f6:	d91d      	bls.n	8000334 <ADC_RegularChannelConfig+0x42>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 80002f8:	68c5      	ldr	r5, [r0, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 80002fa:	f1a1 040a 	sub.w	r4, r1, #10
 80002fe:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8000302:	2607      	movs	r6, #7
 8000304:	40a6      	lsls	r6, r4
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000306:	ea25 0506 	bic.w	r5, r5, r6
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 800030a:	fa03 f404 	lsl.w	r4, r3, r4
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 800030e:	432c      	orrs	r4, r5
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000310:	60c4      	str	r4, [r0, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000312:	2a06      	cmp	r2, #6
 8000314:	d91a      	bls.n	800034c <ADC_RegularChannelConfig+0x5a>
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
  }
  /* For Rank 7 to 12 */
  else if (Rank < 13)
 8000316:	2a0c      	cmp	r2, #12
 8000318:	d926      	bls.n	8000368 <ADC_RegularChannelConfig+0x76>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 800031a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 800031c:	3a0d      	subs	r2, #13
 800031e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000322:	241f      	movs	r4, #31
 8000324:	4094      	lsls	r4, r2
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000326:	ea23 0304 	bic.w	r3, r3, r4
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 800032a:	fa01 f202 	lsl.w	r2, r1, r2
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800032e:	431a      	orrs	r2, r3
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 8000330:	62c2      	str	r2, [r0, #44]	; 0x2c
  }
}
 8000332:	e017      	b.n	8000364 <ADC_RegularChannelConfig+0x72>
    tmpreg1 = ADCx->SMPR2;
 8000334:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000336:	eb01 0641 	add.w	r6, r1, r1, lsl #1
 800033a:	2407      	movs	r4, #7
 800033c:	40b4      	lsls	r4, r6
    tmpreg1 &= ~tmpreg2;
 800033e:	ea25 0504 	bic.w	r5, r5, r4
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000342:	fa03 f406 	lsl.w	r4, r3, r6
    tmpreg1 |= tmpreg2;
 8000346:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 8000348:	6104      	str	r4, [r0, #16]
 800034a:	e7e2      	b.n	8000312 <ADC_RegularChannelConfig+0x20>
    tmpreg1 = ADCx->SQR3;
 800034c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 800034e:	3a01      	subs	r2, #1
 8000350:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000354:	241f      	movs	r4, #31
 8000356:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000358:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 800035c:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 8000360:	431a      	orrs	r2, r3
    ADCx->SQR3 = tmpreg1;
 8000362:	6342      	str	r2, [r0, #52]	; 0x34
}
 8000364:	bc70      	pop	{r4, r5, r6}
 8000366:	4770      	bx	lr
    tmpreg1 = ADCx->SQR2;
 8000368:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 800036a:	3a07      	subs	r2, #7
 800036c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8000370:	241f      	movs	r4, #31
 8000372:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8000374:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000378:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 800037c:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 800037e:	6302      	str	r2, [r0, #48]	; 0x30
 8000380:	e7f0      	b.n	8000364 <ADC_RegularChannelConfig+0x72>

08000382 <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000382:	6883      	ldr	r3, [r0, #8]
 8000384:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000388:	6083      	str	r3, [r0, #8]
 800038a:	4770      	bx	lr

0800038c <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 800038c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
 800038e:	b280      	uxth	r0, r0
 8000390:	4770      	bx	lr

08000392 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000392:	6803      	ldr	r3, [r0, #0]
 8000394:	4219      	tst	r1, r3
 8000396:	d101      	bne.n	800039c <ADC_GetFlagStatus+0xa>
    bitstatus = SET;
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000398:	2000      	movs	r0, #0
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 800039a:	4770      	bx	lr
    bitstatus = SET;
 800039c:	2001      	movs	r0, #1
 800039e:	4770      	bx	lr

080003a0 <DAC_Init>:
  * @param  DAC_InitStruct: pointer to a DAC_InitTypeDef structure that contains
  *         the configuration information for the  specified DAC channel.
  * @retval None
  */
void DAC_Init(uint32_t DAC_Channel, DAC_InitTypeDef* DAC_InitStruct)
{
 80003a0:	b430      	push	{r4, r5}
  assert_param(IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(DAC_InitStruct->DAC_OutputBuffer));

/*---------------------------- DAC CR Configuration --------------------------*/
  /* Get the DAC CR value */
  tmpreg1 = DAC->CR;
 80003a2:	4c0a      	ldr	r4, [pc, #40]	; (80003cc <DAC_Init+0x2c>)
 80003a4:	6822      	ldr	r2, [r4, #0]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(CR_CLEAR_MASK << DAC_Channel);
 80003a6:	f640 73fe 	movw	r3, #4094	; 0xffe
 80003aa:	4083      	lsls	r3, r0
 80003ac:	ea22 0203 	bic.w	r2, r2, r3
     wave generation, mask/amplitude for wave generation */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set WAVEx bits according to DAC_WaveGeneration value */
  /* Set MAMPx bits according to DAC_LFSRUnmask_TriangleAmplitude value */ 
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80003b0:	680b      	ldr	r3, [r1, #0]
 80003b2:	684d      	ldr	r5, [r1, #4]
 80003b4:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_LFSRUnmask_TriangleAmplitude | \
 80003b6:	688d      	ldr	r5, [r1, #8]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80003b8:	432b      	orrs	r3, r5
             DAC_InitStruct->DAC_OutputBuffer);
 80003ba:	68c9      	ldr	r1, [r1, #12]
  tmpreg2 = (DAC_InitStruct->DAC_Trigger | DAC_InitStruct->DAC_WaveGeneration |
 80003bc:	430b      	orrs	r3, r1
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << DAC_Channel;
 80003be:	fa03 f000 	lsl.w	r0, r3, r0
 80003c2:	4310      	orrs	r0, r2
  /* Write to DAC CR */
  DAC->CR = tmpreg1;
 80003c4:	6020      	str	r0, [r4, #0]
}
 80003c6:	bc30      	pop	{r4, r5}
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	40007400 	.word	0x40007400

080003d0 <DAC_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003d0:	b941      	cbnz	r1, 80003e4 <DAC_Cmd+0x14>
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel */
    DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel));
 80003d2:	4908      	ldr	r1, [pc, #32]	; (80003f4 <DAC_Cmd+0x24>)
 80003d4:	680b      	ldr	r3, [r1, #0]
 80003d6:	2201      	movs	r2, #1
 80003d8:	fa02 f000 	lsl.w	r0, r2, r0
 80003dc:	ea23 0000 	bic.w	r0, r3, r0
 80003e0:	6008      	str	r0, [r1, #0]
 80003e2:	4770      	bx	lr
    DAC->CR |= (DAC_CR_EN1 << DAC_Channel);
 80003e4:	4903      	ldr	r1, [pc, #12]	; (80003f4 <DAC_Cmd+0x24>)
 80003e6:	680b      	ldr	r3, [r1, #0]
 80003e8:	2201      	movs	r2, #1
 80003ea:	fa02 f000 	lsl.w	r0, r2, r0
 80003ee:	4318      	orrs	r0, r3
 80003f0:	6008      	str	r0, [r1, #0]
 80003f2:	4770      	bx	lr
 80003f4:	40007400 	.word	0x40007400

080003f8 <DAC_DMACmd>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(DAC_Channel));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80003f8:	b949      	cbnz	r1, 800040e <DAC_DMACmd+0x16>
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
  }
  else
  {
    /* Disable the selected DAC channel DMA request */
    DAC->CR &= (~(DAC_CR_DMAEN1 << DAC_Channel));
 80003fa:	4909      	ldr	r1, [pc, #36]	; (8000420 <DAC_DMACmd+0x28>)
 80003fc:	680b      	ldr	r3, [r1, #0]
 80003fe:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000402:	fa02 f000 	lsl.w	r0, r2, r0
 8000406:	ea23 0000 	bic.w	r0, r3, r0
 800040a:	6008      	str	r0, [r1, #0]
 800040c:	4770      	bx	lr
    DAC->CR |= (DAC_CR_DMAEN1 << DAC_Channel);
 800040e:	4904      	ldr	r1, [pc, #16]	; (8000420 <DAC_DMACmd+0x28>)
 8000410:	680b      	ldr	r3, [r1, #0]
 8000412:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000416:	fa02 f000 	lsl.w	r0, r2, r0
 800041a:	4318      	orrs	r0, r3
 800041c:	6008      	str	r0, [r1, #0]
 800041e:	4770      	bx	lr
 8000420:	40007400 	.word	0x40007400

08000424 <DMA_DeInit>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  /* Disable the selected DMAy Streamx */
  DMAy_Streamx->CR &= ~((uint32_t)DMA_SxCR_EN);
 8000424:	6803      	ldr	r3, [r0, #0]
 8000426:	f023 0301 	bic.w	r3, r3, #1
 800042a:	6003      	str	r3, [r0, #0]

  /* Reset DMAy Streamx control register */
  DMAy_Streamx->CR  = 0;
 800042c:	2300      	movs	r3, #0
 800042e:	6003      	str	r3, [r0, #0]
  
  /* Reset DMAy Streamx Number of Data to Transfer register */
  DMAy_Streamx->NDTR = 0;
 8000430:	6043      	str	r3, [r0, #4]
  
  /* Reset DMAy Streamx peripheral address register */
  DMAy_Streamx->PAR  = 0;
 8000432:	6083      	str	r3, [r0, #8]
  
  /* Reset DMAy Streamx memory 0 address register */
  DMAy_Streamx->M0AR = 0;
 8000434:	60c3      	str	r3, [r0, #12]

  /* Reset DMAy Streamx memory 1 address register */
  DMAy_Streamx->M1AR = 0;
 8000436:	6103      	str	r3, [r0, #16]

  /* Reset DMAy Streamx FIFO control register */
  DMAy_Streamx->FCR = (uint32_t)0x00000021; 
 8000438:	2321      	movs	r3, #33	; 0x21
 800043a:	6143      	str	r3, [r0, #20]

  /* Reset interrupt pending bits for the selected stream */
  if (DMAy_Streamx == DMA1_Stream0)
 800043c:	4b3c      	ldr	r3, [pc, #240]	; (8000530 <DMA_DeInit+0x10c>)
 800043e:	4298      	cmp	r0, r3
 8000440:	d02d      	beq.n	800049e <DMA_DeInit+0x7a>
  {
    /* Reset interrupt pending bits for DMA1 Stream0 */
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream1)
 8000442:	4b3c      	ldr	r3, [pc, #240]	; (8000534 <DMA_DeInit+0x110>)
 8000444:	4298      	cmp	r0, r3
 8000446:	d02e      	beq.n	80004a6 <DMA_DeInit+0x82>
  {
    /* Reset interrupt pending bits for DMA1 Stream1 */
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream2)
 8000448:	4b3b      	ldr	r3, [pc, #236]	; (8000538 <DMA_DeInit+0x114>)
 800044a:	4298      	cmp	r0, r3
 800044c:	d030      	beq.n	80004b0 <DMA_DeInit+0x8c>
  {
    /* Reset interrupt pending bits for DMA1 Stream2 */
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream3)
 800044e:	4b3b      	ldr	r3, [pc, #236]	; (800053c <DMA_DeInit+0x118>)
 8000450:	4298      	cmp	r0, r3
 8000452:	d032      	beq.n	80004ba <DMA_DeInit+0x96>
  {
    /* Reset interrupt pending bits for DMA1 Stream3 */
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream4)
 8000454:	4b3a      	ldr	r3, [pc, #232]	; (8000540 <DMA_DeInit+0x11c>)
 8000456:	4298      	cmp	r0, r3
 8000458:	d034      	beq.n	80004c4 <DMA_DeInit+0xa0>
  {
    /* Reset interrupt pending bits for DMA1 Stream4 */
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream5)
 800045a:	4b3a      	ldr	r3, [pc, #232]	; (8000544 <DMA_DeInit+0x120>)
 800045c:	4298      	cmp	r0, r3
 800045e:	d035      	beq.n	80004cc <DMA_DeInit+0xa8>
  {
    /* Reset interrupt pending bits for DMA1 Stream5 */
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream6)
 8000460:	4b39      	ldr	r3, [pc, #228]	; (8000548 <DMA_DeInit+0x124>)
 8000462:	4298      	cmp	r0, r3
 8000464:	d036      	beq.n	80004d4 <DMA_DeInit+0xb0>
  {
    /* Reset interrupt pending bits for DMA1 Stream6 */
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
  }
  else if (DMAy_Streamx == DMA1_Stream7)
 8000466:	4b39      	ldr	r3, [pc, #228]	; (800054c <DMA_DeInit+0x128>)
 8000468:	4298      	cmp	r0, r3
 800046a:	d037      	beq.n	80004dc <DMA_DeInit+0xb8>
  {
    /* Reset interrupt pending bits for DMA1 Stream7 */
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream0)
 800046c:	4b38      	ldr	r3, [pc, #224]	; (8000550 <DMA_DeInit+0x12c>)
 800046e:	4298      	cmp	r0, r3
 8000470:	d039      	beq.n	80004e6 <DMA_DeInit+0xc2>
  {
    /* Reset interrupt pending bits for DMA2 Stream0 */
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream1)
 8000472:	4b38      	ldr	r3, [pc, #224]	; (8000554 <DMA_DeInit+0x130>)
 8000474:	4298      	cmp	r0, r3
 8000476:	d03a      	beq.n	80004ee <DMA_DeInit+0xca>
  {
    /* Reset interrupt pending bits for DMA2 Stream1 */
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream2)
 8000478:	4b37      	ldr	r3, [pc, #220]	; (8000558 <DMA_DeInit+0x134>)
 800047a:	4298      	cmp	r0, r3
 800047c:	d03c      	beq.n	80004f8 <DMA_DeInit+0xd4>
  {
    /* Reset interrupt pending bits for DMA2 Stream2 */
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream3)
 800047e:	4b37      	ldr	r3, [pc, #220]	; (800055c <DMA_DeInit+0x138>)
 8000480:	4298      	cmp	r0, r3
 8000482:	d03e      	beq.n	8000502 <DMA_DeInit+0xde>
  {
    /* Reset interrupt pending bits for DMA2 Stream3 */
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream4)
 8000484:	4b36      	ldr	r3, [pc, #216]	; (8000560 <DMA_DeInit+0x13c>)
 8000486:	4298      	cmp	r0, r3
 8000488:	d040      	beq.n	800050c <DMA_DeInit+0xe8>
  {
    /* Reset interrupt pending bits for DMA2 Stream4 */
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream5)
 800048a:	4b36      	ldr	r3, [pc, #216]	; (8000564 <DMA_DeInit+0x140>)
 800048c:	4298      	cmp	r0, r3
 800048e:	d041      	beq.n	8000514 <DMA_DeInit+0xf0>
  {
    /* Reset interrupt pending bits for DMA2 Stream5 */
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
  }
  else if (DMAy_Streamx == DMA2_Stream6)
 8000490:	4b35      	ldr	r3, [pc, #212]	; (8000568 <DMA_DeInit+0x144>)
 8000492:	4298      	cmp	r0, r3
 8000494:	d042      	beq.n	800051c <DMA_DeInit+0xf8>
    /* Reset interrupt pending bits for DMA2 Stream6 */
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
  }
  else 
  {
    if (DMAy_Streamx == DMA2_Stream7)
 8000496:	4b35      	ldr	r3, [pc, #212]	; (800056c <DMA_DeInit+0x148>)
 8000498:	4298      	cmp	r0, r3
 800049a:	d043      	beq.n	8000524 <DMA_DeInit+0x100>
 800049c:	4770      	bx	lr
    DMA1->LIFCR = DMA_Stream0_IT_MASK;
 800049e:	223d      	movs	r2, #61	; 0x3d
 80004a0:	3b10      	subs	r3, #16
 80004a2:	609a      	str	r2, [r3, #8]
 80004a4:	4770      	bx	lr
    DMA1->LIFCR = DMA_Stream1_IT_MASK;
 80004a6:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80004aa:	3b28      	subs	r3, #40	; 0x28
 80004ac:	609a      	str	r2, [r3, #8]
 80004ae:	4770      	bx	lr
    DMA1->LIFCR = DMA_Stream2_IT_MASK;
 80004b0:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80004b4:	3b40      	subs	r3, #64	; 0x40
 80004b6:	609a      	str	r2, [r3, #8]
 80004b8:	4770      	bx	lr
    DMA1->LIFCR = DMA_Stream3_IT_MASK;
 80004ba:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 80004be:	3b58      	subs	r3, #88	; 0x58
 80004c0:	609a      	str	r2, [r3, #8]
 80004c2:	4770      	bx	lr
    DMA1->HIFCR = DMA_Stream4_IT_MASK;
 80004c4:	4a2a      	ldr	r2, [pc, #168]	; (8000570 <DMA_DeInit+0x14c>)
 80004c6:	3b70      	subs	r3, #112	; 0x70
 80004c8:	60da      	str	r2, [r3, #12]
 80004ca:	4770      	bx	lr
    DMA1->HIFCR = DMA_Stream5_IT_MASK;
 80004cc:	4a29      	ldr	r2, [pc, #164]	; (8000574 <DMA_DeInit+0x150>)
 80004ce:	3b88      	subs	r3, #136	; 0x88
 80004d0:	60da      	str	r2, [r3, #12]
 80004d2:	4770      	bx	lr
    DMA1->HIFCR = (uint32_t)DMA_Stream6_IT_MASK;
 80004d4:	4a28      	ldr	r2, [pc, #160]	; (8000578 <DMA_DeInit+0x154>)
 80004d6:	3ba0      	subs	r3, #160	; 0xa0
 80004d8:	60da      	str	r2, [r3, #12]
 80004da:	4770      	bx	lr
    DMA1->HIFCR = DMA_Stream7_IT_MASK;
 80004dc:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 80004e0:	3bb8      	subs	r3, #184	; 0xb8
 80004e2:	60da      	str	r2, [r3, #12]
 80004e4:	4770      	bx	lr
    DMA2->LIFCR = DMA_Stream0_IT_MASK;
 80004e6:	223d      	movs	r2, #61	; 0x3d
 80004e8:	3b10      	subs	r3, #16
 80004ea:	609a      	str	r2, [r3, #8]
 80004ec:	4770      	bx	lr
    DMA2->LIFCR = DMA_Stream1_IT_MASK;
 80004ee:	f44f 6274 	mov.w	r2, #3904	; 0xf40
 80004f2:	3b28      	subs	r3, #40	; 0x28
 80004f4:	609a      	str	r2, [r3, #8]
 80004f6:	4770      	bx	lr
    DMA2->LIFCR = DMA_Stream2_IT_MASK;
 80004f8:	f44f 1274 	mov.w	r2, #3997696	; 0x3d0000
 80004fc:	3b40      	subs	r3, #64	; 0x40
 80004fe:	609a      	str	r2, [r3, #8]
 8000500:	4770      	bx	lr
    DMA2->LIFCR = DMA_Stream3_IT_MASK;
 8000502:	f04f 6274 	mov.w	r2, #255852544	; 0xf400000
 8000506:	3b58      	subs	r3, #88	; 0x58
 8000508:	609a      	str	r2, [r3, #8]
 800050a:	4770      	bx	lr
    DMA2->HIFCR = DMA_Stream4_IT_MASK;
 800050c:	4a18      	ldr	r2, [pc, #96]	; (8000570 <DMA_DeInit+0x14c>)
 800050e:	3b70      	subs	r3, #112	; 0x70
 8000510:	60da      	str	r2, [r3, #12]
 8000512:	4770      	bx	lr
    DMA2->HIFCR = DMA_Stream5_IT_MASK;
 8000514:	4a17      	ldr	r2, [pc, #92]	; (8000574 <DMA_DeInit+0x150>)
 8000516:	3b88      	subs	r3, #136	; 0x88
 8000518:	60da      	str	r2, [r3, #12]
 800051a:	4770      	bx	lr
    DMA2->HIFCR = DMA_Stream6_IT_MASK;
 800051c:	4a16      	ldr	r2, [pc, #88]	; (8000578 <DMA_DeInit+0x154>)
 800051e:	3ba0      	subs	r3, #160	; 0xa0
 8000520:	60da      	str	r2, [r3, #12]
 8000522:	4770      	bx	lr
    {
      /* Reset interrupt pending bits for DMA2 Stream7 */
      DMA2->HIFCR = DMA_Stream7_IT_MASK;
 8000524:	f04f 523d 	mov.w	r2, #792723456	; 0x2f400000
 8000528:	3bb8      	subs	r3, #184	; 0xb8
 800052a:	60da      	str	r2, [r3, #12]
    }
  }
}
 800052c:	e7b6      	b.n	800049c <DMA_DeInit+0x78>
 800052e:	bf00      	nop
 8000530:	40026010 	.word	0x40026010
 8000534:	40026028 	.word	0x40026028
 8000538:	40026040 	.word	0x40026040
 800053c:	40026058 	.word	0x40026058
 8000540:	40026070 	.word	0x40026070
 8000544:	40026088 	.word	0x40026088
 8000548:	400260a0 	.word	0x400260a0
 800054c:	400260b8 	.word	0x400260b8
 8000550:	40026410 	.word	0x40026410
 8000554:	40026428 	.word	0x40026428
 8000558:	40026440 	.word	0x40026440
 800055c:	40026458 	.word	0x40026458
 8000560:	40026470 	.word	0x40026470
 8000564:	40026488 	.word	0x40026488
 8000568:	400264a0 	.word	0x400264a0
 800056c:	400264b8 	.word	0x400264b8
 8000570:	2000003d 	.word	0x2000003d
 8000574:	20000f40 	.word	0x20000f40
 8000578:	203d0000 	.word	0x203d0000

0800057c <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 800057c:	b410      	push	{r4}
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 800057e:	6803      	ldr	r3, [r0, #0]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000580:	4a13      	ldr	r2, [pc, #76]	; (80005d0 <DMA_Init+0x54>)
 8000582:	401a      	ands	r2, r3
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000584:	680b      	ldr	r3, [r1, #0]
 8000586:	68cc      	ldr	r4, [r1, #12]
 8000588:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800058a:	694c      	ldr	r4, [r1, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 800058c:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 800058e:	698c      	ldr	r4, [r1, #24]
 8000590:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000592:	69cc      	ldr	r4, [r1, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000594:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000596:	6a0c      	ldr	r4, [r1, #32]
 8000598:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800059a:	6a4c      	ldr	r4, [r1, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 800059c:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 800059e:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80005a0:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a2:	6b4c      	ldr	r4, [r1, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 80005a4:	4323      	orrs	r3, r4
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 80005a6:	6b8c      	ldr	r4, [r1, #56]	; 0x38
 80005a8:	4323      	orrs	r3, r4
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 80005aa:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 80005ac:	6003      	str	r3, [r0, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 80005ae:	6943      	ldr	r3, [r0, #20]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80005b0:	f023 0307 	bic.w	r3, r3, #7

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 80005b4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80005b6:	6b0c      	ldr	r4, [r1, #48]	; 0x30
 80005b8:	4322      	orrs	r2, r4
 80005ba:	4313      	orrs	r3, r2

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 80005bc:	6143      	str	r3, [r0, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 80005be:	690b      	ldr	r3, [r1, #16]
 80005c0:	6043      	str	r3, [r0, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 80005c2:	684b      	ldr	r3, [r1, #4]
 80005c4:	6083      	str	r3, [r0, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 80005c6:	688b      	ldr	r3, [r1, #8]
 80005c8:	60c3      	str	r3, [r0, #12]
}
 80005ca:	bc10      	pop	{r4}
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop
 80005d0:	f01c803f 	.word	0xf01c803f

080005d4 <DMA_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80005d4:	b921      	cbnz	r1, 80005e0 <DMA_Cmd+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
  }
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 80005d6:	6803      	ldr	r3, [r0, #0]
 80005d8:	f023 0301 	bic.w	r3, r3, #1
 80005dc:	6003      	str	r3, [r0, #0]
 80005de:	4770      	bx	lr
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 80005e0:	6803      	ldr	r3, [r0, #0]
 80005e2:	f043 0301 	orr.w	r3, r3, #1
 80005e6:	6003      	str	r3, [r0, #0]
 80005e8:	4770      	bx	lr

080005ea <DMA_FlowControllerConfig>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));

  /* Check the needed flow controller  */
  if(DMA_FlowCtrl != DMA_FlowCtrl_Memory)
 80005ea:	b921      	cbnz	r1, 80005f6 <DMA_FlowControllerConfig+0xc>
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
  }
  else
  {
    /* Clear the PFCTRL bit: Memory is the flow controller */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_PFCTRL;    
 80005ec:	6803      	ldr	r3, [r0, #0]
 80005ee:	f023 0320 	bic.w	r3, r3, #32
 80005f2:	6003      	str	r3, [r0, #0]
 80005f4:	4770      	bx	lr
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_PFCTRL;   
 80005f6:	6803      	ldr	r3, [r0, #0]
 80005f8:	f043 0320 	orr.w	r3, r3, #32
 80005fc:	6003      	str	r3, [r0, #0]
 80005fe:	4770      	bx	lr

08000600 <DMA_ClearFlag>:
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000600:	4b0a      	ldr	r3, [pc, #40]	; (800062c <DMA_ClearFlag+0x2c>)
 8000602:	4298      	cmp	r0, r3
 8000604:	d80a      	bhi.n	800061c <DMA_ClearFlag+0x1c>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000606:	f2a3 430f 	subw	r3, r3, #1039	; 0x40f
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 800060a:	f011 5f00 	tst.w	r1, #536870912	; 0x20000000
 800060e:	d107      	bne.n	8000620 <DMA_ClearFlag+0x20>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000610:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8000614:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
 8000618:	6099      	str	r1, [r3, #8]
 800061a:	4770      	bx	lr
    DMAy = DMA2; 
 800061c:	4b04      	ldr	r3, [pc, #16]	; (8000630 <DMA_ClearFlag+0x30>)
 800061e:	e7f4      	b.n	800060a <DMA_ClearFlag+0xa>
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 8000620:	f021 21f0 	bic.w	r1, r1, #4026593280	; 0xf000f000
 8000624:	f021 1182 	bic.w	r1, r1, #8519810	; 0x820082
 8000628:	60d9      	str	r1, [r3, #12]
 800062a:	4770      	bx	lr
 800062c:	4002640f 	.word	0x4002640f
 8000630:	40026400 	.word	0x40026400

08000634 <DMA_ITConfig>:
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CONFIG_IT(DMA_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check if the DMA_IT parameter contains a FIFO interrupt */
  if ((DMA_IT & DMA_IT_FE) != 0)
 8000634:	f011 0f80 	tst.w	r1, #128	; 0x80
 8000638:	d004      	beq.n	8000644 <DMA_ITConfig+0x10>
  {
    if (NewState != DISABLE)
 800063a:	b16a      	cbz	r2, 8000658 <DMA_ITConfig+0x24>
    {
      /* Enable the selected DMA FIFO interrupts */
      DMAy_Streamx->FCR |= (uint32_t)DMA_IT_FE;
 800063c:	6943      	ldr	r3, [r0, #20]
 800063e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000642:	6143      	str	r3, [r0, #20]
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
    }
  }

  /* Check if the DMA_IT parameter contains a Transfer interrupt */
  if (DMA_IT != DMA_IT_FE)
 8000644:	2980      	cmp	r1, #128	; 0x80
 8000646:	d006      	beq.n	8000656 <DMA_ITConfig+0x22>
  {
    if (NewState != DISABLE)
 8000648:	b95a      	cbnz	r2, 8000662 <DMA_ITConfig+0x2e>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
    }
    else
    {
      /* Disable the selected DMA transfer interrupts */
      DMAy_Streamx->CR &= ~(uint32_t)(DMA_IT & TRANSFER_IT_ENABLE_MASK);
 800064a:	6803      	ldr	r3, [r0, #0]
 800064c:	f001 011e 	and.w	r1, r1, #30
 8000650:	ea23 0101 	bic.w	r1, r3, r1
 8000654:	6001      	str	r1, [r0, #0]
 8000656:	4770      	bx	lr
      DMAy_Streamx->FCR &= ~(uint32_t)DMA_IT_FE;  
 8000658:	6943      	ldr	r3, [r0, #20]
 800065a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800065e:	6143      	str	r3, [r0, #20]
 8000660:	e7f0      	b.n	8000644 <DMA_ITConfig+0x10>
      DMAy_Streamx->CR |= (uint32_t)(DMA_IT  & TRANSFER_IT_ENABLE_MASK);
 8000662:	6803      	ldr	r3, [r0, #0]
 8000664:	f001 011e 	and.w	r1, r1, #30
 8000668:	4319      	orrs	r1, r3
 800066a:	6001      	str	r1, [r0, #0]
 800066c:	4770      	bx	lr

0800066e <GPIO_Init>:
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800066e:	2300      	movs	r3, #0
 8000670:	2b0f      	cmp	r3, #15
 8000672:	d840      	bhi.n	80006f6 <GPIO_Init+0x88>
{
 8000674:	b4f0      	push	{r4, r5, r6, r7}
 8000676:	e025      	b.n	80006c4 <GPIO_Init+0x56>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000678:	6884      	ldr	r4, [r0, #8]
 800067a:	4022      	ands	r2, r4
 800067c:	6082      	str	r2, [r0, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 800067e:	6882      	ldr	r2, [r0, #8]
 8000680:	794c      	ldrb	r4, [r1, #5]
 8000682:	40ac      	lsls	r4, r5
 8000684:	4322      	orrs	r2, r4
 8000686:	6082      	str	r2, [r0, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000688:	6844      	ldr	r4, [r0, #4]
 800068a:	b29f      	uxth	r7, r3
 800068c:	2601      	movs	r6, #1
 800068e:	40be      	lsls	r6, r7
 8000690:	ea24 0406 	bic.w	r4, r4, r6
 8000694:	6044      	str	r4, [r0, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8000696:	6844      	ldr	r4, [r0, #4]
 8000698:	798a      	ldrb	r2, [r1, #6]
 800069a:	40ba      	lsls	r2, r7
 800069c:	b292      	uxth	r2, r2
 800069e:	4322      	orrs	r2, r4
 80006a0:	6042      	str	r2, [r0, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80006a2:	68c2      	ldr	r2, [r0, #12]
 80006a4:	b29c      	uxth	r4, r3
 80006a6:	0066      	lsls	r6, r4, #1
 80006a8:	2403      	movs	r4, #3
 80006aa:	40b4      	lsls	r4, r6
 80006ac:	ea22 0204 	bic.w	r2, r2, r4
 80006b0:	60c2      	str	r2, [r0, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80006b2:	68c2      	ldr	r2, [r0, #12]
 80006b4:	79cc      	ldrb	r4, [r1, #7]
 80006b6:	fa04 f505 	lsl.w	r5, r4, r5
 80006ba:	4315      	orrs	r5, r2
 80006bc:	60c5      	str	r5, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80006be:	3301      	adds	r3, #1
 80006c0:	2b0f      	cmp	r3, #15
 80006c2:	d816      	bhi.n	80006f2 <GPIO_Init+0x84>
    pos = ((uint32_t)0x01) << pinpos;
 80006c4:	2201      	movs	r2, #1
 80006c6:	409a      	lsls	r2, r3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80006c8:	680c      	ldr	r4, [r1, #0]
    if (currentpin == pos)
 80006ca:	43a2      	bics	r2, r4
 80006cc:	d1f7      	bne.n	80006be <GPIO_Init+0x50>
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80006ce:	6804      	ldr	r4, [r0, #0]
 80006d0:	005d      	lsls	r5, r3, #1
 80006d2:	2203      	movs	r2, #3
 80006d4:	40aa      	lsls	r2, r5
 80006d6:	43d2      	mvns	r2, r2
 80006d8:	4014      	ands	r4, r2
 80006da:	6004      	str	r4, [r0, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80006dc:	6804      	ldr	r4, [r0, #0]
 80006de:	790e      	ldrb	r6, [r1, #4]
 80006e0:	40ae      	lsls	r6, r5
 80006e2:	4334      	orrs	r4, r6
 80006e4:	6004      	str	r4, [r0, #0]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80006e6:	790c      	ldrb	r4, [r1, #4]
 80006e8:	3c01      	subs	r4, #1
 80006ea:	b2e4      	uxtb	r4, r4
 80006ec:	2c01      	cmp	r4, #1
 80006ee:	d8d8      	bhi.n	80006a2 <GPIO_Init+0x34>
 80006f0:	e7c2      	b.n	8000678 <GPIO_Init+0xa>
    }
  }
}
 80006f2:	bcf0      	pop	{r4, r5, r6, r7}
 80006f4:	4770      	bx	lr
 80006f6:	4770      	bx	lr

080006f8 <GPIO_ReadInputDataBit>:

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 80006f8:	6903      	ldr	r3, [r0, #16]
 80006fa:	4219      	tst	r1, r3
 80006fc:	d101      	bne.n	8000702 <GPIO_ReadInputDataBit+0xa>
  {
    bitstatus = (uint8_t)Bit_SET;
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 80006fe:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000700:	4770      	bx	lr
    bitstatus = (uint8_t)Bit_SET;
 8000702:	2001      	movs	r0, #1
 8000704:	4770      	bx	lr

08000706 <GPIO_SetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 8000706:	8301      	strh	r1, [r0, #24]
 8000708:	4770      	bx	lr

0800070a <GPIO_ResetBits>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800070a:	8341      	strh	r1, [r0, #26]
 800070c:	4770      	bx	lr

0800070e <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 800070e:	b430      	push	{r4, r5}
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000710:	f001 0307 	and.w	r3, r1, #7
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	409a      	lsls	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000718:	08c9      	lsrs	r1, r1, #3
 800071a:	3108      	adds	r1, #8
 800071c:	f850 4021 	ldr.w	r4, [r0, r1, lsl #2]
 8000720:	250f      	movs	r5, #15
 8000722:	fa05 f303 	lsl.w	r3, r5, r3
 8000726:	ea24 0303 	bic.w	r3, r4, r3
 800072a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800072e:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
 8000732:	431a      	orrs	r2, r3
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000734:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
}
 8000738:	bc30      	pop	{r4, r5}
 800073a:	4770      	bx	lr

0800073c <I2C_DeInit>:
  * @brief  Deinitialize the I2Cx peripheral registers to their default reset values.
  * @param  I2Cx: where x can be 1, 2 or 3 to select the I2C peripheral.
  * @retval None
  */
void I2C_DeInit(I2C_TypeDef* I2Cx)
{
 800073c:	b508      	push	{r3, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));

  if (I2Cx == I2C1)
 800073e:	4b15      	ldr	r3, [pc, #84]	; (8000794 <I2C_DeInit+0x58>)
 8000740:	4298      	cmp	r0, r3
 8000742:	d006      	beq.n	8000752 <I2C_DeInit+0x16>
    /* Enable I2C1 reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
    /* Release I2C1 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
  }
  else if (I2Cx == I2C2)
 8000744:	4b14      	ldr	r3, [pc, #80]	; (8000798 <I2C_DeInit+0x5c>)
 8000746:	4298      	cmp	r0, r3
 8000748:	d00e      	beq.n	8000768 <I2C_DeInit+0x2c>
    /* Release I2C2 from reset state */
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
  }
  else 
  {
    if (I2Cx == I2C3)
 800074a:	4b14      	ldr	r3, [pc, #80]	; (800079c <I2C_DeInit+0x60>)
 800074c:	4298      	cmp	r0, r3
 800074e:	d016      	beq.n	800077e <I2C_DeInit+0x42>
 8000750:	bd08      	pop	{r3, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
 8000752:	2101      	movs	r1, #1
 8000754:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000758:	f000 f998 	bl	8000a8c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);    
 800075c:	2100      	movs	r1, #0
 800075e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8000762:	f000 f993 	bl	8000a8c <RCC_APB1PeriphResetCmd>
 8000766:	bd08      	pop	{r3, pc}
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
 8000768:	2101      	movs	r1, #1
 800076a:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 800076e:	f000 f98d 	bl	8000a8c <RCC_APB1PeriphResetCmd>
    RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);      
 8000772:	2100      	movs	r1, #0
 8000774:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8000778:	f000 f988 	bl	8000a8c <RCC_APB1PeriphResetCmd>
 800077c:	bd08      	pop	{r3, pc}
    {
      /* Enable I2C3 reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, ENABLE);
 800077e:	2101      	movs	r1, #1
 8000780:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8000784:	f000 f982 	bl	8000a8c <RCC_APB1PeriphResetCmd>
      /* Release I2C3 from reset state */
      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C3, DISABLE);     
 8000788:	2100      	movs	r1, #0
 800078a:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800078e:	f000 f97d 	bl	8000a8c <RCC_APB1PeriphResetCmd>
    }
  }
}
 8000792:	e7dd      	b.n	8000750 <I2C_DeInit+0x14>
 8000794:	40005400 	.word	0x40005400
 8000798:	40005800 	.word	0x40005800
 800079c:	40005c00 	.word	0x40005c00

080007a0 <I2C_Init>:
  * @param  I2C_InitStruct: pointer to a I2C_InitTypeDef structure that contains 
  *         the configuration information for the specified I2C peripheral.
  * @retval None
  */
void I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
{
 80007a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007a2:	b085      	sub	sp, #20
 80007a4:	4604      	mov	r4, r0
 80007a6:	460d      	mov	r5, r1
  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));

/*---------------------------- I2Cx CR2 Configuration ------------------------*/
  /* Get the I2Cx CR2 value */
  tmpreg = I2Cx->CR2;
 80007a8:	8886      	ldrh	r6, [r0, #4]
 80007aa:	b2b6      	uxth	r6, r6
  /* Clear frequency FREQ[5:0] bits */
  tmpreg &= (uint16_t)~((uint16_t)I2C_CR2_FREQ);
 80007ac:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 80007b0:	b2b6      	uxth	r6, r6
  /* Get pclk1 frequency value */
  RCC_GetClocksFreq(&rcc_clocks);
 80007b2:	4668      	mov	r0, sp
 80007b4:	f000 f8e6 	bl	8000984 <RCC_GetClocksFreq>
  pclk1 = rcc_clocks.PCLK1_Frequency;
 80007b8:	9802      	ldr	r0, [sp, #8]
  /* Set frequency bits depending on pclk1 value */
  freqrange = (uint16_t)(pclk1 / 1000000);
 80007ba:	4a2d      	ldr	r2, [pc, #180]	; (8000870 <I2C_Init+0xd0>)
 80007bc:	fba2 3200 	umull	r3, r2, r2, r0
 80007c0:	0c92      	lsrs	r2, r2, #18
 80007c2:	b297      	uxth	r7, r2
  tmpreg |= freqrange;
 80007c4:	433e      	orrs	r6, r7
  /* Write to I2Cx CR2 */
  I2Cx->CR2 = tmpreg;
 80007c6:	80a6      	strh	r6, [r4, #4]

/*---------------------------- I2Cx CCR Configuration ------------------------*/
  /* Disable the selected I2C peripheral to configure TRISE */
  I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 80007c8:	8821      	ldrh	r1, [r4, #0]
 80007ca:	b289      	uxth	r1, r1
 80007cc:	f021 0101 	bic.w	r1, r1, #1
 80007d0:	b289      	uxth	r1, r1
 80007d2:	8021      	strh	r1, [r4, #0]
  /* Reset tmpreg value */
  /* Clear F/S, DUTY and CCR[11:0] bits */
  tmpreg = 0;

  /* Configure speed in standard mode */
  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
 80007d4:	682b      	ldr	r3, [r5, #0]
 80007d6:	4927      	ldr	r1, [pc, #156]	; (8000874 <I2C_Init+0xd4>)
 80007d8:	428b      	cmp	r3, r1
 80007da:	d81f      	bhi.n	800081c <I2C_Init+0x7c>
  {
    /* Standard mode speed calculate */
    result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
 80007dc:	005b      	lsls	r3, r3, #1
 80007de:	fbb0 f3f3 	udiv	r3, r0, r3
 80007e2:	b29b      	uxth	r3, r3
    /* Test if CCR value is under 0x4*/
    if (result < 0x04)
 80007e4:	2b03      	cmp	r3, #3
 80007e6:	d800      	bhi.n	80007ea <I2C_Init+0x4a>
    {
      /* Set minimum allowed value */
      result = 0x04;  
 80007e8:	2304      	movs	r3, #4
    }
    /* Set speed value for standard mode */
    tmpreg |= result;	  
    /* Set Maximum Rise Time for standard mode */
    I2Cx->TRISE = freqrange + 1; 
 80007ea:	3701      	adds	r7, #1
 80007ec:	8427      	strh	r7, [r4, #32]
    /* Set Maximum Rise Time for fast mode */
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
  }

  /* Write to I2Cx CCR */
  I2Cx->CCR = tmpreg;
 80007ee:	83a3      	strh	r3, [r4, #28]
  /* Enable the selected I2C peripheral */
  I2Cx->CR1 |= I2C_CR1_PE;
 80007f0:	8823      	ldrh	r3, [r4, #0]
 80007f2:	b29b      	uxth	r3, r3
 80007f4:	f043 0301 	orr.w	r3, r3, #1
 80007f8:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx CR1 Configuration ------------------------*/
  /* Get the I2Cx CR1 value */
  tmpreg = I2Cx->CR1;
 80007fa:	8823      	ldrh	r3, [r4, #0]
 80007fc:	b29b      	uxth	r3, r3
  /* Clear ACK, SMBTYPE and  SMBUS bits */
  tmpreg &= CR1_CLEAR_MASK;
 80007fe:	f423 6381 	bic.w	r3, r3, #1032	; 0x408
 8000802:	f023 0302 	bic.w	r3, r3, #2
  /* Configure I2Cx: mode and acknowledgement */
  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
  /* Set ACK bit according to I2C_Ack value */
  tmpreg |= (uint16_t)((uint32_t)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
 8000806:	88aa      	ldrh	r2, [r5, #4]
 8000808:	8969      	ldrh	r1, [r5, #10]
 800080a:	430a      	orrs	r2, r1
 800080c:	4313      	orrs	r3, r2
  /* Write to I2Cx CR1 */
  I2Cx->CR1 = tmpreg;
 800080e:	8023      	strh	r3, [r4, #0]

/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
  /* Set I2Cx Own Address1 and acknowledged address */
  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
 8000810:	89ab      	ldrh	r3, [r5, #12]
 8000812:	892a      	ldrh	r2, [r5, #8]
 8000814:	4313      	orrs	r3, r2
 8000816:	8123      	strh	r3, [r4, #8]
}
 8000818:	b005      	add	sp, #20
 800081a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
 800081c:	88ee      	ldrh	r6, [r5, #6]
 800081e:	f64b 71ff 	movw	r1, #49151	; 0xbfff
 8000822:	428e      	cmp	r6, r1
 8000824:	d01d      	beq.n	8000862 <I2C_Init+0xc2>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
 8000826:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800082a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800082e:	fbb0 f3f3 	udiv	r3, r0, r3
 8000832:	b29b      	uxth	r3, r3
      result |= I2C_DutyCycle_16_9;
 8000834:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    if ((result & I2C_CCR_CCR) == 0)
 8000838:	f3c3 010b 	ubfx	r1, r3, #0, #12
 800083c:	b909      	cbnz	r1, 8000842 <I2C_Init+0xa2>
      result |= (uint16_t)0x0001;  
 800083e:	f043 0301 	orr.w	r3, r3, #1
    tmpreg |= (uint16_t)(result | I2C_CCR_FS);
 8000842:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    I2Cx->TRISE = (uint16_t)(((freqrange * (uint16_t)300) / (uint16_t)1000) + (uint16_t)1);  
 8000846:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800084a:	fb02 f201 	mul.w	r2, r2, r1
 800084e:	490a      	ldr	r1, [pc, #40]	; (8000878 <I2C_Init+0xd8>)
 8000850:	fb81 0102 	smull	r0, r1, r1, r2
 8000854:	17d2      	asrs	r2, r2, #31
 8000856:	ebc2 12a1 	rsb	r2, r2, r1, asr #6
 800085a:	3201      	adds	r2, #1
 800085c:	b292      	uxth	r2, r2
 800085e:	8422      	strh	r2, [r4, #32]
 8000860:	e7c5      	b.n	80007ee <I2C_Init+0x4e>
      result = (uint16_t)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
 8000862:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8000866:	fbb0 f3f3 	udiv	r3, r0, r3
 800086a:	b29b      	uxth	r3, r3
 800086c:	e7e4      	b.n	8000838 <I2C_Init+0x98>
 800086e:	bf00      	nop
 8000870:	431bde83 	.word	0x431bde83
 8000874:	000186a0 	.word	0x000186a0
 8000878:	10624dd3 	.word	0x10624dd3

0800087c <I2C_Cmd>:
void I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800087c:	b931      	cbnz	r1, 800088c <I2C_Cmd+0x10>
    I2Cx->CR1 |= I2C_CR1_PE;
  }
  else
  {
    /* Disable the selected I2C peripheral */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_PE);
 800087e:	8803      	ldrh	r3, [r0, #0]
 8000880:	b29b      	uxth	r3, r3
 8000882:	f023 0301 	bic.w	r3, r3, #1
 8000886:	b29b      	uxth	r3, r3
 8000888:	8003      	strh	r3, [r0, #0]
 800088a:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_PE;
 800088c:	8803      	ldrh	r3, [r0, #0]
 800088e:	b29b      	uxth	r3, r3
 8000890:	f043 0301 	orr.w	r3, r3, #1
 8000894:	8003      	strh	r3, [r0, #0]
 8000896:	4770      	bx	lr

08000898 <I2C_GenerateSTART>:
void I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000898:	b931      	cbnz	r1, 80008a8 <I2C_GenerateSTART+0x10>
    I2Cx->CR1 |= I2C_CR1_START;
  }
  else
  {
    /* Disable the START condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_START);
 800089a:	8803      	ldrh	r3, [r0, #0]
 800089c:	b29b      	uxth	r3, r3
 800089e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008a2:	b29b      	uxth	r3, r3
 80008a4:	8003      	strh	r3, [r0, #0]
 80008a6:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_START;
 80008a8:	8803      	ldrh	r3, [r0, #0]
 80008aa:	b29b      	uxth	r3, r3
 80008ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80008b0:	8003      	strh	r3, [r0, #0]
 80008b2:	4770      	bx	lr

080008b4 <I2C_GenerateSTOP>:
void I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008b4:	b931      	cbnz	r1, 80008c4 <I2C_GenerateSTOP+0x10>
    I2Cx->CR1 |= I2C_CR1_STOP;
  }
  else
  {
    /* Disable the STOP condition generation */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_STOP);
 80008b6:	8803      	ldrh	r3, [r0, #0]
 80008b8:	b29b      	uxth	r3, r3
 80008ba:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80008be:	b29b      	uxth	r3, r3
 80008c0:	8003      	strh	r3, [r0, #0]
 80008c2:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_STOP;
 80008c4:	8803      	ldrh	r3, [r0, #0]
 80008c6:	b29b      	uxth	r3, r3
 80008c8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008cc:	8003      	strh	r3, [r0, #0]
 80008ce:	4770      	bx	lr

080008d0 <I2C_Send7bitAddress>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_DIRECTION(I2C_Direction));
  /* Test on the direction to set/reset the read/write bit */
  if (I2C_Direction != I2C_Direction_Transmitter)
 80008d0:	b922      	cbnz	r2, 80008dc <I2C_Send7bitAddress+0xc>
    Address |= I2C_OAR1_ADD0;
  }
  else
  {
    /* Reset the address bit0 for write */
    Address &= (uint8_t)~((uint8_t)I2C_OAR1_ADD0);
 80008d2:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
  }
  /* Send the address */
  I2Cx->DR = Address;
 80008d6:	b289      	uxth	r1, r1
 80008d8:	8201      	strh	r1, [r0, #16]
 80008da:	4770      	bx	lr
    Address |= I2C_OAR1_ADD0;
 80008dc:	f041 0101 	orr.w	r1, r1, #1
 80008e0:	e7f9      	b.n	80008d6 <I2C_Send7bitAddress+0x6>

080008e2 <I2C_AcknowledgeConfig>:
void I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80008e2:	b931      	cbnz	r1, 80008f2 <I2C_AcknowledgeConfig+0x10>
    I2Cx->CR1 |= I2C_CR1_ACK;
  }
  else
  {
    /* Disable the acknowledgement */
    I2Cx->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
 80008e4:	8803      	ldrh	r3, [r0, #0]
 80008e6:	b29b      	uxth	r3, r3
 80008e8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80008ec:	b29b      	uxth	r3, r3
 80008ee:	8003      	strh	r3, [r0, #0]
 80008f0:	4770      	bx	lr
    I2Cx->CR1 |= I2C_CR1_ACK;
 80008f2:	8803      	ldrh	r3, [r0, #0]
 80008f4:	b29b      	uxth	r3, r3
 80008f6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80008fa:	8003      	strh	r3, [r0, #0]
 80008fc:	4770      	bx	lr

080008fe <I2C_SendData>:
void I2C_SendData(I2C_TypeDef* I2Cx, uint8_t Data)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Write in the DR register the data to be sent */
  I2Cx->DR = Data;
 80008fe:	8201      	strh	r1, [r0, #16]
 8000900:	4770      	bx	lr

08000902 <I2C_ReceiveData>:
uint8_t I2C_ReceiveData(I2C_TypeDef* I2Cx)
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  /* Return the data in the DR register */
  return (uint8_t)I2Cx->DR;
 8000902:	8a00      	ldrh	r0, [r0, #16]
}
 8000904:	b2c0      	uxtb	r0, r0
 8000906:	4770      	bx	lr

08000908 <I2C_GetFlagStatus>:
  *                                Address matched flag (Slave mode)"ENDAD"
  *            @arg I2C_FLAG_SB: Start bit flag (Master mode)
  * @retval The new state of I2C_FLAG (SET or RESET).
  */
FlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, uint32_t I2C_FLAG)
{
 8000908:	b082      	sub	sp, #8
  FlagStatus bitstatus = RESET;
  __IO uint32_t i2creg = 0, i2cxbase = 0;
 800090a:	2300      	movs	r3, #0
 800090c:	9301      	str	r3, [sp, #4]
 800090e:	9300      	str	r3, [sp, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));

  /* Get the I2Cx peripheral base address */
  i2cxbase = (uint32_t)I2Cx;
 8000910:	9000      	str	r0, [sp, #0]
  
  /* Read flag register index */
  i2creg = I2C_FLAG >> 28;
 8000912:	0f0b      	lsrs	r3, r1, #28
 8000914:	9301      	str	r3, [sp, #4]
  
  /* Get bit[23:0] of the flag */
  I2C_FLAG &= FLAG_MASK;
 8000916:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  
  if(i2creg != 0)
 800091a:	9b01      	ldr	r3, [sp, #4]
 800091c:	b14b      	cbz	r3, 8000932 <I2C_GetFlagStatus+0x2a>
  {
    /* Get the I2Cx SR1 register address */
    i2cxbase += 0x14;
 800091e:	9b00      	ldr	r3, [sp, #0]
 8000920:	3314      	adds	r3, #20
 8000922:	9300      	str	r3, [sp, #0]
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
    /* Get the I2Cx SR2 register address */
    i2cxbase += 0x18;
  }
  
  if(((*(__IO uint32_t *)i2cxbase) & I2C_FLAG) != (uint32_t)RESET)
 8000924:	9b00      	ldr	r3, [sp, #0]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4219      	tst	r1, r3
 800092a:	d107      	bne.n	800093c <I2C_GetFlagStatus+0x34>
    bitstatus = SET;
  }
  else
  {
    /* I2C_FLAG is reset */
    bitstatus = RESET;
 800092c:	2000      	movs	r0, #0
  }
  
  /* Return the I2C_FLAG status */
  return  bitstatus;
}
 800092e:	b002      	add	sp, #8
 8000930:	4770      	bx	lr
    I2C_FLAG = (uint32_t)(I2C_FLAG >> 16);
 8000932:	0c09      	lsrs	r1, r1, #16
    i2cxbase += 0x18;
 8000934:	9b00      	ldr	r3, [sp, #0]
 8000936:	3318      	adds	r3, #24
 8000938:	9300      	str	r3, [sp, #0]
 800093a:	e7f3      	b.n	8000924 <I2C_GetFlagStatus+0x1c>
    bitstatus = SET;
 800093c:	2001      	movs	r0, #1
 800093e:	e7f6      	b.n	800092e <I2C_GetFlagStatus+0x26>

08000940 <IWDG_WriteAccessCmd>:
  */
void IWDG_WriteAccessCmd(uint16_t IWDG_WriteAccess)
{
  /* Check the parameters */
  assert_param(IS_IWDG_WRITE_ACCESS(IWDG_WriteAccess));
  IWDG->KR = IWDG_WriteAccess;
 8000940:	4b01      	ldr	r3, [pc, #4]	; (8000948 <IWDG_WriteAccessCmd+0x8>)
 8000942:	6018      	str	r0, [r3, #0]
 8000944:	4770      	bx	lr
 8000946:	bf00      	nop
 8000948:	40003000 	.word	0x40003000

0800094c <IWDG_SetPrescaler>:
  */
void IWDG_SetPrescaler(uint8_t IWDG_Prescaler)
{
  /* Check the parameters */
  assert_param(IS_IWDG_PRESCALER(IWDG_Prescaler));
  IWDG->PR = IWDG_Prescaler;
 800094c:	4b01      	ldr	r3, [pc, #4]	; (8000954 <IWDG_SetPrescaler+0x8>)
 800094e:	6058      	str	r0, [r3, #4]
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	40003000 	.word	0x40003000

08000958 <IWDG_SetReload>:
  */
void IWDG_SetReload(uint16_t Reload)
{
  /* Check the parameters */
  assert_param(IS_IWDG_RELOAD(Reload));
  IWDG->RLR = Reload;
 8000958:	4b01      	ldr	r3, [pc, #4]	; (8000960 <IWDG_SetReload+0x8>)
 800095a:	6098      	str	r0, [r3, #8]
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	40003000 	.word	0x40003000

08000964 <IWDG_ReloadCounter>:
  * @param  None
  * @retval None
  */
void IWDG_ReloadCounter(void)
{
  IWDG->KR = KR_KEY_RELOAD;
 8000964:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000968:	4b01      	ldr	r3, [pc, #4]	; (8000970 <IWDG_ReloadCounter+0xc>)
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	4770      	bx	lr
 800096e:	bf00      	nop
 8000970:	40003000 	.word	0x40003000

08000974 <IWDG_Enable>:
  * @param  None
  * @retval None
  */
void IWDG_Enable(void)
{
  IWDG->KR = KR_KEY_ENABLE;
 8000974:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000978:	4b01      	ldr	r3, [pc, #4]	; (8000980 <IWDG_Enable+0xc>)
 800097a:	601a      	str	r2, [r3, #0]
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop
 8000980:	40003000 	.word	0x40003000

08000984 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000984:	b410      	push	{r4}
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000986:	4b28      	ldr	r3, [pc, #160]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 8000988:	689b      	ldr	r3, [r3, #8]
 800098a:	f003 030c 	and.w	r3, r3, #12

  switch (tmp)
 800098e:	2b04      	cmp	r3, #4
 8000990:	d022      	beq.n	80009d8 <RCC_GetClocksFreq+0x54>
 8000992:	2b08      	cmp	r3, #8
 8000994:	d023      	beq.n	80009de <RCC_GetClocksFreq+0x5a>
 8000996:	b113      	cbz	r3, 800099e <RCC_GetClocksFreq+0x1a>

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
      break;
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000998:	4b24      	ldr	r3, [pc, #144]	; (8000a2c <RCC_GetClocksFreq+0xa8>)
 800099a:	6003      	str	r3, [r0, #0]
      break;
 800099c:	e001      	b.n	80009a2 <RCC_GetClocksFreq+0x1e>
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800099e:	4b23      	ldr	r3, [pc, #140]	; (8000a2c <RCC_GetClocksFreq+0xa8>)
 80009a0:	6003      	str	r3, [r0, #0]
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80009a2:	4c21      	ldr	r4, [pc, #132]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 80009a4:	68a3      	ldr	r3, [r4, #8]
  tmp = tmp >> 4;
 80009a6:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp];
 80009aa:	4921      	ldr	r1, [pc, #132]	; (8000a30 <RCC_GetClocksFreq+0xac>)
 80009ac:	5ccb      	ldrb	r3, [r1, r3]
 80009ae:	b2da      	uxtb	r2, r3
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80009b0:	6803      	ldr	r3, [r0, #0]
 80009b2:	40d3      	lsrs	r3, r2
 80009b4:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80009b6:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 10;
 80009b8:	f3c2 2282 	ubfx	r2, r2, #10, #3
  presc = APBAHBPrescTable[tmp];
 80009bc:	5c8a      	ldrb	r2, [r1, r2]
 80009be:	b2d2      	uxtb	r2, r2
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009c0:	fa23 f202 	lsr.w	r2, r3, r2
 80009c4:	6082      	str	r2, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80009c6:	68a2      	ldr	r2, [r4, #8]
  tmp = tmp >> 13;
 80009c8:	f3c2 3242 	ubfx	r2, r2, #13, #3
  presc = APBAHBPrescTable[tmp];
 80009cc:	5c8a      	ldrb	r2, [r1, r2]
 80009ce:	b2d2      	uxtb	r2, r2
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80009d0:	40d3      	lsrs	r3, r2
 80009d2:	60c3      	str	r3, [r0, #12]
}
 80009d4:	bc10      	pop	{r4}
 80009d6:	4770      	bx	lr
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80009d8:	4b16      	ldr	r3, [pc, #88]	; (8000a34 <RCC_GetClocksFreq+0xb0>)
 80009da:	6003      	str	r3, [r0, #0]
      break;
 80009dc:	e7e1      	b.n	80009a2 <RCC_GetClocksFreq+0x1e>
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80009de:	4b12      	ldr	r3, [pc, #72]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 80009e0:	685a      	ldr	r2, [r3, #4]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
      if (pllsource != 0)
 80009e8:	f412 0f80 	tst.w	r2, #4194304	; 0x400000
 80009ec:	d012      	beq.n	8000a14 <RCC_GetClocksFreq+0x90>
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80009ee:	4a11      	ldr	r2, [pc, #68]	; (8000a34 <RCC_GetClocksFreq+0xb0>)
 80009f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80009f4:	4b0c      	ldr	r3, [pc, #48]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 80009f6:	685b      	ldr	r3, [r3, #4]
 80009f8:	f3c3 1388 	ubfx	r3, r3, #6, #9
 80009fc:	fb03 f302 	mul.w	r3, r3, r2
      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000a00:	4a09      	ldr	r2, [pc, #36]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 8000a02:	6852      	ldr	r2, [r2, #4]
 8000a04:	f3c2 4201 	ubfx	r2, r2, #16, #2
 8000a08:	3201      	adds	r2, #1
 8000a0a:	0052      	lsls	r2, r2, #1
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000a0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a10:	6003      	str	r3, [r0, #0]
      break;
 8000a12:	e7c6      	b.n	80009a2 <RCC_GetClocksFreq+0x1e>
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8000a14:	4a05      	ldr	r2, [pc, #20]	; (8000a2c <RCC_GetClocksFreq+0xa8>)
 8000a16:	fbb2 f2f3 	udiv	r2, r2, r3
 8000a1a:	4b03      	ldr	r3, [pc, #12]	; (8000a28 <RCC_GetClocksFreq+0xa4>)
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8000a22:	fb03 f302 	mul.w	r3, r3, r2
 8000a26:	e7eb      	b.n	8000a00 <RCC_GetClocksFreq+0x7c>
 8000a28:	40023800 	.word	0x40023800
 8000a2c:	00f42400 	.word	0x00f42400
 8000a30:	20000000 	.word	0x20000000
 8000a34:	017d7840 	.word	0x017d7840

08000a38 <RCC_AHB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a38:	b929      	cbnz	r1, 8000a46 <RCC_AHB1PeriphClockCmd+0xe>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8000a3a:	4a05      	ldr	r2, [pc, #20]	; (8000a50 <RCC_AHB1PeriphClockCmd+0x18>)
 8000a3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000a3e:	ea23 0000 	bic.w	r0, r3, r0
 8000a42:	6310      	str	r0, [r2, #48]	; 0x30
 8000a44:	4770      	bx	lr
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8000a46:	4a02      	ldr	r2, [pc, #8]	; (8000a50 <RCC_AHB1PeriphClockCmd+0x18>)
 8000a48:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000a4a:	4318      	orrs	r0, r3
 8000a4c:	6310      	str	r0, [r2, #48]	; 0x30
 8000a4e:	4770      	bx	lr
 8000a50:	40023800 	.word	0x40023800

08000a54 <RCC_APB1PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a54:	b929      	cbnz	r1, 8000a62 <RCC_APB1PeriphClockCmd+0xe>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8000a56:	4a05      	ldr	r2, [pc, #20]	; (8000a6c <RCC_APB1PeriphClockCmd+0x18>)
 8000a58:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000a5a:	ea23 0000 	bic.w	r0, r3, r0
 8000a5e:	6410      	str	r0, [r2, #64]	; 0x40
 8000a60:	4770      	bx	lr
    RCC->APB1ENR |= RCC_APB1Periph;
 8000a62:	4a02      	ldr	r2, [pc, #8]	; (8000a6c <RCC_APB1PeriphClockCmd+0x18>)
 8000a64:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000a66:	4318      	orrs	r0, r3
 8000a68:	6410      	str	r0, [r2, #64]	; 0x40
 8000a6a:	4770      	bx	lr
 8000a6c:	40023800 	.word	0x40023800

08000a70 <RCC_APB2PeriphClockCmd>:
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000a70:	b929      	cbnz	r1, 8000a7e <RCC_APB2PeriphClockCmd+0xe>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000a72:	4a05      	ldr	r2, [pc, #20]	; (8000a88 <RCC_APB2PeriphClockCmd+0x18>)
 8000a74:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8000a76:	ea23 0000 	bic.w	r0, r3, r0
 8000a7a:	6450      	str	r0, [r2, #68]	; 0x44
 8000a7c:	4770      	bx	lr
    RCC->APB2ENR |= RCC_APB2Periph;
 8000a7e:	4a02      	ldr	r2, [pc, #8]	; (8000a88 <RCC_APB2PeriphClockCmd+0x18>)
 8000a80:	6c53      	ldr	r3, [r2, #68]	; 0x44
 8000a82:	4318      	orrs	r0, r3
 8000a84:	6450      	str	r0, [r2, #68]	; 0x44
 8000a86:	4770      	bx	lr
 8000a88:	40023800 	.word	0x40023800

08000a8c <RCC_APB1PeriphResetCmd>:
void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000a8c:	b929      	cbnz	r1, 8000a9a <RCC_APB1PeriphResetCmd+0xe>
  {
    RCC->APB1RSTR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1RSTR &= ~RCC_APB1Periph;
 8000a8e:	4a05      	ldr	r2, [pc, #20]	; (8000aa4 <RCC_APB1PeriphResetCmd+0x18>)
 8000a90:	6a13      	ldr	r3, [r2, #32]
 8000a92:	ea23 0000 	bic.w	r0, r3, r0
 8000a96:	6210      	str	r0, [r2, #32]
 8000a98:	4770      	bx	lr
    RCC->APB1RSTR |= RCC_APB1Periph;
 8000a9a:	4a02      	ldr	r2, [pc, #8]	; (8000aa4 <RCC_APB1PeriphResetCmd+0x18>)
 8000a9c:	6a13      	ldr	r3, [r2, #32]
 8000a9e:	4318      	orrs	r0, r3
 8000aa0:	6210      	str	r0, [r2, #32]
 8000aa2:	4770      	bx	lr
 8000aa4:	40023800 	.word	0x40023800

08000aa8 <RCC_APB2PeriphResetCmd>:
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_RCC_APB2_RESET_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000aa8:	b929      	cbnz	r1, 8000ab6 <RCC_APB2PeriphResetCmd+0xe>
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8000aaa:	4a05      	ldr	r2, [pc, #20]	; (8000ac0 <RCC_APB2PeriphResetCmd+0x18>)
 8000aac:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000aae:	ea23 0000 	bic.w	r0, r3, r0
 8000ab2:	6250      	str	r0, [r2, #36]	; 0x24
 8000ab4:	4770      	bx	lr
    RCC->APB2RSTR |= RCC_APB2Periph;
 8000ab6:	4a02      	ldr	r2, [pc, #8]	; (8000ac0 <RCC_APB2PeriphResetCmd+0x18>)
 8000ab8:	6a53      	ldr	r3, [r2, #36]	; 0x24
 8000aba:	4318      	orrs	r0, r3
 8000abc:	6250      	str	r0, [r2, #36]	; 0x24
 8000abe:	4770      	bx	lr
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <RCC_GetFlagStatus>:

  /* Check the parameters */
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;
 8000ac4:	0943      	lsrs	r3, r0, #5
  if (tmp == 1)               /* The flag to check is in CR register */
 8000ac6:	2b01      	cmp	r3, #1
 8000ac8:	d00c      	beq.n	8000ae4 <RCC_GetFlagStatus+0x20>
  {
    statusreg = RCC->CR;
  }
  else if (tmp == 2)          /* The flag to check is in BDCR register */
 8000aca:	2b02      	cmp	r3, #2
 8000acc:	d00d      	beq.n	8000aea <RCC_GetFlagStatus+0x26>
  {
    statusreg = RCC->BDCR;
  }
  else                       /* The flag to check is in CSR register */
  {
    statusreg = RCC->CSR;
 8000ace:	4b09      	ldr	r3, [pc, #36]	; (8000af4 <RCC_GetFlagStatus+0x30>)
 8000ad0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8000ad2:	f000 001f 	and.w	r0, r0, #31
  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8000ad6:	fa23 f000 	lsr.w	r0, r3, r0
 8000ada:	f010 0f01 	tst.w	r0, #1
 8000ade:	d107      	bne.n	8000af0 <RCC_GetFlagStatus+0x2c>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000ae0:	2000      	movs	r0, #0
  }
  /* Return the flag status */
  return bitstatus;
}
 8000ae2:	4770      	bx	lr
    statusreg = RCC->CR;
 8000ae4:	4b03      	ldr	r3, [pc, #12]	; (8000af4 <RCC_GetFlagStatus+0x30>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	e7f3      	b.n	8000ad2 <RCC_GetFlagStatus+0xe>
    statusreg = RCC->BDCR;
 8000aea:	4b02      	ldr	r3, [pc, #8]	; (8000af4 <RCC_GetFlagStatus+0x30>)
 8000aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000aee:	e7f0      	b.n	8000ad2 <RCC_GetFlagStatus+0xe>
    bitstatus = SET;
 8000af0:	2001      	movs	r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	40023800 	.word	0x40023800

08000af8 <RCC_ClearFlag>:
  * @retval None
  */
void RCC_ClearFlag(void)
{
  /* Set RMVF bit to clear the reset flags */
  RCC->CSR |= RCC_CSR_RMVF;
 8000af8:	4a02      	ldr	r2, [pc, #8]	; (8000b04 <RCC_ClearFlag+0xc>)
 8000afa:	6f53      	ldr	r3, [r2, #116]	; 0x74
 8000afc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b00:	6753      	str	r3, [r2, #116]	; 0x74
 8000b02:	4770      	bx	lr
 8000b04:	40023800 	.word	0x40023800

08000b08 <SDIO_DeInit>:
  * @brief  Deinitializes the SDIO peripheral registers to their default reset values.
  * @param  None
  * @retval None
  */
void SDIO_DeInit(void)
{
 8000b08:	b508      	push	{r3, lr}
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, ENABLE);
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b10:	f7ff ffca 	bl	8000aa8 <RCC_APB2PeriphResetCmd>
  RCC_APB2PeriphResetCmd(RCC_APB2Periph_SDIO, DISABLE);
 8000b14:	2100      	movs	r1, #0
 8000b16:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8000b1a:	f7ff ffc5 	bl	8000aa8 <RCC_APB2PeriphResetCmd>
 8000b1e:	bd08      	pop	{r3, pc}

08000b20 <SDIO_Init>:
  * @param  SDIO_InitStruct : pointer to a SDIO_InitTypeDef structure 
  *         that contains the configuration information for the SDIO peripheral.
  * @retval None
  */
void SDIO_Init(SDIO_InitTypeDef* SDIO_InitStruct)
{
 8000b20:	b410      	push	{r4}
  assert_param(IS_SDIO_BUS_WIDE(SDIO_InitStruct->SDIO_BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(SDIO_InitStruct->SDIO_HardwareFlowControl)); 
   
/*---------------------------- SDIO CLKCR Configuration ------------------------*/  
  /* Get the SDIO CLKCR value */
  tmpreg = SDIO->CLKCR;
 8000b22:	490a      	ldr	r1, [pc, #40]	; (8000b4c <SDIO_Init+0x2c>)
 8000b24:	684a      	ldr	r2, [r1, #4]
  
  /* Clear CLKDIV, PWRSAV, BYPASS, WIDBUS, NEGEDGE, HWFC_EN bits */
  tmpreg &= CLKCR_CLEAR_MASK;
 8000b26:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8000b2a:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  /* Set PWRSAV bit according to SDIO_ClockPowerSave value */
  /* Set BYPASS bit according to SDIO_ClockBypass value */
  /* Set WIDBUS bits according to SDIO_BusWide value */
  /* Set NEGEDGE bits according to SDIO_ClockEdge value */
  /* Set HWFC_EN bits according to SDIO_HardwareFlowControl value */
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8000b2e:	7d03      	ldrb	r3, [r0, #20]
 8000b30:	6884      	ldr	r4, [r0, #8]
 8000b32:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8000b34:	6844      	ldr	r4, [r0, #4]
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8000b36:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8000b38:	68c4      	ldr	r4, [r0, #12]
 8000b3a:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8000b3c:	6804      	ldr	r4, [r0, #0]
             SDIO_InitStruct->SDIO_ClockBypass | SDIO_InitStruct->SDIO_BusWide |
 8000b3e:	4323      	orrs	r3, r4
             SDIO_InitStruct->SDIO_ClockEdge | SDIO_InitStruct->SDIO_HardwareFlowControl); 
 8000b40:	6900      	ldr	r0, [r0, #16]
 8000b42:	4303      	orrs	r3, r0
  tmpreg |= (SDIO_InitStruct->SDIO_ClockDiv  | SDIO_InitStruct->SDIO_ClockPowerSave |
 8000b44:	4313      	orrs	r3, r2
  
  /* Write to SDIO CLKCR */
  SDIO->CLKCR = tmpreg;
 8000b46:	604b      	str	r3, [r1, #4]
}
 8000b48:	bc10      	pop	{r4}
 8000b4a:	4770      	bx	lr
 8000b4c:	40012c00 	.word	0x40012c00

08000b50 <SDIO_ClockCmd>:
void SDIO_ClockCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CLKCR_CLKEN_BB = (uint32_t)NewState;
 8000b50:	4b01      	ldr	r3, [pc, #4]	; (8000b58 <SDIO_ClockCmd+0x8>)
 8000b52:	6018      	str	r0, [r3, #0]
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop
 8000b58:	422580a0 	.word	0x422580a0

08000b5c <SDIO_SetPowerState>:
void SDIO_SetPowerState(uint32_t SDIO_PowerState)
{
  /* Check the parameters */
  assert_param(IS_SDIO_POWER_STATE(SDIO_PowerState));
  
  SDIO->POWER = SDIO_PowerState;
 8000b5c:	4b01      	ldr	r3, [pc, #4]	; (8000b64 <SDIO_SetPowerState+0x8>)
 8000b5e:	6018      	str	r0, [r3, #0]
 8000b60:	4770      	bx	lr
 8000b62:	bf00      	nop
 8000b64:	40012c00 	.word	0x40012c00

08000b68 <SDIO_GetPowerState>:
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(void)
{
  return (SDIO->POWER & (~PWR_PWRCTRL_MASK));
 8000b68:	4b02      	ldr	r3, [pc, #8]	; (8000b74 <SDIO_GetPowerState+0xc>)
 8000b6a:	6818      	ldr	r0, [r3, #0]
}
 8000b6c:	f000 0003 	and.w	r0, r0, #3
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop
 8000b74:	40012c00 	.word	0x40012c00

08000b78 <SDIO_SendCommand>:
  *         structure that contains the configuration information for the SDIO 
  *         command.
  * @retval None
  */
void SDIO_SendCommand(SDIO_CmdInitTypeDef *SDIO_CmdInitStruct)
{
 8000b78:	b410      	push	{r4}
  assert_param(IS_SDIO_WAIT(SDIO_CmdInitStruct->SDIO_Wait));
  assert_param(IS_SDIO_CPSM(SDIO_CmdInitStruct->SDIO_CPSM));
  
/*---------------------------- SDIO ARG Configuration ------------------------*/
  /* Set the SDIO Argument value */
  SDIO->ARG = SDIO_CmdInitStruct->SDIO_Argument;
 8000b7a:	6803      	ldr	r3, [r0, #0]
 8000b7c:	4908      	ldr	r1, [pc, #32]	; (8000ba0 <SDIO_SendCommand+0x28>)
 8000b7e:	608b      	str	r3, [r1, #8]
  
/*---------------------------- SDIO CMD Configuration ------------------------*/  
  /* Get the SDIO CMD value */
  tmpreg = SDIO->CMD;
 8000b80:	68cb      	ldr	r3, [r1, #12]
  /* Clear CMDINDEX, WAITRESP, WAITINT, WAITPEND, CPSMEN bits */
  tmpreg &= CMD_CLEAR_MASK;
 8000b82:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8000b86:	f023 0307 	bic.w	r3, r3, #7
  /* Set CMDINDEX bits according to SDIO_CmdIndex value */
  /* Set WAITRESP bits according to SDIO_Response value */
  /* Set WAITINT and WAITPEND bits according to SDIO_Wait value */
  /* Set CPSMEN bits according to SDIO_CPSM value */
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8000b8a:	6842      	ldr	r2, [r0, #4]
 8000b8c:	6884      	ldr	r4, [r0, #8]
 8000b8e:	4322      	orrs	r2, r4
           | SDIO_CmdInitStruct->SDIO_Wait | SDIO_CmdInitStruct->SDIO_CPSM;
 8000b90:	68c4      	ldr	r4, [r0, #12]
 8000b92:	4322      	orrs	r2, r4
 8000b94:	6900      	ldr	r0, [r0, #16]
 8000b96:	4302      	orrs	r2, r0
  tmpreg |= (uint32_t)SDIO_CmdInitStruct->SDIO_CmdIndex | SDIO_CmdInitStruct->SDIO_Response
 8000b98:	4313      	orrs	r3, r2
  
  /* Write to SDIO CMD */
  SDIO->CMD = tmpreg;
 8000b9a:	60cb      	str	r3, [r1, #12]
}
 8000b9c:	bc10      	pop	{r4}
 8000b9e:	4770      	bx	lr
 8000ba0:	40012c00 	.word	0x40012c00

08000ba4 <SDIO_GetCommandResponse>:
  * @param  None
  * @retval Returns the command index of the last command response received.
  */
uint8_t SDIO_GetCommandResponse(void)
{
  return (uint8_t)(SDIO->RESPCMD);
 8000ba4:	4b01      	ldr	r3, [pc, #4]	; (8000bac <SDIO_GetCommandResponse+0x8>)
 8000ba6:	6918      	ldr	r0, [r3, #16]
}
 8000ba8:	b2c0      	uxtb	r0, r0
 8000baa:	4770      	bx	lr
 8000bac:	40012c00 	.word	0x40012c00

08000bb0 <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4
  * @retval The Corresponding response register value.
  */
uint32_t SDIO_GetResponse(uint32_t SDIO_RESP)
{
 8000bb0:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	9301      	str	r3, [sp, #4]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(SDIO_RESP));

  tmp = SDIO_RESP_ADDR + SDIO_RESP;
 8000bb6:	4b03      	ldr	r3, [pc, #12]	; (8000bc4 <SDIO_GetResponse+0x14>)
 8000bb8:	4403      	add	r3, r0
 8000bba:	9301      	str	r3, [sp, #4]
  
  return (*(__IO uint32_t *) tmp); 
 8000bbc:	9b01      	ldr	r3, [sp, #4]
 8000bbe:	6818      	ldr	r0, [r3, #0]
}
 8000bc0:	b002      	add	sp, #8
 8000bc2:	4770      	bx	lr
 8000bc4:	40012c14 	.word	0x40012c14

08000bc8 <SDIO_DataConfig>:
  * @param  SDIO_DataInitStruct : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDIO command.
  * @retval None
  */
void SDIO_DataConfig(SDIO_DataInitTypeDef* SDIO_DataInitStruct)
{
 8000bc8:	b410      	push	{r4}
  assert_param(IS_SDIO_TRANSFER_MODE(SDIO_DataInitStruct->SDIO_TransferMode));
  assert_param(IS_SDIO_DPSM(SDIO_DataInitStruct->SDIO_DPSM));

/*---------------------------- SDIO DTIMER Configuration ---------------------*/
  /* Set the SDIO Data TimeOut value */
  SDIO->DTIMER = SDIO_DataInitStruct->SDIO_DataTimeOut;
 8000bca:	6803      	ldr	r3, [r0, #0]
 8000bcc:	4908      	ldr	r1, [pc, #32]	; (8000bf0 <SDIO_DataConfig+0x28>)
 8000bce:	624b      	str	r3, [r1, #36]	; 0x24

/*---------------------------- SDIO DLEN Configuration -----------------------*/
  /* Set the SDIO DataLength value */
  SDIO->DLEN = SDIO_DataInitStruct->SDIO_DataLength;
 8000bd0:	6843      	ldr	r3, [r0, #4]
 8000bd2:	628b      	str	r3, [r1, #40]	; 0x28

/*---------------------------- SDIO DCTRL Configuration ----------------------*/  
  /* Get the SDIO DCTRL value */
  tmpreg = SDIO->DCTRL;
 8000bd4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
  /* Clear DEN, DTMODE, DTDIR and DBCKSIZE bits */
  tmpreg &= DCTRL_CLEAR_MASK;
 8000bd6:	f022 02f7 	bic.w	r2, r2, #247	; 0xf7
  /* Set DEN bit according to SDIO_DPSM value */
  /* Set DTMODE bit according to SDIO_TransferMode value */
  /* Set DTDIR bit according to SDIO_TransferDir value */
  /* Set DBCKSIZE bits according to SDIO_DataBlockSize value */
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8000bda:	6883      	ldr	r3, [r0, #8]
 8000bdc:	68c4      	ldr	r4, [r0, #12]
 8000bde:	4323      	orrs	r3, r4
           | SDIO_DataInitStruct->SDIO_TransferMode | SDIO_DataInitStruct->SDIO_DPSM;
 8000be0:	6904      	ldr	r4, [r0, #16]
 8000be2:	4323      	orrs	r3, r4
 8000be4:	6940      	ldr	r0, [r0, #20]
 8000be6:	4303      	orrs	r3, r0
  tmpreg |= (uint32_t)SDIO_DataInitStruct->SDIO_DataBlockSize | SDIO_DataInitStruct->SDIO_TransferDir
 8000be8:	4313      	orrs	r3, r2

  /* Write to SDIO DCTRL */
  SDIO->DCTRL = tmpreg;
 8000bea:	62cb      	str	r3, [r1, #44]	; 0x2c
}
 8000bec:	bc10      	pop	{r4}
 8000bee:	4770      	bx	lr
 8000bf0:	40012c00 	.word	0x40012c00

08000bf4 <SDIO_ReadData>:
  * @param  None
  * @retval Data received
  */
uint32_t SDIO_ReadData(void)
{ 
  return SDIO->FIFO;
 8000bf4:	4b01      	ldr	r3, [pc, #4]	; (8000bfc <SDIO_ReadData+0x8>)
 8000bf6:	f8d3 0080 	ldr.w	r0, [r3, #128]	; 0x80
}
 8000bfa:	4770      	bx	lr
 8000bfc:	40012c00 	.word	0x40012c00

08000c00 <SDIO_DMACmd>:
void SDIO_DMACmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) DCTRL_DMAEN_BB = (uint32_t)NewState;
 8000c00:	4b01      	ldr	r3, [pc, #4]	; (8000c08 <SDIO_DMACmd+0x8>)
 8000c02:	6018      	str	r0, [r3, #0]
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop
 8000c08:	4225858c 	.word	0x4225858c

08000c0c <SDIO_ITConfig>:
{
  /* Check the parameters */
  assert_param(IS_SDIO_IT(SDIO_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000c0c:	b929      	cbnz	r1, 8000c1a <SDIO_ITConfig+0xe>
    SDIO->MASK |= SDIO_IT;
  }
  else
  {
    /* Disable the SDIO interrupts */
    SDIO->MASK &= ~SDIO_IT;
 8000c0e:	4a05      	ldr	r2, [pc, #20]	; (8000c24 <SDIO_ITConfig+0x18>)
 8000c10:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000c12:	ea23 0000 	bic.w	r0, r3, r0
 8000c16:	63d0      	str	r0, [r2, #60]	; 0x3c
 8000c18:	4770      	bx	lr
    SDIO->MASK |= SDIO_IT;
 8000c1a:	4a02      	ldr	r2, [pc, #8]	; (8000c24 <SDIO_ITConfig+0x18>)
 8000c1c:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8000c1e:	4318      	orrs	r0, r3
 8000c20:	63d0      	str	r0, [r2, #60]	; 0x3c
 8000c22:	4770      	bx	lr
 8000c24:	40012c00 	.word	0x40012c00

08000c28 <SDIO_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_FLAG(SDIO_FLAG));
  
  if ((SDIO->STA & SDIO_FLAG) != (uint32_t)RESET)
 8000c28:	4b03      	ldr	r3, [pc, #12]	; (8000c38 <SDIO_GetFlagStatus+0x10>)
 8000c2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c2c:	4203      	tst	r3, r0
 8000c2e:	d101      	bne.n	8000c34 <SDIO_GetFlagStatus+0xc>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000c30:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000c32:	4770      	bx	lr
    bitstatus = SET;
 8000c34:	2001      	movs	r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	40012c00 	.word	0x40012c00

08000c3c <SDIO_ClearFlag>:
void SDIO_ClearFlag(uint32_t SDIO_FLAG)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_FLAG(SDIO_FLAG));
   
  SDIO->ICR = SDIO_FLAG;
 8000c3c:	4b01      	ldr	r3, [pc, #4]	; (8000c44 <SDIO_ClearFlag+0x8>)
 8000c3e:	6398      	str	r0, [r3, #56]	; 0x38
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	40012c00 	.word	0x40012c00

08000c48 <SDIO_GetITStatus>:
{ 
  ITStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_SDIO_GET_IT(SDIO_IT));
  if ((SDIO->STA & SDIO_IT) != (uint32_t)RESET)  
 8000c48:	4b03      	ldr	r3, [pc, #12]	; (8000c58 <SDIO_GetITStatus+0x10>)
 8000c4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000c4c:	4203      	tst	r3, r0
 8000c4e:	d101      	bne.n	8000c54 <SDIO_GetITStatus+0xc>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000c50:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000c52:	4770      	bx	lr
    bitstatus = SET;
 8000c54:	2001      	movs	r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	40012c00 	.word	0x40012c00

08000c5c <SDIO_ClearITPendingBit>:
void SDIO_ClearITPendingBit(uint32_t SDIO_IT)
{ 
  /* Check the parameters */
  assert_param(IS_SDIO_CLEAR_IT(SDIO_IT));
   
  SDIO->ICR = SDIO_IT;
 8000c5c:	4b01      	ldr	r3, [pc, #4]	; (8000c64 <SDIO_ClearITPendingBit+0x8>)
 8000c5e:	6398      	str	r0, [r3, #56]	; 0x38
 8000c60:	4770      	bx	lr
 8000c62:	bf00      	nop
 8000c64:	40012c00 	.word	0x40012c00

08000c68 <TIM_TimeBaseInit>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 8000c68:	8803      	ldrh	r3, [r0, #0]
 8000c6a:	b29b      	uxth	r3, r3

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000c6c:	4a1b      	ldr	r2, [pc, #108]	; (8000cdc <TIM_TimeBaseInit+0x74>)
 8000c6e:	4290      	cmp	r0, r2
 8000c70:	d012      	beq.n	8000c98 <TIM_TimeBaseInit+0x30>
 8000c72:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c76:	4290      	cmp	r0, r2
 8000c78:	d00e      	beq.n	8000c98 <TIM_TimeBaseInit+0x30>
 8000c7a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000c7e:	d00b      	beq.n	8000c98 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM2) || (TIMx == TIM3)||
 8000c80:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 8000c84:	4290      	cmp	r0, r2
 8000c86:	d007      	beq.n	8000c98 <TIM_TimeBaseInit+0x30>
 8000c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c8c:	4290      	cmp	r0, r2
 8000c8e:	d003      	beq.n	8000c98 <TIM_TimeBaseInit+0x30>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 8000c90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c94:	4290      	cmp	r0, r2
 8000c96:	d103      	bne.n	8000ca0 <TIM_TimeBaseInit+0x38>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000c98:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 8000c9c:	884a      	ldrh	r2, [r1, #2]
 8000c9e:	4313      	orrs	r3, r2
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 8000ca0:	4a0f      	ldr	r2, [pc, #60]	; (8000ce0 <TIM_TimeBaseInit+0x78>)
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	d008      	beq.n	8000cb8 <TIM_TimeBaseInit+0x50>
 8000ca6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000caa:	4290      	cmp	r0, r2
 8000cac:	d004      	beq.n	8000cb8 <TIM_TimeBaseInit+0x50>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 8000cae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000cb2:	b29b      	uxth	r3, r3
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 8000cb4:	890a      	ldrh	r2, [r1, #8]
 8000cb6:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 8000cb8:	8003      	strh	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 8000cba:	684b      	ldr	r3, [r1, #4]
 8000cbc:	62c3      	str	r3, [r0, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 8000cbe:	880b      	ldrh	r3, [r1, #0]
 8000cc0:	8503      	strh	r3, [r0, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 8000cc2:	4b06      	ldr	r3, [pc, #24]	; (8000cdc <TIM_TimeBaseInit+0x74>)
 8000cc4:	4298      	cmp	r0, r3
 8000cc6:	d006      	beq.n	8000cd6 <TIM_TimeBaseInit+0x6e>
 8000cc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000ccc:	4298      	cmp	r0, r3
 8000cce:	d002      	beq.n	8000cd6 <TIM_TimeBaseInit+0x6e>
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 8000cd0:	2301      	movs	r3, #1
 8000cd2:	8283      	strh	r3, [r0, #20]
 8000cd4:	4770      	bx	lr
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 8000cd6:	7a8b      	ldrb	r3, [r1, #10]
 8000cd8:	8603      	strh	r3, [r0, #48]	; 0x30
 8000cda:	e7f9      	b.n	8000cd0 <TIM_TimeBaseInit+0x68>
 8000cdc:	40010000 	.word	0x40010000
 8000ce0:	40001000 	.word	0x40001000

08000ce4 <TIM_TimeBaseStructInit>:
  * @retval None
  */
void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
  /* Set the default configuration */
  TIM_TimeBaseInitStruct->TIM_Period = 0xFFFFFFFF;
 8000ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ce8:	6043      	str	r3, [r0, #4]
  TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 8000cea:	2300      	movs	r3, #0
 8000cec:	8003      	strh	r3, [r0, #0]
  TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 8000cee:	8103      	strh	r3, [r0, #8]
  TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 8000cf0:	8043      	strh	r3, [r0, #2]
  TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 8000cf2:	7283      	strb	r3, [r0, #10]
 8000cf4:	4770      	bx	lr

08000cf6 <TIM_SetAutoreload>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  
  /* Set the Autoreload Register value */
  TIMx->ARR = Autoreload;
 8000cf6:	62c1      	str	r1, [r0, #44]	; 0x2c
 8000cf8:	4770      	bx	lr

08000cfa <TIM_ARRPreloadConfig>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000cfa:	b931      	cbnz	r1, 8000d0a <TIM_ARRPreloadConfig+0x10>
    TIMx->CR1 |= TIM_CR1_ARPE;
  }
  else
  {
    /* Reset the ARR Preload Bit */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_ARPE;
 8000cfc:	8803      	ldrh	r3, [r0, #0]
 8000cfe:	b29b      	uxth	r3, r3
 8000d00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000d04:	b29b      	uxth	r3, r3
 8000d06:	8003      	strh	r3, [r0, #0]
 8000d08:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_ARPE;
 8000d0a:	8803      	ldrh	r3, [r0, #0]
 8000d0c:	b29b      	uxth	r3, r3
 8000d0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d12:	8003      	strh	r3, [r0, #0]
 8000d14:	4770      	bx	lr

08000d16 <TIM_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d16:	b931      	cbnz	r1, 8000d26 <TIM_Cmd+0x10>
    TIMx->CR1 |= TIM_CR1_CEN;
  }
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 8000d18:	8803      	ldrh	r3, [r0, #0]
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	f023 0301 	bic.w	r3, r3, #1
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	8003      	strh	r3, [r0, #0]
 8000d24:	4770      	bx	lr
    TIMx->CR1 |= TIM_CR1_CEN;
 8000d26:	8803      	ldrh	r3, [r0, #0]
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	f043 0301 	orr.w	r3, r3, #1
 8000d2e:	8003      	strh	r3, [r0, #0]
 8000d30:	4770      	bx	lr

08000d32 <TIM_ITConfig>:
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000d32:	b92a      	cbnz	r2, 8000d40 <TIM_ITConfig+0xe>
    TIMx->DIER |= TIM_IT;
  }
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000d34:	8983      	ldrh	r3, [r0, #12]
 8000d36:	43c9      	mvns	r1, r1
 8000d38:	b289      	uxth	r1, r1
 8000d3a:	4019      	ands	r1, r3
 8000d3c:	8181      	strh	r1, [r0, #12]
 8000d3e:	4770      	bx	lr
    TIMx->DIER |= TIM_IT;
 8000d40:	8983      	ldrh	r3, [r0, #12]
 8000d42:	b29b      	uxth	r3, r3
 8000d44:	4319      	orrs	r1, r3
 8000d46:	8181      	strh	r1, [r0, #12]
 8000d48:	4770      	bx	lr

08000d4a <TIM_GetITStatus>:
  uint16_t itstatus = 0x0, itenable = 0x0;
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 8000d4a:	8a02      	ldrh	r2, [r0, #16]
  
  itenable = TIMx->DIER & TIM_IT;
 8000d4c:	8983      	ldrh	r3, [r0, #12]
 8000d4e:	400b      	ands	r3, r1
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000d50:	4211      	tst	r1, r2
 8000d52:	d002      	beq.n	8000d5a <TIM_GetITStatus+0x10>
 8000d54:	b91b      	cbnz	r3, 8000d5e <TIM_GetITStatus+0x14>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000d56:	2000      	movs	r0, #0
 8000d58:	4770      	bx	lr
 8000d5a:	2000      	movs	r0, #0
 8000d5c:	4770      	bx	lr
    bitstatus = SET;
 8000d5e:	2001      	movs	r0, #1
  }
  return bitstatus;
}
 8000d60:	4770      	bx	lr

08000d62 <TIM_ClearITPendingBit>:
{
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000d62:	43c9      	mvns	r1, r1
 8000d64:	b289      	uxth	r1, r1
 8000d66:	8201      	strh	r1, [r0, #16]
 8000d68:	4770      	bx	lr

08000d6a <TIM_SelectOutputTrigger>:
  /* Check the parameters */
  assert_param(IS_TIM_LIST5_PERIPH(TIMx));
  assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));

  /* Reset the MMS Bits */
  TIMx->CR2 &= (uint16_t)~TIM_CR2_MMS;
 8000d6a:	8883      	ldrh	r3, [r0, #4]
 8000d6c:	b29b      	uxth	r3, r3
 8000d6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8000d72:	b29b      	uxth	r3, r3
 8000d74:	8083      	strh	r3, [r0, #4]
  /* Select the TRGO source */
  TIMx->CR2 |=  TIM_TRGOSource;
 8000d76:	8883      	ldrh	r3, [r0, #4]
 8000d78:	b29b      	uxth	r3, r3
 8000d7a:	4319      	orrs	r1, r3
 8000d7c:	8081      	strh	r1, [r0, #4]
 8000d7e:	4770      	bx	lr

08000d80 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000d80:	b530      	push	{r4, r5, lr}
 8000d82:	b085      	sub	sp, #20
 8000d84:	4604      	mov	r4, r0
 8000d86:	460d      	mov	r5, r1
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000d88:	8a03      	ldrh	r3, [r0, #16]
 8000d8a:	b29b      	uxth	r3, r3

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000d8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000d90:	88ca      	ldrh	r2, [r1, #6]
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000d92:	4313      	orrs	r3, r2
 8000d94:	8203      	strh	r3, [r0, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000d96:	8983      	ldrh	r3, [r0, #12]
 8000d98:	b29b      	uxth	r3, r3

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000d9a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000d9e:	f023 030c 	bic.w	r3, r3, #12

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000da2:	8889      	ldrh	r1, [r1, #4]
 8000da4:	8928      	ldrh	r0, [r5, #8]
            USART_InitStruct->USART_Mode;
 8000da6:	896a      	ldrh	r2, [r5, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000da8:	4301      	orrs	r1, r0
 8000daa:	430a      	orrs	r2, r1

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000dac:	4313      	orrs	r3, r2
 8000dae:	81a3      	strh	r3, [r4, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000db0:	8aa3      	ldrh	r3, [r4, #20]
 8000db2:	b29b      	uxth	r3, r3

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000db4:	f423 7340 	bic.w	r3, r3, #768	; 0x300

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000db8:	89aa      	ldrh	r2, [r5, #12]

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	82a3      	strh	r3, [r4, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000dbe:	4668      	mov	r0, sp
 8000dc0:	f7ff fde0 	bl	8000984 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000dc4:	4b20      	ldr	r3, [pc, #128]	; (8000e48 <USART_Init+0xc8>)
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	d028      	beq.n	8000e1c <USART_Init+0x9c>
 8000dca:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000dce:	429c      	cmp	r4, r3
 8000dd0:	d024      	beq.n	8000e1c <USART_Init+0x9c>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000dd2:	9b02      	ldr	r3, [sp, #8]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000dd4:	89a2      	ldrh	r2, [r4, #12]
 8000dd6:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8000dda:	d121      	bne.n	8000e20 <USART_Init+0xa0>
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000ddc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000de0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000de4:	6829      	ldr	r1, [r5, #0]
 8000de6:	0089      	lsls	r1, r1, #2
 8000de8:	fbb3 f1f1 	udiv	r1, r3, r1
  }
  tmpreg = (integerdivider / 100) << 4;
 8000dec:	4b17      	ldr	r3, [pc, #92]	; (8000e4c <USART_Init+0xcc>)
 8000dee:	fba3 2301 	umull	r2, r3, r3, r1
 8000df2:	0958      	lsrs	r0, r3, #5
 8000df4:	0105      	lsls	r5, r0, #4

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000df6:	2364      	movs	r3, #100	; 0x64
 8000df8:	fb00 1313 	mls	r3, r0, r3, r1

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000dfc:	89a2      	ldrh	r2, [r4, #12]
 8000dfe:	f412 4f00 	tst.w	r2, #32768	; 0x8000
 8000e02:	d116      	bne.n	8000e32 <USART_Init+0xb2>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000e04:	011b      	lsls	r3, r3, #4
 8000e06:	3332      	adds	r3, #50	; 0x32
 8000e08:	4a10      	ldr	r2, [pc, #64]	; (8000e4c <USART_Init+0xcc>)
 8000e0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000e0e:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8000e12:	432b      	orrs	r3, r5
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	8123      	strh	r3, [r4, #8]
}
 8000e18:	b005      	add	sp, #20
 8000e1a:	bd30      	pop	{r4, r5, pc}
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000e1c:	9b03      	ldr	r3, [sp, #12]
 8000e1e:	e7d9      	b.n	8000dd4 <USART_Init+0x54>
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000e20:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e28:	6829      	ldr	r1, [r5, #0]
 8000e2a:	0049      	lsls	r1, r1, #1
 8000e2c:	fbb3 f1f1 	udiv	r1, r3, r1
 8000e30:	e7dc      	b.n	8000dec <USART_Init+0x6c>
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000e32:	00d9      	lsls	r1, r3, #3
 8000e34:	3132      	adds	r1, #50	; 0x32
 8000e36:	4a05      	ldr	r2, [pc, #20]	; (8000e4c <USART_Init+0xcc>)
 8000e38:	fba2 3101 	umull	r3, r1, r2, r1
 8000e3c:	f3c1 1242 	ubfx	r2, r1, #5, #3
 8000e40:	ea45 0302 	orr.w	r3, r5, r2
 8000e44:	e7e6      	b.n	8000e14 <USART_Init+0x94>
 8000e46:	bf00      	nop
 8000e48:	40011000 	.word	0x40011000
 8000e4c:	51eb851f 	.word	0x51eb851f

08000e50 <USART_Cmd>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000e50:	b931      	cbnz	r1, 8000e60 <USART_Cmd+0x10>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000e52:	8983      	ldrh	r3, [r0, #12]
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000e5a:	b29b      	uxth	r3, r3
 8000e5c:	8183      	strh	r3, [r0, #12]
 8000e5e:	4770      	bx	lr
    USARTx->CR1 |= USART_CR1_UE;
 8000e60:	8983      	ldrh	r3, [r0, #12]
 8000e62:	b29b      	uxth	r3, r3
 8000e64:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e68:	8183      	strh	r3, [r0, #12]
 8000e6a:	4770      	bx	lr

08000e6c <USART_SendData>:
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000e6c:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8000e70:	8081      	strh	r1, [r0, #4]
 8000e72:	4770      	bx	lr

08000e74 <USART_ReceiveData>:
{
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000e74:	8880      	ldrh	r0, [r0, #4]
}
 8000e76:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8000e7a:	4770      	bx	lr

08000e7c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000e7c:	b410      	push	{r4}
  } 
    
  usartxbase = (uint32_t)USARTx;

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000e7e:	f3c1 1442 	ubfx	r4, r1, #5, #3

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000e82:	f001 011f 	and.w	r1, r1, #31
  itmask = (((uint32_t)0x01) << itpos);
 8000e86:	2301      	movs	r3, #1
 8000e88:	fa03 f101 	lsl.w	r1, r3, r1
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000e8c:	429c      	cmp	r4, r3
 8000e8e:	d009      	beq.n	8000ea4 <USART_ITConfig+0x28>
  {
    usartxbase += 0x0C;
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000e90:	2c02      	cmp	r4, #2
 8000e92:	d009      	beq.n	8000ea8 <USART_ITConfig+0x2c>
  {
    usartxbase += 0x10;
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000e94:	3014      	adds	r0, #20
  }
  if (NewState != DISABLE)
 8000e96:	b94a      	cbnz	r2, 8000eac <USART_ITConfig+0x30>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000e98:	6803      	ldr	r3, [r0, #0]
 8000e9a:	ea23 0101 	bic.w	r1, r3, r1
 8000e9e:	6001      	str	r1, [r0, #0]
  }
}
 8000ea0:	bc10      	pop	{r4}
 8000ea2:	4770      	bx	lr
    usartxbase += 0x0C;
 8000ea4:	300c      	adds	r0, #12
 8000ea6:	e7f6      	b.n	8000e96 <USART_ITConfig+0x1a>
    usartxbase += 0x10;
 8000ea8:	3010      	adds	r0, #16
 8000eaa:	e7f4      	b.n	8000e96 <USART_ITConfig+0x1a>
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000eac:	6803      	ldr	r3, [r0, #0]
 8000eae:	4319      	orrs	r1, r3
 8000eb0:	6001      	str	r1, [r0, #0]
 8000eb2:	e7f5      	b.n	8000ea0 <USART_ITConfig+0x24>

08000eb4 <USART_GetFlagStatus>:
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000eb4:	8803      	ldrh	r3, [r0, #0]
 8000eb6:	4219      	tst	r1, r3
 8000eb8:	d101      	bne.n	8000ebe <USART_GetFlagStatus+0xa>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000eba:	2000      	movs	r0, #0
  }
  return bitstatus;
}
 8000ebc:	4770      	bx	lr
    bitstatus = SET;
 8000ebe:	2001      	movs	r0, #1
 8000ec0:	4770      	bx	lr

08000ec2 <USART_GetITStatus>:
  *            @arg USART_IT_FE     : Framing Error interrupt
  *            @arg USART_IT_PE     : Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000ec2:	b410      	push	{r4}
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ec4:	f3c1 1242 	ubfx	r2, r1, #5, #3
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000ec8:	f001 041f 	and.w	r4, r1, #31
  itmask = (uint32_t)0x01 << itmask;
 8000ecc:	2301      	movs	r3, #1
 8000ece:	40a3      	lsls	r3, r4
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000ed0:	2a01      	cmp	r2, #1
 8000ed2:	d00f      	beq.n	8000ef4 <USART_GetITStatus+0x32>
  {
    itmask &= USARTx->CR1;
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000ed4:	2a02      	cmp	r2, #2
 8000ed6:	d011      	beq.n	8000efc <USART_GetITStatus+0x3a>
  {
    itmask &= USARTx->CR2;
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000ed8:	8a82      	ldrh	r2, [r0, #20]
 8000eda:	b292      	uxth	r2, r2
 8000edc:	4013      	ands	r3, r2
  }
  
  bitpos = USART_IT >> 0x08;
 8000ede:	0a09      	lsrs	r1, r1, #8
  bitpos = (uint32_t)0x01 << bitpos;
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	fa02 f101 	lsl.w	r1, r2, r1
  bitpos &= USARTx->SR;
 8000ee6:	8802      	ldrh	r2, [r0, #0]
 8000ee8:	b292      	uxth	r2, r2
 8000eea:	4011      	ands	r1, r2
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000eec:	b153      	cbz	r3, 8000f04 <USART_GetITStatus+0x42>
 8000eee:	b961      	cbnz	r1, 8000f0a <USART_GetITStatus+0x48>
  {
    bitstatus = SET;
  }
  else
  {
    bitstatus = RESET;
 8000ef0:	2000      	movs	r0, #0
 8000ef2:	e008      	b.n	8000f06 <USART_GetITStatus+0x44>
    itmask &= USARTx->CR1;
 8000ef4:	8982      	ldrh	r2, [r0, #12]
 8000ef6:	b292      	uxth	r2, r2
 8000ef8:	4013      	ands	r3, r2
 8000efa:	e7f0      	b.n	8000ede <USART_GetITStatus+0x1c>
    itmask &= USARTx->CR2;
 8000efc:	8a02      	ldrh	r2, [r0, #16]
 8000efe:	b292      	uxth	r2, r2
 8000f00:	4013      	ands	r3, r2
 8000f02:	e7ec      	b.n	8000ede <USART_GetITStatus+0x1c>
    bitstatus = RESET;
 8000f04:	2000      	movs	r0, #0
  }
  
  return bitstatus;  
}
 8000f06:	bc10      	pop	{r4}
 8000f08:	4770      	bx	lr
    bitstatus = SET;
 8000f0a:	2001      	movs	r0, #1
 8000f0c:	e7fb      	b.n	8000f06 <USART_GetITStatus+0x44>

08000f0e <USART_ClearITPendingBit>:
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  bitpos = USART_IT >> 0x08;
 8000f0e:	0a09      	lsrs	r1, r1, #8
  itmask = ((uint16_t)0x01 << (uint16_t)bitpos);
 8000f10:	2301      	movs	r3, #1
 8000f12:	408b      	lsls	r3, r1
 8000f14:	b29b      	uxth	r3, r3
  USARTx->SR = (uint16_t)~itmask;
 8000f16:	43db      	mvns	r3, r3
 8000f18:	b29b      	uxth	r3, r3
 8000f1a:	8003      	strh	r3, [r0, #0]
 8000f1c:	4770      	bx	lr
	...

08000f20 <my_ADC_Init>:
#include "stm32f2xx_gpio.h"
#include "stm32f2xx_rcc.h"
#include "adc.h"

void my_ADC_Init()
{
 8000f20:	b530      	push	{r4, r5, lr}
 8000f22:	b08d      	sub	sp, #52	; 0x34
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8000f24:	2101      	movs	r1, #1
 8000f26:	2004      	movs	r0, #4
 8000f28:	f7ff fd86 	bl	8000a38 <RCC_AHB1PeriphClockCmd>

    GPIO_InitTypeDef GPIO_InitStruct;

    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1;
 8000f2c:	2303      	movs	r3, #3
 8000f2e:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 8000f30:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000f34:	2400      	movs	r4, #0
 8000f36:	f88d 402f 	strb.w	r4, [sp, #47]	; 0x2f
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f3a:	a90a      	add	r1, sp, #40	; 0x28
 8000f3c:	4816      	ldr	r0, [pc, #88]	; (8000f98 <my_ADC_Init+0x78>)
 8000f3e:	f7ff fb96 	bl	800066e <GPIO_Init>


    ADC_CommonInitTypeDef ADC_CommonInitStruct;
    ADC_InitTypeDef ADC_InitStruct;

    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC, ENABLE);
 8000f42:	2101      	movs	r1, #1
 8000f44:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000f48:	f7ff fd92 	bl	8000a70 <RCC_APB2PeriphClockCmd>

    ADC_CommonInitStruct.ADC_Mode = ADC_Mode_Independent;
 8000f4c:	9406      	str	r4, [sp, #24]
    ADC_CommonInitStruct.ADC_Prescaler = ADC_Prescaler_Div8;
 8000f4e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8000f52:	9307      	str	r3, [sp, #28]
    ADC_CommonInitStruct.ADC_DMAAccessMode = ADC_DMAAccessMode_Disabled;
 8000f54:	9408      	str	r4, [sp, #32]
    ADC_CommonInitStruct.ADC_TwoSamplingDelay = ADC_TwoSamplingDelay_5Cycles;
 8000f56:	9409      	str	r4, [sp, #36]	; 0x24
    ADC_CommonInit(&ADC_CommonInitStruct);
 8000f58:	a806      	add	r0, sp, #24
 8000f5a:	f7ff f9ab 	bl	80002b4 <ADC_CommonInit>

    ADC_StructInit(&ADC_InitStruct); // Struct leeren, sonst werden andere Bits berschrieben
 8000f5e:	4668      	mov	r0, sp
 8000f60:	f7ff f99e 	bl	80002a0 <ADC_StructInit>
    ADC_InitStruct.ADC_Resolution = ADC_Resolution_12b;
 8000f64:	9400      	str	r4, [sp, #0]
    ADC_InitStruct.ADC_ScanConvMode = DISABLE;
 8000f66:	f88d 4004 	strb.w	r4, [sp, #4]
    ADC_InitStruct.ADC_ContinuousConvMode = DISABLE;
 8000f6a:	f88d 4005 	strb.w	r4, [sp, #5]
    ADC_InitStruct.ADC_ExternalTrigConv = ADC_ExternalTrigConv_T1_CC1; // Dummy (=0)
 8000f6e:	9403      	str	r4, [sp, #12]
    ADC_InitStruct.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8000f70:	9402      	str	r4, [sp, #8]
    ADC_InitStruct.ADC_DataAlign = ADC_DataAlign_Right;
 8000f72:	9404      	str	r4, [sp, #16]
    ADC_InitStruct.ADC_NbrOfConversion = 1;
 8000f74:	2501      	movs	r5, #1
 8000f76:	f88d 5014 	strb.w	r5, [sp, #20]
    ADC_Init(ADC1, &ADC_InitStruct);
 8000f7a:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 8000f7e:	f504 3490 	add.w	r4, r4, #73728	; 0x12000
 8000f82:	4669      	mov	r1, sp
 8000f84:	4620      	mov	r0, r4
 8000f86:	f7ff f965 	bl	8000254 <ADC_Init>

    ADC_Cmd(ADC1, ENABLE);
 8000f8a:	4629      	mov	r1, r5
 8000f8c:	4620      	mov	r0, r4
 8000f8e:	f7ff f9a5 	bl	80002dc <ADC_Cmd>
}
 8000f92:	b00d      	add	sp, #52	; 0x34
 8000f94:	bd30      	pop	{r4, r5, pc}
 8000f96:	bf00      	nop
 8000f98:	40020800 	.word	0x40020800

08000f9c <UB_ADC1_SINGLE_Read>:

    return (uint16_t)(Sum / numOfSamples);
}

uint16_t UB_ADC1_SINGLE_Read(uint8_t ADC_Channel)
{
 8000f9c:	b510      	push	{r4, lr}
    uint16_t messwert=0;

    // Messkanal einrichten
    ADC_RegularChannelConfig(ADC1, ADC_Channel, 1, ADC_SampleTime_3Cycles);
 8000f9e:	4c0a      	ldr	r4, [pc, #40]	; (8000fc8 <UB_ADC1_SINGLE_Read+0x2c>)
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	2201      	movs	r2, #1
 8000fa4:	4601      	mov	r1, r0
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	f7ff f9a3 	bl	80002f2 <ADC_RegularChannelConfig>
    // Messung starten
    ADC_SoftwareStartConv(ADC1);
 8000fac:	4620      	mov	r0, r4
 8000fae:	f7ff f9e8 	bl	8000382 <ADC_SoftwareStartConv>
    // warte bis Messung fertig ist
    while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == RESET);
 8000fb2:	2102      	movs	r1, #2
 8000fb4:	4804      	ldr	r0, [pc, #16]	; (8000fc8 <UB_ADC1_SINGLE_Read+0x2c>)
 8000fb6:	f7ff f9ec 	bl	8000392 <ADC_GetFlagStatus>
 8000fba:	2800      	cmp	r0, #0
 8000fbc:	d0f9      	beq.n	8000fb2 <UB_ADC1_SINGLE_Read+0x16>
    // Messwert auslesen
    messwert=ADC_GetConversionValue(ADC1);
 8000fbe:	4802      	ldr	r0, [pc, #8]	; (8000fc8 <UB_ADC1_SINGLE_Read+0x2c>)
 8000fc0:	f7ff f9e4 	bl	800038c <ADC_GetConversionValue>

    return(messwert);
}
 8000fc4:	bd10      	pop	{r4, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40012000 	.word	0x40012000

08000fcc <UB_ADC1_AV_Read>:
{
 8000fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000fce:	4607      	mov	r7, r0
 8000fd0:	460e      	mov	r6, r1
    for (int i = 0; i < numOfSamples; i++)
 8000fd2:	2400      	movs	r4, #0
    uint32_t Sum = 0;
 8000fd4:	4625      	mov	r5, r4
    for (int i = 0; i < numOfSamples; i++)
 8000fd6:	e004      	b.n	8000fe2 <UB_ADC1_AV_Read+0x16>
        Sum += UB_ADC1_SINGLE_Read(ADC_Channel);
 8000fd8:	4638      	mov	r0, r7
 8000fda:	f7ff ffdf 	bl	8000f9c <UB_ADC1_SINGLE_Read>
 8000fde:	4405      	add	r5, r0
    for (int i = 0; i < numOfSamples; i++)
 8000fe0:	3401      	adds	r4, #1
 8000fe2:	42b4      	cmp	r4, r6
 8000fe4:	d3f8      	bcc.n	8000fd8 <UB_ADC1_AV_Read+0xc>
    return (uint16_t)(Sum / numOfSamples);
 8000fe6:	fbb5 f0f6 	udiv	r0, r5, r6
}
 8000fea:	b280      	uxth	r0, r0
 8000fec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08000ff0 <af_init>:

static uint8_t rf_on = 0;


void af_init()
{
 8000ff0:	b530      	push	{r4, r5, lr}
 8000ff2:	b085      	sub	sp, #20


    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM7, ENABLE); // 16MHz
 8000ff4:	2101      	movs	r1, #1
 8000ff6:	2020      	movs	r0, #32
 8000ff8:	f7ff fd2c 	bl	8000a54 <RCC_APB1PeriphClockCmd>
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;
    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 8000ffc:	a801      	add	r0, sp, #4
 8000ffe:	f7ff fe71 	bl	8000ce4 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 4-1;
 8001002:	2303      	movs	r3, #3
 8001004:	9302      	str	r3, [sp, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 13333-1;  // Baudrate = f_tim / Period / Prescaler = 300 + 6,25e-6
 8001006:	f243 4314 	movw	r3, #13332	; 0x3414
 800100a:	f8ad 3004 	strh.w	r3, [sp, #4]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 800100e:	2300      	movs	r3, #0
 8001010:	f8ad 300c 	strh.w	r3, [sp, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 8001014:	f8ad 3006 	strh.w	r3, [sp, #6]
    TIM_TimeBaseInit(TIM7, &TIM_TimeBaseInitStruct);
 8001018:	4d0e      	ldr	r5, [pc, #56]	; (8001054 <af_init+0x64>)
 800101a:	a901      	add	r1, sp, #4
 800101c:	4628      	mov	r0, r5
 800101e:	f7ff fe23 	bl	8000c68 <TIM_TimeBaseInit>

    NVIC_InitTypeDef NVIC_InitStructure;
    NVIC_InitStructure.NVIC_IRQChannel = TIM7_IRQn;
 8001022:	2337      	movs	r3, #55	; 0x37
 8001024:	f88d 3000 	strb.w	r3, [sp]
    NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8001028:	2401      	movs	r4, #1
 800102a:	f88d 4003 	strb.w	r4, [sp, #3]
    NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800102e:	230f      	movs	r3, #15
 8001030:	f88d 3001 	strb.w	r3, [sp, #1]
    NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
 8001034:	f88d 3002 	strb.w	r3, [sp, #2]
    NVIC_Init(&NVIC_InitStructure);
 8001038:	4668      	mov	r0, sp
 800103a:	f7ff f8d5 	bl	80001e8 <NVIC_Init>

    TIM_ITConfig(TIM7, TIM_IT_Update, ENABLE);
 800103e:	4622      	mov	r2, r4
 8001040:	4621      	mov	r1, r4
 8001042:	4628      	mov	r0, r5
 8001044:	f7ff fe75 	bl	8000d32 <TIM_ITConfig>

    TIM_Cmd(TIM7, ENABLE);
 8001048:	4621      	mov	r1, r4
 800104a:	4628      	mov	r0, r5
 800104c:	f7ff fe63 	bl	8000d16 <TIM_Cmd>
}
 8001050:	b005      	add	sp, #20
 8001052:	bd30      	pop	{r4, r5, pc}
 8001054:	40001400 	.word	0x40001400

08001058 <TIM7_IRQHandler>:

void TIM7_IRQHandler() // every 20/6 ms == 300 Hz == 300 Baud
{
 8001058:	b508      	push	{r3, lr}
    if (TIM_GetITStatus(TIM7, TIM_IT_Update) != RESET)
 800105a:	2101      	movs	r1, #1
 800105c:	4825      	ldr	r0, [pc, #148]	; (80010f4 <TIM7_IRQHandler+0x9c>)
 800105e:	f7ff fe74 	bl	8000d4a <TIM_GetITStatus>
 8001062:	b900      	cbnz	r0, 8001066 <TIM7_IRQHandler+0xe>
 8001064:	bd08      	pop	{r3, pc}
    {
        TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 8001066:	2101      	movs	r1, #1
 8001068:	4822      	ldr	r0, [pc, #136]	; (80010f4 <TIM7_IRQHandler+0x9c>)
 800106a:	f7ff fe7a 	bl	8000d62 <TIM_ClearITPendingBit>
        // TX String besteht aus: Startbits (1,0), Datenbits(xxxx xxxx)

        static uint16_t BytePosition = 0;
        static uint8_t BitPosition = 0;

        if (!rf_on) // -> rf_off
 800106e:	4b22      	ldr	r3, [pc, #136]	; (80010f8 <TIM7_IRQHandler+0xa0>)
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d030      	beq.n	80010d8 <TIM7_IRQHandler+0x80>
            BytePosition = 0;
            BitPosition = 0;
        }
        else
        {
            uint8_t txByte = (uint8_t)txString[BytePosition];
 8001076:	4b21      	ldr	r3, [pc, #132]	; (80010fc <TIM7_IRQHandler+0xa4>)
 8001078:	881b      	ldrh	r3, [r3, #0]
 800107a:	4a21      	ldr	r2, [pc, #132]	; (8001100 <TIM7_IRQHandler+0xa8>)
 800107c:	5cd0      	ldrb	r0, [r2, r3]

            if (BitPosition == 0)
 800107e:	4b21      	ldr	r3, [pc, #132]	; (8001104 <TIM7_IRQHandler+0xac>)
 8001080:	781b      	ldrb	r3, [r3, #0]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d02d      	beq.n	80010e2 <TIM7_IRQHandler+0x8a>
            {
                transmit(0);
            }
            else if ((BitPosition == 9) || (BitPosition == 10))
 8001086:	f1a3 0209 	sub.w	r2, r3, #9
 800108a:	b2d2      	uxtb	r2, r2
 800108c:	2a01      	cmp	r2, #1
 800108e:	d92c      	bls.n	80010ea <TIM7_IRQHandler+0x92>
            {
                transmit(1);
            }
            else
            {
                transmit((txByte >> (BitPosition-1)) & 1);       // LSB first
 8001090:	3b01      	subs	r3, #1
 8001092:	4118      	asrs	r0, r3
 8001094:	f000 0001 	and.w	r0, r0, #1
 8001098:	f000 f930 	bl	80012fc <transmit>
            }

            BitPosition++;
 800109c:	4a19      	ldr	r2, [pc, #100]	; (8001104 <TIM7_IRQHandler+0xac>)
 800109e:	7813      	ldrb	r3, [r2, #0]
 80010a0:	3301      	adds	r3, #1
 80010a2:	b2db      	uxtb	r3, r3
 80010a4:	7013      	strb	r3, [r2, #0]

            if (BitPosition > 10)
 80010a6:	2b0a      	cmp	r3, #10
 80010a8:	d9dc      	bls.n	8001064 <TIM7_IRQHandler+0xc>
            {
                BytePosition++;
 80010aa:	4a14      	ldr	r2, [pc, #80]	; (80010fc <TIM7_IRQHandler+0xa4>)
 80010ac:	8813      	ldrh	r3, [r2, #0]
 80010ae:	3301      	adds	r3, #1
 80010b0:	b29b      	uxth	r3, r3
 80010b2:	8013      	strh	r3, [r2, #0]
                BitPosition = 0;
 80010b4:	2100      	movs	r1, #0
 80010b6:	4a13      	ldr	r2, [pc, #76]	; (8001104 <TIM7_IRQHandler+0xac>)
 80010b8:	7011      	strb	r1, [r2, #0]

                //if (BytePosition >= (sizeof(txString) / sizeof(char)))
                if (BytePosition > txString_length)
 80010ba:	4a13      	ldr	r2, [pc, #76]	; (8001108 <TIM7_IRQHandler+0xb0>)
 80010bc:	8812      	ldrh	r2, [r2, #0]
 80010be:	4293      	cmp	r3, r2
 80010c0:	d9d0      	bls.n	8001064 <TIM7_IRQHandler+0xc>
                {
                    BytePosition = 0;
 80010c2:	4a0e      	ldr	r2, [pc, #56]	; (80010fc <TIM7_IRQHandler+0xa4>)
 80010c4:	8011      	strh	r1, [r2, #0]
                    rf_on = 0;
 80010c6:	4a0c      	ldr	r2, [pc, #48]	; (80010f8 <TIM7_IRQHandler+0xa0>)
 80010c8:	7011      	strb	r1, [r2, #0]
                    stopSine();
 80010ca:	f000 f90b 	bl	80012e4 <stopSine>
                    GPIO_ResetBits(GPIOA, GPIO_Pin_2);    // Disable PTT
 80010ce:	2104      	movs	r1, #4
 80010d0:	480e      	ldr	r0, [pc, #56]	; (800110c <TIM7_IRQHandler+0xb4>)
 80010d2:	f7ff fb1a 	bl	800070a <GPIO_ResetBits>
                }
            }
        }
    }
}
 80010d6:	e7c5      	b.n	8001064 <TIM7_IRQHandler+0xc>
            BytePosition = 0;
 80010d8:	4a08      	ldr	r2, [pc, #32]	; (80010fc <TIM7_IRQHandler+0xa4>)
 80010da:	8013      	strh	r3, [r2, #0]
            BitPosition = 0;
 80010dc:	4a09      	ldr	r2, [pc, #36]	; (8001104 <TIM7_IRQHandler+0xac>)
 80010de:	7013      	strb	r3, [r2, #0]
 80010e0:	bd08      	pop	{r3, pc}
                transmit(0);
 80010e2:	2000      	movs	r0, #0
 80010e4:	f000 f90a 	bl	80012fc <transmit>
 80010e8:	e7d8      	b.n	800109c <TIM7_IRQHandler+0x44>
                transmit(1);
 80010ea:	2001      	movs	r0, #1
 80010ec:	f000 f906 	bl	80012fc <transmit>
 80010f0:	e7d4      	b.n	800109c <TIM7_IRQHandler+0x44>
 80010f2:	bf00      	nop
 80010f4:	40001400 	.word	0x40001400
 80010f8:	20000408 	.word	0x20000408
 80010fc:	20000406 	.word	0x20000406
 8001100:	20000010 	.word	0x20000010
 8001104:	20000404 	.word	0x20000404
 8001108:	20000210 	.word	0x20000210
 800110c:	40020000 	.word	0x40020000

08001110 <rf_send_string>:

void rf_send_string(const char* const buffer)
{
 8001110:	b510      	push	{r4, lr}
 8001112:	4604      	mov	r4, r0
    uint16_t i = 0;

    uint16_t buffer_length = strlen(buffer);
 8001114:	f7ff f856 	bl	80001c4 <strlen>
 8001118:	b283      	uxth	r3, r0

    txString_length = buffer_length + num_of_startbytes;
 800111a:	3319      	adds	r3, #25
 800111c:	b29b      	uxth	r3, r3
 800111e:	4a18      	ldr	r2, [pc, #96]	; (8001180 <rf_send_string+0x70>)
 8001120:	8013      	strh	r3, [r2, #0]

    if (txString_length > sizeof(txString))
 8001122:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001126:	d903      	bls.n	8001130 <rf_send_string+0x20>
        txString_length = sizeof(txString);
 8001128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800112c:	4b14      	ldr	r3, [pc, #80]	; (8001180 <rf_send_string+0x70>)
 800112e:	801a      	strh	r2, [r3, #0]
{
 8001130:	2300      	movs	r3, #0
 8001132:	e004      	b.n	800113e <rf_send_string+0x2e>

    for (; i < num_of_startbytes; i++)
    {
        txString[i] = '\0';
 8001134:	2100      	movs	r1, #0
 8001136:	4a13      	ldr	r2, [pc, #76]	; (8001184 <rf_send_string+0x74>)
 8001138:	54d1      	strb	r1, [r2, r3]
    for (; i < num_of_startbytes; i++)
 800113a:	3301      	adds	r3, #1
 800113c:	b29b      	uxth	r3, r3
 800113e:	2b18      	cmp	r3, #24
 8001140:	d9f8      	bls.n	8001134 <rf_send_string+0x24>
 8001142:	e006      	b.n	8001152 <rf_send_string+0x42>
    }

    for (; i < txString_length; i++)
    {
        txString[i] = buffer[i-num_of_startbytes];
 8001144:	f1a3 0219 	sub.w	r2, r3, #25
 8001148:	5ca1      	ldrb	r1, [r4, r2]
 800114a:	4a0e      	ldr	r2, [pc, #56]	; (8001184 <rf_send_string+0x74>)
 800114c:	54d1      	strb	r1, [r2, r3]
    for (; i < txString_length; i++)
 800114e:	3301      	adds	r3, #1
 8001150:	b29b      	uxth	r3, r3
 8001152:	4a0b      	ldr	r2, [pc, #44]	; (8001180 <rf_send_string+0x70>)
 8001154:	8812      	ldrh	r2, [r2, #0]
 8001156:	4293      	cmp	r3, r2
 8001158:	d3f4      	bcc.n	8001144 <rf_send_string+0x34>
    }

    txString[i++] = '\0';
 800115a:	1c58      	adds	r0, r3, #1
 800115c:	b280      	uxth	r0, r0
 800115e:	4a09      	ldr	r2, [pc, #36]	; (8001184 <rf_send_string+0x74>)
 8001160:	2100      	movs	r1, #0
 8001162:	54d1      	strb	r1, [r2, r3]
    txString[i++] = '\0';
 8001164:	3302      	adds	r3, #2
 8001166:	b29b      	uxth	r3, r3
 8001168:	5411      	strb	r1, [r2, r0]
    txString[i++] = '\0';
 800116a:	54d1      	strb	r1, [r2, r3]

    startSine();
 800116c:	f000 f874 	bl	8001258 <startSine>
    rf_on = 1;
 8001170:	2201      	movs	r2, #1
 8001172:	4b05      	ldr	r3, [pc, #20]	; (8001188 <rf_send_string+0x78>)
 8001174:	701a      	strb	r2, [r3, #0]
    GPIO_SetBits(GPIOA, GPIO_Pin_2);    // Enable PTT
 8001176:	2104      	movs	r1, #4
 8001178:	4804      	ldr	r0, [pc, #16]	; (800118c <rf_send_string+0x7c>)
 800117a:	f7ff fac4 	bl	8000706 <GPIO_SetBits>
 800117e:	bd10      	pop	{r4, pc}
 8001180:	20000210 	.word	0x20000210
 8001184:	20000010 	.word	0x20000010
 8001188:	20000408 	.word	0x20000408
 800118c:	40020000 	.word	0x40020000

08001190 <my_DAC_Init>:
extern const uint16_t sine_table[];

DAC_InitTypeDef DAC_InitStruct;  // MUSS Global sein (BUGFIX)

void my_DAC_Init(void)
{
 8001190:	b570      	push	{r4, r5, r6, lr}
 8001192:	b086      	sub	sp, #24
    //GPIO Config
    GPIO_InitTypeDef GPIO_InitStruct;

    // Ausgang DAC
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001194:	2101      	movs	r1, #1
 8001196:	4608      	mov	r0, r1
 8001198:	f7ff fc4e 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_4;
 800119c:	2510      	movs	r5, #16
 800119e:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AN;
 80011a0:	2303      	movs	r3, #3
 80011a2:	f88d 3014 	strb.w	r3, [sp, #20]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80011a6:	2400      	movs	r4, #0
 80011a8:	f88d 4017 	strb.w	r4, [sp, #23]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011ac:	4e27      	ldr	r6, [pc, #156]	; (800124c <my_DAC_Init+0xbc>)
 80011ae:	eb0d 0105 	add.w	r1, sp, r5
 80011b2:	4630      	mov	r0, r6
 80011b4:	f7ff fa5b 	bl	800066e <GPIO_Init>

    //Trigger Timer Config
    TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStruct;

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM6, ENABLE); // 16MHz
 80011b8:	2101      	movs	r1, #1
 80011ba:	4628      	mov	r0, r5
 80011bc:	f7ff fc4a 	bl	8000a54 <RCC_APB1PeriphClockCmd>

    TIM_TimeBaseStructInit(&TIM_TimeBaseInitStruct);
 80011c0:	a801      	add	r0, sp, #4
 80011c2:	f7ff fd8f 	bl	8000ce4 <TIM_TimeBaseStructInit>
    TIM_TimeBaseInitStruct.TIM_Period = 15-1;   //alt: 15
 80011c6:	230e      	movs	r3, #14
 80011c8:	9302      	str	r3, [sp, #8]
    TIM_TimeBaseInitStruct.TIM_Prescaler = 1-1;
 80011ca:	f8ad 4004 	strh.w	r4, [sp, #4]
    TIM_TimeBaseInitStruct.TIM_ClockDivision = TIM_CKD_DIV1;
 80011ce:	f8ad 400c 	strh.w	r4, [sp, #12]
    TIM_TimeBaseInitStruct.TIM_CounterMode = TIM_CounterMode_Up;
 80011d2:	f8ad 4006 	strh.w	r4, [sp, #6]
    TIM_TimeBaseInit(TIM6, &TIM_TimeBaseInitStruct);
 80011d6:	4d1e      	ldr	r5, [pc, #120]	; (8001250 <my_DAC_Init+0xc0>)
 80011d8:	a901      	add	r1, sp, #4
 80011da:	4628      	mov	r0, r5
 80011dc:	f7ff fd44 	bl	8000c68 <TIM_TimeBaseInit>
    TIM_ARRPreloadConfig(TIM6, ENABLE);
 80011e0:	2101      	movs	r1, #1
 80011e2:	4628      	mov	r0, r5
 80011e4:	f7ff fd89 	bl	8000cfa <TIM_ARRPreloadConfig>

    TIM_SelectOutputTrigger(TIM6, TIM_TRGOSource_Update);
 80011e8:	2120      	movs	r1, #32
 80011ea:	4628      	mov	r0, r5
 80011ec:	f7ff fdbd 	bl	8000d6a <TIM_SelectOutputTrigger>

    TIM_Cmd(TIM6, ENABLE);
 80011f0:	2101      	movs	r1, #1
 80011f2:	4628      	mov	r0, r5
 80011f4:	f7ff fd8f 	bl	8000d16 <TIM_Cmd>

    //DAC Config
    //DAC_InitTypeDef MUSS Global sein sonst kaputt!

    RCC_APB1PeriphClockCmd(RCC_APB1Periph_DAC, ENABLE);
 80011f8:	2101      	movs	r1, #1
 80011fa:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 80011fe:	f7ff fc29 	bl	8000a54 <RCC_APB1PeriphClockCmd>

    DAC_InitStruct.DAC_Trigger = DAC_Trigger_T6_TRGO;
 8001202:	4914      	ldr	r1, [pc, #80]	; (8001254 <my_DAC_Init+0xc4>)
 8001204:	2504      	movs	r5, #4
 8001206:	600d      	str	r5, [r1, #0]
    DAC_InitStruct.DAC_WaveGeneration = DAC_WaveGeneration_None;
 8001208:	604c      	str	r4, [r1, #4]
    DAC_InitStruct.DAC_OutputBuffer = DAC_OutputBuffer_Enable;
 800120a:	60cc      	str	r4, [r1, #12]
    DAC_Init(DAC_Channel_1, &DAC_InitStruct);
 800120c:	4620      	mov	r0, r4
 800120e:	f7ff f8c7 	bl	80003a0 <DAC_Init>

    DAC_Cmd(DAC_Channel_1, ENABLE);
 8001212:	2101      	movs	r1, #1
 8001214:	4620      	mov	r0, r4
 8001216:	f7ff f8db 	bl	80003d0 <DAC_Cmd>

    //startSine();

    // PTT
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 800121a:	2101      	movs	r1, #1
 800121c:	4608      	mov	r0, r1
 800121e:	f7ff fc0b 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_2;
 8001222:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_OUT;
 8001224:	2301      	movs	r3, #1
 8001226:	f88d 3014 	strb.w	r3, [sp, #20]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 800122a:	f88d 4016 	strb.w	r4, [sp, #22]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 800122e:	f88d 4015 	strb.w	r4, [sp, #21]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001232:	f88d 4017 	strb.w	r4, [sp, #23]
    GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	a904      	add	r1, sp, #16
 8001238:	4630      	mov	r0, r6
 800123a:	f7ff fa18 	bl	800066e <GPIO_Init>

    GPIO_ResetBits(GPIOA, GPIO_Pin_5);    // Disable PTT
 800123e:	2120      	movs	r1, #32
 8001240:	4630      	mov	r0, r6
 8001242:	f7ff fa62 	bl	800070a <GPIO_ResetBits>

}
 8001246:	b006      	add	sp, #24
 8001248:	bd70      	pop	{r4, r5, r6, pc}
 800124a:	bf00      	nop
 800124c:	40020000 	.word	0x40020000
 8001250:	40001000 	.word	0x40001000
 8001254:	20000aa4 	.word	0x20000aa4

08001258 <startSine>:

void startSine()
{
 8001258:	b570      	push	{r4, r5, r6, lr}
 800125a:	b090      	sub	sp, #64	; 0x40
    DMA_InitTypeDef DMA_InitStruct;

    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_DMA1, ENABLE);
 800125c:	2101      	movs	r1, #1
 800125e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001262:	f7ff fbe9 	bl	8000a38 <RCC_AHB1PeriphClockCmd>

    DMA_Cmd(DMA1_Stream5, DISABLE);
 8001266:	4d1c      	ldr	r5, [pc, #112]	; (80012d8 <startSine+0x80>)
 8001268:	2100      	movs	r1, #0
 800126a:	4628      	mov	r0, r5
 800126c:	f7ff f9b2 	bl	80005d4 <DMA_Cmd>
    DMA_DeInit(DMA1_Stream5);
 8001270:	4628      	mov	r0, r5
 8001272:	f7ff f8d7 	bl	8000424 <DMA_DeInit>
    DMA_InitStruct.DMA_Channel = DMA_Channel_7;
 8001276:	f04f 6360 	mov.w	r3, #234881024	; 0xe000000
 800127a:	9301      	str	r3, [sp, #4]
    DMA_InitStruct.DMA_PeripheralBaseAddr = DAC_BASE + 0x08;    // Addresse von DAC_DHR12R1
 800127c:	4b17      	ldr	r3, [pc, #92]	; (80012dc <startSine+0x84>)
 800127e:	9302      	str	r3, [sp, #8]
    DMA_InitStruct.DMA_Memory0BaseAddr = (uint32_t)&sine_table;
 8001280:	4b17      	ldr	r3, [pc, #92]	; (80012e0 <startSine+0x88>)
 8001282:	9303      	str	r3, [sp, #12]
    DMA_InitStruct.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8001284:	2340      	movs	r3, #64	; 0x40
 8001286:	9304      	str	r3, [sp, #16]
    //DMA_InitStruct.DMA_BufferSize = sizeof(sine_table)/sizeof(uint16_t);   //Lnge der Sinustabelle
    DMA_InitStruct.DMA_BufferSize = 738;
 8001288:	f240 23e2 	movw	r3, #738	; 0x2e2
 800128c:	9305      	str	r3, [sp, #20]
    DMA_InitStruct.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 800128e:	2400      	movs	r4, #0
 8001290:	9406      	str	r4, [sp, #24]
    DMA_InitStruct.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8001292:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001296:	9307      	str	r3, [sp, #28]
    DMA_InitStruct.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
 8001298:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800129c:	9308      	str	r3, [sp, #32]
    DMA_InitStruct.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
 800129e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80012a2:	9309      	str	r3, [sp, #36]	; 0x24
    DMA_InitStruct.DMA_Mode = DMA_Mode_Circular;
 80012a4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012a8:	930a      	str	r3, [sp, #40]	; 0x28
    DMA_InitStruct.DMA_Priority = DMA_Priority_High;
 80012aa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80012ae:	930b      	str	r3, [sp, #44]	; 0x2c
    DMA_InitStruct.DMA_FIFOMode = DMA_FIFOMode_Disable;
 80012b0:	940c      	str	r4, [sp, #48]	; 0x30
    DMA_InitStruct.DMA_FIFOThreshold = DMA_FIFOThreshold_HalfFull;
 80012b2:	2601      	movs	r6, #1
 80012b4:	960d      	str	r6, [sp, #52]	; 0x34
    DMA_InitStruct.DMA_MemoryBurst = DMA_MemoryBurst_Single;
 80012b6:	940e      	str	r4, [sp, #56]	; 0x38
    DMA_InitStruct.DMA_PeripheralBurst = DMA_PeripheralBurst_Single;
 80012b8:	940f      	str	r4, [sp, #60]	; 0x3c
    DMA_Init(DMA1_Stream5, &DMA_InitStruct);
 80012ba:	a901      	add	r1, sp, #4
 80012bc:	4628      	mov	r0, r5
 80012be:	f7ff f95d 	bl	800057c <DMA_Init>

    DMA_Cmd(DMA1_Stream5, ENABLE);
 80012c2:	4631      	mov	r1, r6
 80012c4:	4628      	mov	r0, r5
 80012c6:	f7ff f985 	bl	80005d4 <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, ENABLE);
 80012ca:	4631      	mov	r1, r6
 80012cc:	4620      	mov	r0, r4
 80012ce:	f7ff f893 	bl	80003f8 <DAC_DMACmd>
}
 80012d2:	b010      	add	sp, #64	; 0x40
 80012d4:	bd70      	pop	{r4, r5, r6, pc}
 80012d6:	bf00      	nop
 80012d8:	40026088 	.word	0x40026088
 80012dc:	40007408 	.word	0x40007408
 80012e0:	08006080 	.word	0x08006080

080012e4 <stopSine>:

void stopSine()
{
 80012e4:	b508      	push	{r3, lr}
    DMA_Cmd(DMA1_Stream5, DISABLE);
 80012e6:	2100      	movs	r1, #0
 80012e8:	4803      	ldr	r0, [pc, #12]	; (80012f8 <stopSine+0x14>)
 80012ea:	f7ff f973 	bl	80005d4 <DMA_Cmd>

    DAC_DMACmd(DAC_Channel_1, DISABLE);
 80012ee:	2100      	movs	r1, #0
 80012f0:	4608      	mov	r0, r1
 80012f2:	f7ff f881 	bl	80003f8 <DAC_DMACmd>
 80012f6:	bd08      	pop	{r3, pc}
 80012f8:	40026088 	.word	0x40026088

080012fc <transmit>:
}

void transmit(uint8_t value)
{
 80012fc:	b508      	push	{r3, lr}
    if (value)
 80012fe:	b920      	cbnz	r0, 800130a <transmit+0xe>
        TIM_SetAutoreload(TIM6, 15-1); // alt: 15
    else
        TIM_SetAutoreload(TIM6, 17-1); // alt: 17
 8001300:	2110      	movs	r1, #16
 8001302:	4804      	ldr	r0, [pc, #16]	; (8001314 <transmit+0x18>)
 8001304:	f7ff fcf7 	bl	8000cf6 <TIM_SetAutoreload>
 8001308:	bd08      	pop	{r3, pc}
        TIM_SetAutoreload(TIM6, 15-1); // alt: 15
 800130a:	210e      	movs	r1, #14
 800130c:	4801      	ldr	r0, [pc, #4]	; (8001314 <transmit+0x18>)
 800130e:	f7ff fcf2 	bl	8000cf6 <TIM_SetAutoreload>
 8001312:	bd08      	pop	{r3, pc}
 8001314:	40001000 	.word	0x40001000

08001318 <MCP_9800_init>:
#include "i2c.h"
#include "MCP9800.h"

void MCP_9800_init(void)
{
 8001318:	4770      	bx	lr
	...

0800131c <MCP9800_get_tmp>:
	//UB_I2C_WriteByte(I2C1, 0x90, 0x01, 0x00);	//config register: default
}

int16_t MCP9800_get_tmp(uint8_t address)
{
 800131c:	b570      	push	{r4, r5, r6, lr}
 800131e:	4606      	mov	r6, r0
    int16_t temp = -99;
    uint8_t timeout = 0;
 8001320:	2400      	movs	r4, #0
    int16_t temp = -99;
 8001322:	f06f 0562 	mvn.w	r5, #98	; 0x62

    do
    {
    	uint8_t* get = UB_I2C_ReadWord(I2C1, address, 0x00);	//Temperatur auslesen
 8001326:	2200      	movs	r2, #0
 8001328:	4631      	mov	r1, r6
 800132a:	4809      	ldr	r0, [pc, #36]	; (8001350 <MCP9800_get_tmp+0x34>)
 800132c:	f003 f870 	bl	8004410 <UB_I2C_ReadWord>
		if(get)
 8001330:	b120      	cbz	r0, 800133c <MCP9800_get_tmp+0x20>
		{
			temp = (uint16_t)get[0] | ((uint16_t)get[1] << 8);
 8001332:	7805      	ldrb	r5, [r0, #0]
 8001334:	7843      	ldrb	r3, [r0, #1]
 8001336:	021b      	lsls	r3, r3, #8
 8001338:	b21b      	sxth	r3, r3
 800133a:	431d      	orrs	r5, r3
		}
		timeout++;
 800133c:	3401      	adds	r4, #1
 800133e:	b2e4      	uxtb	r4, r4
    } while ( (temp == -99) && (timeout < 5) );
 8001340:	f115 0f63 	cmn.w	r5, #99	; 0x63
 8001344:	d101      	bne.n	800134a <MCP9800_get_tmp+0x2e>
 8001346:	2c04      	cmp	r4, #4
 8001348:	d9ed      	bls.n	8001326 <MCP9800_get_tmp+0xa>

    return temp;
}
 800134a:	4628      	mov	r0, r5
 800134c:	bd70      	pop	{r4, r5, r6, pc}
 800134e:	bf00      	nop
 8001350:	40005400 	.word	0x40005400

08001354 <MS5607_get_cal>:
    0x6A93*/
};

void MS5607_get_cal(uint32_t* data)
{
	for (uint8_t i = 0; i < 7; i++)
 8001354:	2300      	movs	r3, #0
 8001356:	e006      	b.n	8001366 <MS5607_get_cal+0x12>
		data[i] = calibration[i];
 8001358:	4a04      	ldr	r2, [pc, #16]	; (800136c <MS5607_get_cal+0x18>)
 800135a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800135e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	for (uint8_t i = 0; i < 7; i++)
 8001362:	3301      	adds	r3, #1
 8001364:	b2db      	uxtb	r3, r3
 8001366:	2b06      	cmp	r3, #6
 8001368:	d9f6      	bls.n	8001358 <MS5607_get_cal+0x4>
}
 800136a:	4770      	bx	lr
 800136c:	2000040c 	.word	0x2000040c

08001370 <MS5607_init>:


// dynamisches auslesen der Kalibrierwerte
void MS5607_init(void)
{
 8001370:	b510      	push	{r4, lr}

    // Read Calibration from Chip
    uint8_t* raw = 0;

    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA0);
 8001372:	4c3c      	ldr	r4, [pc, #240]	; (8001464 <MS5607_init+0xf4>)
 8001374:	22a0      	movs	r2, #160	; 0xa0
 8001376:	21ee      	movs	r1, #238	; 0xee
 8001378:	4620      	mov	r0, r4
 800137a:	f003 f977 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 800137e:	21ee      	movs	r1, #238	; 0xee
 8001380:	4620      	mov	r0, r4
 8001382:	f002 ffdb 	bl	800433c <UB_I2C_Read>
    if(raw)
 8001386:	b128      	cbz	r0, 8001394 <MS5607_init+0x24>
        calibration[0] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001388:	7801      	ldrb	r1, [r0, #0]
 800138a:	7843      	ldrb	r3, [r0, #1]
 800138c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001390:	4a35      	ldr	r2, [pc, #212]	; (8001468 <MS5607_init+0xf8>)
 8001392:	6013      	str	r3, [r2, #0]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA2);
 8001394:	4c33      	ldr	r4, [pc, #204]	; (8001464 <MS5607_init+0xf4>)
 8001396:	22a2      	movs	r2, #162	; 0xa2
 8001398:	21ee      	movs	r1, #238	; 0xee
 800139a:	4620      	mov	r0, r4
 800139c:	f003 f966 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80013a0:	21ee      	movs	r1, #238	; 0xee
 80013a2:	4620      	mov	r0, r4
 80013a4:	f002 ffca 	bl	800433c <UB_I2C_Read>
    if(raw)
 80013a8:	b128      	cbz	r0, 80013b6 <MS5607_init+0x46>
        calibration[1] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80013aa:	7801      	ldrb	r1, [r0, #0]
 80013ac:	7843      	ldrb	r3, [r0, #1]
 80013ae:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80013b2:	4a2d      	ldr	r2, [pc, #180]	; (8001468 <MS5607_init+0xf8>)
 80013b4:	6053      	str	r3, [r2, #4]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA4);
 80013b6:	4c2b      	ldr	r4, [pc, #172]	; (8001464 <MS5607_init+0xf4>)
 80013b8:	22a4      	movs	r2, #164	; 0xa4
 80013ba:	21ee      	movs	r1, #238	; 0xee
 80013bc:	4620      	mov	r0, r4
 80013be:	f003 f955 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80013c2:	21ee      	movs	r1, #238	; 0xee
 80013c4:	4620      	mov	r0, r4
 80013c6:	f002 ffb9 	bl	800433c <UB_I2C_Read>
    if(raw)
 80013ca:	b128      	cbz	r0, 80013d8 <MS5607_init+0x68>
        calibration[2] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80013cc:	7801      	ldrb	r1, [r0, #0]
 80013ce:	7843      	ldrb	r3, [r0, #1]
 80013d0:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80013d4:	4a24      	ldr	r2, [pc, #144]	; (8001468 <MS5607_init+0xf8>)
 80013d6:	6093      	str	r3, [r2, #8]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA6);
 80013d8:	4c22      	ldr	r4, [pc, #136]	; (8001464 <MS5607_init+0xf4>)
 80013da:	22a6      	movs	r2, #166	; 0xa6
 80013dc:	21ee      	movs	r1, #238	; 0xee
 80013de:	4620      	mov	r0, r4
 80013e0:	f003 f944 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 80013e4:	21ee      	movs	r1, #238	; 0xee
 80013e6:	4620      	mov	r0, r4
 80013e8:	f002 ffa8 	bl	800433c <UB_I2C_Read>
    if(raw)
 80013ec:	b128      	cbz	r0, 80013fa <MS5607_init+0x8a>
        calibration[3] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 80013ee:	7801      	ldrb	r1, [r0, #0]
 80013f0:	7843      	ldrb	r3, [r0, #1]
 80013f2:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80013f6:	4a1c      	ldr	r2, [pc, #112]	; (8001468 <MS5607_init+0xf8>)
 80013f8:	60d3      	str	r3, [r2, #12]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xA8);
 80013fa:	4c1a      	ldr	r4, [pc, #104]	; (8001464 <MS5607_init+0xf4>)
 80013fc:	22a8      	movs	r2, #168	; 0xa8
 80013fe:	21ee      	movs	r1, #238	; 0xee
 8001400:	4620      	mov	r0, r4
 8001402:	f003 f933 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001406:	21ee      	movs	r1, #238	; 0xee
 8001408:	4620      	mov	r0, r4
 800140a:	f002 ff97 	bl	800433c <UB_I2C_Read>
    if(raw)
 800140e:	b128      	cbz	r0, 800141c <MS5607_init+0xac>
        calibration[4] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001410:	7801      	ldrb	r1, [r0, #0]
 8001412:	7843      	ldrb	r3, [r0, #1]
 8001414:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 8001418:	4a13      	ldr	r2, [pc, #76]	; (8001468 <MS5607_init+0xf8>)
 800141a:	6113      	str	r3, [r2, #16]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAA);
 800141c:	4c11      	ldr	r4, [pc, #68]	; (8001464 <MS5607_init+0xf4>)
 800141e:	22aa      	movs	r2, #170	; 0xaa
 8001420:	21ee      	movs	r1, #238	; 0xee
 8001422:	4620      	mov	r0, r4
 8001424:	f003 f922 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 8001428:	21ee      	movs	r1, #238	; 0xee
 800142a:	4620      	mov	r0, r4
 800142c:	f002 ff86 	bl	800433c <UB_I2C_Read>
    if(raw)
 8001430:	b128      	cbz	r0, 800143e <MS5607_init+0xce>
        calibration[5] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001432:	7801      	ldrb	r1, [r0, #0]
 8001434:	7843      	ldrb	r3, [r0, #1]
 8001436:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800143a:	4a0b      	ldr	r2, [pc, #44]	; (8001468 <MS5607_init+0xf8>)
 800143c:	6153      	str	r3, [r2, #20]
    UB_I2C_WriteCommand(I2C1, 0xEE, 0xAC);
 800143e:	4c09      	ldr	r4, [pc, #36]	; (8001464 <MS5607_init+0xf4>)
 8001440:	22ac      	movs	r2, #172	; 0xac
 8001442:	21ee      	movs	r1, #238	; 0xee
 8001444:	4620      	mov	r0, r4
 8001446:	f003 f911 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read(I2C1, 0xEE);
 800144a:	21ee      	movs	r1, #238	; 0xee
 800144c:	4620      	mov	r0, r4
 800144e:	f002 ff75 	bl	800433c <UB_I2C_Read>
    if(raw)
 8001452:	b128      	cbz	r0, 8001460 <MS5607_init+0xf0>
        calibration[6] = ((uint16_t)raw[0] << 8) | (uint16_t)raw[1];
 8001454:	7801      	ldrb	r1, [r0, #0]
 8001456:	7843      	ldrb	r3, [r0, #1]
 8001458:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800145c:	4a02      	ldr	r2, [pc, #8]	; (8001468 <MS5607_init+0xf8>)
 800145e:	6193      	str	r3, [r2, #24]
 8001460:	bd10      	pop	{r4, pc}
 8001462:	bf00      	nop
 8001464:	40005400 	.word	0x40005400
 8001468:	2000040c 	.word	0x2000040c

0800146c <MS5607_get_pressure>:

    return;
}

void MS5607_get_pressure(uint16_t* pressure, int16_t* temperature) // P[mbar] = pressure
{
 800146c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001470:	b085      	sub	sp, #20
 8001472:	4605      	mov	r5, r0
 8001474:	468a      	mov	sl, r1
    UB_I2C_WriteCommand(I2C1, 0xEE, 0x48);   // Convert D1, max resolution
 8001476:	2248      	movs	r2, #72	; 0x48
 8001478:	21ee      	movs	r1, #238	; 0xee
 800147a:	4890      	ldr	r0, [pc, #576]	; (80016bc <MS5607_get_pressure+0x250>)
 800147c:	f003 f8f6 	bl	800466c <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 8001480:	2300      	movs	r3, #0
 8001482:	9302      	str	r3, [sp, #8]
 8001484:	e002      	b.n	800148c <MS5607_get_pressure+0x20>
 8001486:	9b02      	ldr	r3, [sp, #8]
 8001488:	3301      	adds	r3, #1
 800148a:	9302      	str	r3, [sp, #8]
 800148c:	9a02      	ldr	r2, [sp, #8]
 800148e:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8001492:	429a      	cmp	r2, r3
 8001494:	ddf7      	ble.n	8001486 <MS5607_get_pressure+0x1a>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 8001496:	4c89      	ldr	r4, [pc, #548]	; (80016bc <MS5607_get_pressure+0x250>)
 8001498:	2200      	movs	r2, #0
 800149a:	21ee      	movs	r1, #238	; 0xee
 800149c:	4620      	mov	r0, r4
 800149e:	f003 f8e5 	bl	800466c <UB_I2C_WriteCommand>
    uint8_t* raw = UB_I2C_Read24b(I2C1, 0xEE);
 80014a2:	21ee      	movs	r1, #238	; 0xee
 80014a4:	4620      	mov	r0, r4
 80014a6:	f003 f863 	bl	8004570 <UB_I2C_Read24b>
    uint32_t D1 = 0;
    if(raw)
 80014aa:	b170      	cbz	r0, 80014ca <MS5607_get_pressure+0x5e>
    {
        D1 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 80014ac:	7802      	ldrb	r2, [r0, #0]
 80014ae:	7844      	ldrb	r4, [r0, #1]
 80014b0:	0224      	lsls	r4, r4, #8
 80014b2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80014b6:	7883      	ldrb	r3, [r0, #2]
 80014b8:	431c      	orrs	r4, r3
    }



    UB_I2C_WriteCommand(I2C1, 0xEE, 0x58);   // Convert D2, max resolution
 80014ba:	2258      	movs	r2, #88	; 0x58
 80014bc:	21ee      	movs	r1, #238	; 0xee
 80014be:	487f      	ldr	r0, [pc, #508]	; (80016bc <MS5607_get_pressure+0x250>)
 80014c0:	f003 f8d4 	bl	800466c <UB_I2C_WriteCommand>

    // 10 ms warten, bis messung fertig
    for(volatile int i = 0; i < 0xFFFF; i++)
 80014c4:	2300      	movs	r3, #0
 80014c6:	9303      	str	r3, [sp, #12]
 80014c8:	e004      	b.n	80014d4 <MS5607_get_pressure+0x68>
    uint32_t D1 = 0;
 80014ca:	2400      	movs	r4, #0
 80014cc:	e7f5      	b.n	80014ba <MS5607_get_pressure+0x4e>
    for(volatile int i = 0; i < 0xFFFF; i++)
 80014ce:	9b03      	ldr	r3, [sp, #12]
 80014d0:	3301      	adds	r3, #1
 80014d2:	9303      	str	r3, [sp, #12]
 80014d4:	9a03      	ldr	r2, [sp, #12]
 80014d6:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80014da:	429a      	cmp	r2, r3
 80014dc:	ddf7      	ble.n	80014ce <MS5607_get_pressure+0x62>
    {

    }

    UB_I2C_WriteCommand(I2C1, 0xEE, 0x00);   // Read ADC
 80014de:	4e77      	ldr	r6, [pc, #476]	; (80016bc <MS5607_get_pressure+0x250>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	21ee      	movs	r1, #238	; 0xee
 80014e4:	4630      	mov	r0, r6
 80014e6:	f003 f8c1 	bl	800466c <UB_I2C_WriteCommand>
    raw = UB_I2C_Read24b(I2C1, 0xEE);
 80014ea:	21ee      	movs	r1, #238	; 0xee
 80014ec:	4630      	mov	r0, r6
 80014ee:	f003 f83f 	bl	8004570 <UB_I2C_Read24b>

    uint32_t D2 = 0;
    if(raw)
 80014f2:	2800      	cmp	r0, #0
 80014f4:	f000 8089 	beq.w	800160a <MS5607_get_pressure+0x19e>
    {
        D2 = ((uint32_t)raw[0] << 16) | ((uint32_t)raw[1] << 8)| ((uint32_t)raw[2]);
 80014f8:	7801      	ldrb	r1, [r0, #0]
 80014fa:	7842      	ldrb	r2, [r0, #1]
 80014fc:	0212      	lsls	r2, r2, #8
 80014fe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001502:	7883      	ldrb	r3, [r0, #2]
 8001504:	431a      	orrs	r2, r3
    }

    int64_t dT = (int32_t)D2 - ((int32_t)calibration[5] * 256);
 8001506:	4b6e      	ldr	r3, [pc, #440]	; (80016c0 <MS5607_get_pressure+0x254>)
 8001508:	6959      	ldr	r1, [r3, #20]
 800150a:	eba2 2201 	sub.w	r2, r2, r1, lsl #8
 800150e:	ea4f 7ce2 	mov.w	ip, r2, asr #31
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	fba2 0103 	umull	r0, r1, r2, r3
 8001518:	fb03 110c 	mla	r1, r3, ip, r1
 800151c:	4606      	mov	r6, r0
 800151e:	460f      	mov	r7, r1
 8001520:	2800      	cmp	r0, #0
 8001522:	f171 0300 	sbcs.w	r3, r1, #0
 8001526:	db72      	blt.n	800160e <MS5607_get_pressure+0x1a2>
 8001528:	ea4f 5ed6 	mov.w	lr, r6, lsr #23
 800152c:	ea4e 2e47 	orr.w	lr, lr, r7, lsl #9
 8001530:	f50e 6efa 	add.w	lr, lr, #2000	; 0x7d0

    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 8001534:	4b62      	ldr	r3, [pc, #392]	; (80016c0 <MS5607_get_pressure+0x254>)
 8001536:	6899      	ldr	r1, [r3, #8]
 8001538:	ea4f 39d1 	mov.w	r9, r1, lsr #15
 800153c:	ea4f 4841 	mov.w	r8, r1, lsl #17
 8001540:	6918      	ldr	r0, [r3, #16]
 8001542:	17c7      	asrs	r7, r0, #31
 8001544:	fb02 f307 	mul.w	r3, r2, r7
 8001548:	fb00 330c 	mla	r3, r0, ip, r3
 800154c:	fba2 0100 	umull	r0, r1, r2, r0
 8001550:	4419      	add	r1, r3
 8001552:	4606      	mov	r6, r0
 8001554:	460f      	mov	r7, r1
 8001556:	2800      	cmp	r0, #0
 8001558:	f171 0300 	sbcs.w	r3, r1, #0
 800155c:	db5c      	blt.n	8001618 <MS5607_get_pressure+0x1ac>
 800155e:	09b3      	lsrs	r3, r6, #6
 8001560:	ea43 6087 	orr.w	r0, r3, r7, lsl #26
 8001564:	11b9      	asrs	r1, r7, #6
 8001566:	eb18 0600 	adds.w	r6, r8, r0
 800156a:	eb49 0701 	adc.w	r7, r9, r1
 800156e:	e9cd 6700 	strd	r6, r7, [sp]
    int64_t SENS = (int64_t)calibration[1] * (1 << 16) + ((int32_t)calibration[3] * dT) / (1 << 7);
 8001572:	4b53      	ldr	r3, [pc, #332]	; (80016c0 <MS5607_get_pressure+0x254>)
 8001574:	6859      	ldr	r1, [r3, #4]
 8001576:	ea4f 4911 	mov.w	r9, r1, lsr #16
 800157a:	ea4f 4801 	mov.w	r8, r1, lsl #16
 800157e:	68d8      	ldr	r0, [r3, #12]
 8001580:	17c7      	asrs	r7, r0, #31
 8001582:	fb02 f307 	mul.w	r3, r2, r7
 8001586:	fb00 330c 	mla	r3, r0, ip, r3
 800158a:	fba2 0100 	umull	r0, r1, r2, r0
 800158e:	4419      	add	r1, r3
 8001590:	4606      	mov	r6, r0
 8001592:	460f      	mov	r7, r1
 8001594:	2800      	cmp	r0, #0
 8001596:	f171 0300 	sbcs.w	r3, r1, #0
 800159a:	db42      	blt.n	8001622 <MS5607_get_pressure+0x1b6>
 800159c:	09f3      	lsrs	r3, r6, #7
 800159e:	ea43 6047 	orr.w	r0, r3, r7, lsl #25
 80015a2:	11f9      	asrs	r1, r7, #7
 80015a4:	eb10 0008 	adds.w	r0, r0, r8
 80015a8:	eb41 0109 	adc.w	r1, r1, r9

    int64_t T2 = 0;
    int32_t OFF2 = 0;
    int32_t SENS2 = 0;

    if (TEMP < 2000)
 80015ac:	f5be 6ffa 	cmp.w	lr, #2000	; 0x7d0
 80015b0:	da44      	bge.n	800163c <MS5607_get_pressure+0x1d0>
    {
        T2 = dT * dT / (1 << 31);
 80015b2:	fb02 f60c 	mul.w	r6, r2, ip
 80015b6:	fba2 2302 	umull	r2, r3, r2, r2
 80015ba:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 80015be:	4616      	mov	r6, r2
 80015c0:	461f      	mov	r7, r3
 80015c2:	2a00      	cmp	r2, #0
 80015c4:	f173 0c00 	sbcs.w	ip, r3, #0
 80015c8:	db30      	blt.n	800162c <MS5607_get_pressure+0x1c0>
 80015ca:	0ff3      	lsrs	r3, r6, #31
 80015cc:	ea43 0347 	orr.w	r3, r3, r7, lsl #1
 80015d0:	425e      	negs	r6, r3
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 80015d2:	f5ae 63fa 	sub.w	r3, lr, #2000	; 0x7d0
 80015d6:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 80015da:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80015de:	fb02 f203 	mul.w	r2, r2, r3
 80015e2:	2a00      	cmp	r2, #0
 80015e4:	db28      	blt.n	8001638 <MS5607_get_pressure+0x1cc>
 80015e6:	1112      	asrs	r2, r2, #4
        SENS2 = 2 * (TEMP - 2000) * (TEMP - 2000);
 80015e8:	005f      	lsls	r7, r3, #1
 80015ea:	fb07 f303 	mul.w	r3, r7, r3

        if (TEMP < -1500)
 80015ee:	4f35      	ldr	r7, [pc, #212]	; (80016c4 <MS5607_get_pressure+0x258>)
 80015f0:	45be      	cmp	lr, r7
 80015f2:	da26      	bge.n	8001642 <MS5607_get_pressure+0x1d6>
        {
            OFF2 = OFF2 + 15 * (TEMP + 1500)* (TEMP + 1500);
 80015f4:	f20e 57dc 	addw	r7, lr, #1500	; 0x5dc
 80015f8:	ebc7 1c07 	rsb	ip, r7, r7, lsl #4
 80015fc:	fb0c 2207 	mla	r2, ip, r7, r2
            SENS2 = SENS2 + 8 * (TEMP + 1500)* (TEMP + 1500);
 8001600:	ea4f 0cc7 	mov.w	ip, r7, lsl #3
 8001604:	fb0c 3307 	mla	r3, ip, r7, r3
 8001608:	e01b      	b.n	8001642 <MS5607_get_pressure+0x1d6>
    uint32_t D2 = 0;
 800160a:	2200      	movs	r2, #0
 800160c:	e77b      	b.n	8001506 <MS5607_get_pressure+0x9a>
    int32_t TEMP = 2000 + dT * calibration[6] / (1 << 23);
 800160e:	4e2e      	ldr	r6, [pc, #184]	; (80016c8 <MS5607_get_pressure+0x25c>)
 8001610:	2700      	movs	r7, #0
 8001612:	1836      	adds	r6, r6, r0
 8001614:	414f      	adcs	r7, r1
 8001616:	e787      	b.n	8001528 <MS5607_get_pressure+0xbc>
    int64_t OFF  = (int64_t)calibration[2] * (1 << 17) + ((int32_t)calibration[4] * dT) / (1 << 6);
 8001618:	f110 063f 	adds.w	r6, r0, #63	; 0x3f
 800161c:	f141 0700 	adc.w	r7, r1, #0
 8001620:	e79d      	b.n	800155e <MS5607_get_pressure+0xf2>
    int64_t SENS = (int64_t)calibration[1] * (1 << 16) + ((int32_t)calibration[3] * dT) / (1 << 7);
 8001622:	f110 067f 	adds.w	r6, r0, #127	; 0x7f
 8001626:	f141 0700 	adc.w	r7, r1, #0
 800162a:	e7b7      	b.n	800159c <MS5607_get_pressure+0x130>
        T2 = dT * dT / (1 << 31);
 800162c:	f06f 4600 	mvn.w	r6, #2147483648	; 0x80000000
 8001630:	2700      	movs	r7, #0
 8001632:	18b6      	adds	r6, r6, r2
 8001634:	415f      	adcs	r7, r3
 8001636:	e7c8      	b.n	80015ca <MS5607_get_pressure+0x15e>
        OFF2 = 61 * (TEMP - 2000) * (TEMP - 2000) / (1 << 4);
 8001638:	320f      	adds	r2, #15
 800163a:	e7d4      	b.n	80015e6 <MS5607_get_pressure+0x17a>
    int32_t SENS2 = 0;
 800163c:	2300      	movs	r3, #0
    int32_t OFF2 = 0;
 800163e:	461a      	mov	r2, r3
    int64_t T2 = 0;
 8001640:	461e      	mov	r6, r3
        }
    }

    TEMP = TEMP - T2;
 8001642:	ebae 0e06 	sub.w	lr, lr, r6
    OFF = OFF - OFF2;
 8001646:	e9dd 8900 	ldrd	r8, r9, [sp]
 800164a:	ebb8 0802 	subs.w	r8, r8, r2
 800164e:	eb69 79e2 	sbc.w	r9, r9, r2, asr #31
    SENS = SENS - SENS2;
 8001652:	1ac0      	subs	r0, r0, r3
 8001654:	eb61 71e3 	sbc.w	r1, r1, r3, asr #31


    int32_t P = (D1 * SENS / (1 << 21) - OFF) / (1 << 15);
 8001658:	fba4 2300 	umull	r2, r3, r4, r0
 800165c:	fb04 3301 	mla	r3, r4, r1, r3
 8001660:	4616      	mov	r6, r2
 8001662:	461f      	mov	r7, r3
 8001664:	2a00      	cmp	r2, #0
 8001666:	f173 0100 	sbcs.w	r1, r3, #0
 800166a:	db1c      	blt.n	80016a6 <MS5607_get_pressure+0x23a>
 800166c:	0d73      	lsrs	r3, r6, #21
 800166e:	ea43 20c7 	orr.w	r0, r3, r7, lsl #11
 8001672:	1579      	asrs	r1, r7, #21
 8001674:	ebb0 0008 	subs.w	r0, r0, r8
 8001678:	eb61 0109 	sbc.w	r1, r1, r9
 800167c:	4606      	mov	r6, r0
 800167e:	460f      	mov	r7, r1
 8001680:	2800      	cmp	r0, #0
 8001682:	f171 0300 	sbcs.w	r3, r1, #0
 8001686:	db13      	blt.n	80016b0 <MS5607_get_pressure+0x244>
 8001688:	0bf3      	lsrs	r3, r6, #15
 800168a:	ea43 4347 	orr.w	r3, r3, r7, lsl #17
    P/=100;
 800168e:	4a0f      	ldr	r2, [pc, #60]	; (80016cc <MS5607_get_pressure+0x260>)
 8001690:	fb82 1203 	smull	r1, r2, r2, r3
 8001694:	17db      	asrs	r3, r3, #31
 8001696:	ebc3 1362 	rsb	r3, r3, r2, asr #5
    *pressure = (uint16_t)P;
 800169a:	802b      	strh	r3, [r5, #0]
    *temperature = TEMP;
 800169c:	f8aa e000 	strh.w	lr, [sl]

    /* return P; */
}
 80016a0:	b005      	add	sp, #20
 80016a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    int32_t P = (D1 * SENS / (1 << 21) - OFF) / (1 << 15);
 80016a6:	4e0a      	ldr	r6, [pc, #40]	; (80016d0 <MS5607_get_pressure+0x264>)
 80016a8:	2700      	movs	r7, #0
 80016aa:	18b6      	adds	r6, r6, r2
 80016ac:	415f      	adcs	r7, r3
 80016ae:	e7dd      	b.n	800166c <MS5607_get_pressure+0x200>
 80016b0:	f647 76ff 	movw	r6, #32767	; 0x7fff
 80016b4:	2700      	movs	r7, #0
 80016b6:	1836      	adds	r6, r6, r0
 80016b8:	414f      	adcs	r7, r1
 80016ba:	e7e5      	b.n	8001688 <MS5607_get_pressure+0x21c>
 80016bc:	40005400 	.word	0x40005400
 80016c0:	2000040c 	.word	0x2000040c
 80016c4:	fffffa24 	.word	0xfffffa24
 80016c8:	007fffff 	.word	0x007fffff
 80016cc:	51eb851f 	.word	0x51eb851f
 80016d0:	001fffff 	.word	0x001fffff

080016d4 <InitRingBuffer>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
}

void InitRingBuffer (RingBuffer_t * ptr2Buffer)
{
  ptr2Buffer->writePosition = 0;
 80016d4:	2300      	movs	r3, #0
 80016d6:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
  ptr2Buffer->readPosition = 0;
 80016da:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
 80016de:	4770      	bx	lr

080016e0 <RingBufferRead>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
 80016e0:	f8d0 2100 	ldr.w	r2, [r0, #256]	; 0x100
 80016e4:	f8d0 3104 	ldr.w	r3, [r0, #260]	; 0x104
}

RingBufferError_t RingBufferRead(RingBuffer_t * const ptr2Buffer, char * ptr2Chr)
{
  if ( FillState(ptr2Buffer) == 0U )
 80016e8:	429a      	cmp	r2, r3
 80016ea:	d007      	beq.n	80016fc <RingBufferRead+0x1c>
  {
    return BUFFER_EMPTY;
  } else
  {
    *ptr2Chr = ptr2Buffer->chBuffer[ptr2Buffer->readPosition++ & BUFFER_MASK];
 80016ec:	1c5a      	adds	r2, r3, #1
 80016ee:	f8c0 2104 	str.w	r2, [r0, #260]	; 0x104
 80016f2:	b2db      	uxtb	r3, r3
 80016f4:	5cc3      	ldrb	r3, [r0, r3]
 80016f6:	700b      	strb	r3, [r1, #0]
    return NO_ERROR;
 80016f8:	2000      	movs	r0, #0
 80016fa:	4770      	bx	lr
    return BUFFER_EMPTY;
 80016fc:	2001      	movs	r0, #1
  }
}
 80016fe:	4770      	bx	lr

08001700 <RingBufferWrite>:
  return ptr2Buffer->writePosition - ptr2Buffer->readPosition;
 8001700:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8001704:	f8d0 2104 	ldr.w	r2, [r0, #260]	; 0x104
 8001708:	1a9a      	subs	r2, r3, r2

RingBufferError_t RingBufferWrite(RingBuffer_t * const ptr2Buffer, char const theChr)
{
  if( FillState(ptr2Buffer) < BUFFER_DIM )
 800170a:	2aff      	cmp	r2, #255	; 0xff
 800170c:	d806      	bhi.n	800171c <RingBufferWrite+0x1c>
  {
    ptr2Buffer->chBuffer[ptr2Buffer->writePosition++ & BUFFER_MASK] = theChr;
 800170e:	1c5a      	adds	r2, r3, #1
 8001710:	f8c0 2100 	str.w	r2, [r0, #256]	; 0x100
 8001714:	b2db      	uxtb	r3, r3
 8001716:	54c1      	strb	r1, [r0, r3]

    return BUFFER_FULL;
 8001718:	2002      	movs	r0, #2
 800171a:	4770      	bx	lr
  } else
  {
    return NO_ERROR;
 800171c:	2000      	movs	r0, #0
  }
}
 800171e:	4770      	bx	lr

08001720 <commands_init>:


static void commands_string_decode(char* rx_string);

void commands_init(void)
{
 8001720:	b570      	push	{r4, r5, r6, lr}
 8001722:	b088      	sub	sp, #32
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 8001724:	2101      	movs	r1, #1
 8001726:	4608      	mov	r0, r1
 8001728:	f7ff f986 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1, ENABLE);
 800172c:	2101      	movs	r1, #1
 800172e:	2010      	movs	r0, #16
 8001730:	f7ff f99e 	bl	8000a70 <RCC_APB2PeriphClockCmd>

	GPIO_PinAFConfig(GPIOA, GPIO_PinSource9, GPIO_AF_USART1);
 8001734:	4d25      	ldr	r5, [pc, #148]	; (80017cc <commands_init+0xac>)
 8001736:	2207      	movs	r2, #7
 8001738:	2109      	movs	r1, #9
 800173a:	4628      	mov	r0, r5
 800173c:	f7fe ffe7 	bl	800070e <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource10, GPIO_AF_USART1);
 8001740:	2207      	movs	r2, #7
 8001742:	210a      	movs	r1, #10
 8001744:	4628      	mov	r0, r5
 8001746:	f7fe ffe2 	bl	800070e <GPIO_PinAFConfig>

	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 800174a:	2302      	movs	r3, #2
 800174c:	f88d 301c 	strb.w	r3, [sp, #28]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8001750:	2400      	movs	r4, #0
 8001752:	f88d 401e 	strb.w	r4, [sp, #30]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;
 8001756:	f44f 62c0 	mov.w	r2, #1536	; 0x600
 800175a:	9206      	str	r2, [sp, #24]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800175c:	f88d 401f 	strb.w	r4, [sp, #31]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8001760:	f88d 301d 	strb.w	r3, [sp, #29]
	GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001764:	a906      	add	r1, sp, #24
 8001766:	4628      	mov	r0, r5
 8001768:	f7fe ff81 	bl	800066e <GPIO_Init>


	USART_InitTypeDef USART_InitStruct;
	USART_InitStruct.USART_BaudRate = 115200;
 800176c:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001770:	9302      	str	r3, [sp, #8]
	USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8001772:	f8ad 400c 	strh.w	r4, [sp, #12]
	USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8001776:	f8ad 400e 	strh.w	r4, [sp, #14]
	USART_InitStruct.USART_Parity = USART_Parity_No;
 800177a:	f8ad 4010 	strh.w	r4, [sp, #16]
	USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 800177e:	f8ad 4014 	strh.w	r4, [sp, #20]
	USART_InitStruct.USART_Mode = USART_Mode_Tx | USART_Mode_Rx;
 8001782:	230c      	movs	r3, #12
 8001784:	f8ad 3012 	strh.w	r3, [sp, #18]
	USART_Init(USART1, &USART_InitStruct);
 8001788:	f5a5 4570 	sub.w	r5, r5, #61440	; 0xf000
 800178c:	a902      	add	r1, sp, #8
 800178e:	4628      	mov	r0, r5
 8001790:	f7ff faf6 	bl	8000d80 <USART_Init>

	USART_Cmd(USART1, ENABLE);
 8001794:	2101      	movs	r1, #1
 8001796:	4628      	mov	r0, r5
 8001798:	f7ff fb5a 	bl	8000e50 <USART_Cmd>

	NVIC_InitTypeDef NVIC_InitStruct;
	NVIC_InitStruct.NVIC_IRQChannel = USART1_IRQn;
 800179c:	2325      	movs	r3, #37	; 0x25
 800179e:	f88d 3004 	strb.w	r3, [sp, #4]
	NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 80017a2:	2601      	movs	r6, #1
 80017a4:	f88d 6007 	strb.w	r6, [sp, #7]
	NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 80017a8:	f88d 4005 	strb.w	r4, [sp, #5]
	NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 80017ac:	f88d 4006 	strb.w	r4, [sp, #6]
	NVIC_Init(&NVIC_InitStruct);
 80017b0:	a801      	add	r0, sp, #4
 80017b2:	f7fe fd19 	bl	80001e8 <NVIC_Init>

	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);
 80017b6:	4632      	mov	r2, r6
 80017b8:	f240 5125 	movw	r1, #1317	; 0x525
 80017bc:	4628      	mov	r0, r5
 80017be:	f7ff fb5d 	bl	8000e7c <USART_ITConfig>

	InitRingBuffer(&commands_RX_Buffer);
 80017c2:	4803      	ldr	r0, [pc, #12]	; (80017d0 <commands_init+0xb0>)
 80017c4:	f7ff ff86 	bl	80016d4 <InitRingBuffer>

}
 80017c8:	b008      	add	sp, #32
 80017ca:	bd70      	pop	{r4, r5, r6, pc}
 80017cc:	40020000 	.word	0x40020000
 80017d0:	20000ab4 	.word	0x20000ab4

080017d4 <commands_send_char>:

void commands_send_char(const char c)
{
 80017d4:	b508      	push	{r3, lr}
	USART_SendData(USART1, c);
 80017d6:	4601      	mov	r1, r0
 80017d8:	4804      	ldr	r0, [pc, #16]	; (80017ec <commands_send_char+0x18>)
 80017da:	f7ff fb47 	bl	8000e6c <USART_SendData>

	while(USART_GetFlagStatus(USART1, USART_FLAG_TC) == RESET);
 80017de:	2140      	movs	r1, #64	; 0x40
 80017e0:	4802      	ldr	r0, [pc, #8]	; (80017ec <commands_send_char+0x18>)
 80017e2:	f7ff fb67 	bl	8000eb4 <USART_GetFlagStatus>
 80017e6:	2800      	cmp	r0, #0
 80017e8:	d0f9      	beq.n	80017de <commands_send_char+0xa>
}
 80017ea:	bd08      	pop	{r3, pc}
 80017ec:	40011000 	.word	0x40011000

080017f0 <commands_send_string>:

void commands_send_string(const char* const s)
{
 80017f0:	b510      	push	{r4, lr}
 80017f2:	4604      	mov	r4, r0
	const char* ptr = s;
	while(*ptr)
 80017f4:	e002      	b.n	80017fc <commands_send_string+0xc>
	{
		commands_send_char(*ptr++);
 80017f6:	3401      	adds	r4, #1
 80017f8:	f7ff ffec 	bl	80017d4 <commands_send_char>
	while(*ptr)
 80017fc:	7820      	ldrb	r0, [r4, #0]
 80017fe:	2800      	cmp	r0, #0
 8001800:	d1f9      	bne.n	80017f6 <commands_send_string+0x6>
	}
}
 8001802:	bd10      	pop	{r4, pc}

08001804 <commands_string_decode>:
    }
}

static void commands_string_decode(char* rx_string)
{
	if (rx_string[0] == 0)
 8001804:	7803      	ldrb	r3, [r0, #0]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d053      	beq.n	80018b2 <commands_string_decode+0xae>
{
 800180a:	b510      	push	{r4, lr}
 800180c:	b09e      	sub	sp, #120	; 0x78
 800180e:	4604      	mov	r4, r0
		return;
	else if (strcasecmp(rx_string, "echo?") == 0)
 8001810:	4928      	ldr	r1, [pc, #160]	; (80018b4 <commands_string_decode+0xb0>)
 8001812:	f003 ff13 	bl	800563c <strcasecmp>
 8001816:	b1f8      	cbz	r0, 8001858 <commands_string_decode+0x54>
	{
		commands_send_string("echo!\r\n");
	}
	else if (strcasecmp(rx_string, "data?") == 0)
 8001818:	4927      	ldr	r1, [pc, #156]	; (80018b8 <commands_string_decode+0xb4>)
 800181a:	4620      	mov	r0, r4
 800181c:	f003 ff0e 	bl	800563c <strcasecmp>
 8001820:	b1f0      	cbz	r0, 8001860 <commands_string_decode+0x5c>
	{
		settings.plotDataInCommands = 1;
	}
	else if (strcasecmp(rx_string, "gps?") == 0)
 8001822:	4926      	ldr	r1, [pc, #152]	; (80018bc <commands_string_decode+0xb8>)
 8001824:	4620      	mov	r0, r4
 8001826:	f003 ff09 	bl	800563c <strcasecmp>
 800182a:	b1f0      	cbz	r0, 800186a <commands_string_decode+0x66>
	{
		settings.forwardGpsToCommands = 1;
	}
	else if (strcasecmp(rx_string, "cal?") == 0)
 800182c:	4924      	ldr	r1, [pc, #144]	; (80018c0 <commands_string_decode+0xbc>)
 800182e:	4620      	mov	r0, r4
 8001830:	f003 ff04 	bl	800563c <strcasecmp>
 8001834:	b1e8      	cbz	r0, 8001872 <commands_string_decode+0x6e>
		char buffer[64];
		MS5607_get_cal(temp);
		snprintf(buffer, sizeof(buffer) / sizeof(char), "0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32"\r\n", temp[0], temp[1], temp[2], temp[3], temp[4], temp[5], temp[6]);
		commands_send_string(buffer);
	}
	else if (strcasecmp(rx_string, "airb?") == 0)
 8001836:	4923      	ldr	r1, [pc, #140]	; (80018c4 <commands_string_decode+0xc0>)
 8001838:	4620      	mov	r0, r4
 800183a:	f003 feff 	bl	800563c <strcasecmp>
 800183e:	2800      	cmp	r0, #0
 8001840:	d030      	beq.n	80018a4 <commands_string_decode+0xa0>
		else
		{
			commands_send_string("airbone not set!\r\n");
		}*/
	}
	else if (strcasecmp(rx_string, "stop") == 0)
 8001842:	4921      	ldr	r1, [pc, #132]	; (80018c8 <commands_string_decode+0xc4>)
 8001844:	4620      	mov	r0, r4
 8001846:	f003 fef9 	bl	800563c <strcasecmp>
 800184a:	2800      	cmp	r0, #0
 800184c:	d12d      	bne.n	80018aa <commands_string_decode+0xa6>
	{
		settings.plotDataInCommands = 0;
 800184e:	4b1f      	ldr	r3, [pc, #124]	; (80018cc <commands_string_decode+0xc8>)
 8001850:	2200      	movs	r2, #0
 8001852:	701a      	strb	r2, [r3, #0]
		settings.forwardGpsToCommands = 0;
 8001854:	705a      	strb	r2, [r3, #1]
 8001856:	e006      	b.n	8001866 <commands_string_decode+0x62>
		commands_send_string("echo!\r\n");
 8001858:	481d      	ldr	r0, [pc, #116]	; (80018d0 <commands_string_decode+0xcc>)
 800185a:	f7ff ffc9 	bl	80017f0 <commands_send_string>
 800185e:	e002      	b.n	8001866 <commands_string_decode+0x62>
		settings.plotDataInCommands = 1;
 8001860:	2201      	movs	r2, #1
 8001862:	4b1a      	ldr	r3, [pc, #104]	; (80018cc <commands_string_decode+0xc8>)
 8001864:	701a      	strb	r2, [r3, #0]
	else
	{
		commands_send_string("Command not found!\r\n");
		return;
	}
}
 8001866:	b01e      	add	sp, #120	; 0x78
 8001868:	bd10      	pop	{r4, pc}
		settings.forwardGpsToCommands = 1;
 800186a:	2201      	movs	r2, #1
 800186c:	4b17      	ldr	r3, [pc, #92]	; (80018cc <commands_string_decode+0xc8>)
 800186e:	705a      	strb	r2, [r3, #1]
 8001870:	e7f9      	b.n	8001866 <commands_string_decode+0x62>
		MS5607_get_cal(temp);
 8001872:	a807      	add	r0, sp, #28
 8001874:	f7ff fd6e 	bl	8001354 <MS5607_get_cal>
		snprintf(buffer, sizeof(buffer) / sizeof(char), "0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32", 0x%04"PRIX32"\r\n", temp[0], temp[1], temp[2], temp[3], temp[4], temp[5], temp[6]);
 8001878:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800187a:	9305      	str	r3, [sp, #20]
 800187c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800187e:	9304      	str	r3, [sp, #16]
 8001880:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001882:	9303      	str	r3, [sp, #12]
 8001884:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001886:	9302      	str	r3, [sp, #8]
 8001888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800188a:	9301      	str	r3, [sp, #4]
 800188c:	9b08      	ldr	r3, [sp, #32]
 800188e:	9300      	str	r3, [sp, #0]
 8001890:	9b07      	ldr	r3, [sp, #28]
 8001892:	4a10      	ldr	r2, [pc, #64]	; (80018d4 <commands_string_decode+0xd0>)
 8001894:	2140      	movs	r1, #64	; 0x40
 8001896:	a80e      	add	r0, sp, #56	; 0x38
 8001898:	f003 fe9c 	bl	80055d4 <sniprintf>
		commands_send_string(buffer);
 800189c:	a80e      	add	r0, sp, #56	; 0x38
 800189e:	f7ff ffa7 	bl	80017f0 <commands_send_string>
 80018a2:	e7e0      	b.n	8001866 <commands_string_decode+0x62>
		position_in_airbone();
 80018a4:	f003 fb96 	bl	8004fd4 <position_in_airbone>
 80018a8:	e7dd      	b.n	8001866 <commands_string_decode+0x62>
		commands_send_string("Command not found!\r\n");
 80018aa:	480b      	ldr	r0, [pc, #44]	; (80018d8 <commands_string_decode+0xd4>)
 80018ac:	f7ff ffa0 	bl	80017f0 <commands_send_string>
		return;
 80018b0:	e7d9      	b.n	8001866 <commands_string_decode+0x62>
 80018b2:	4770      	bx	lr
 80018b4:	08006644 	.word	0x08006644
 80018b8:	08006654 	.word	0x08006654
 80018bc:	0800665c 	.word	0x0800665c
 80018c0:	08006664 	.word	0x08006664
 80018c4:	080066ac 	.word	0x080066ac
 80018c8:	080066b4 	.word	0x080066b4
 80018cc:	20000c60 	.word	0x20000c60
 80018d0:	0800664c 	.word	0x0800664c
 80018d4:	0800666c 	.word	0x0800666c
 80018d8:	080066bc 	.word	0x080066bc

080018dc <USART1_IRQHandler>:
{
 80018dc:	b508      	push	{r3, lr}
  if (USART_GetITStatus(USART1, USART_IT_RXNE) == SET)
 80018de:	f240 5125 	movw	r1, #1317	; 0x525
 80018e2:	4807      	ldr	r0, [pc, #28]	; (8001900 <USART1_IRQHandler+0x24>)
 80018e4:	f7ff faed 	bl	8000ec2 <USART_GetITStatus>
 80018e8:	2801      	cmp	r0, #1
 80018ea:	d000      	beq.n	80018ee <USART1_IRQHandler+0x12>
 80018ec:	bd08      	pop	{r3, pc}
    wert=USART_ReceiveData(USART1);
 80018ee:	4804      	ldr	r0, [pc, #16]	; (8001900 <USART1_IRQHandler+0x24>)
 80018f0:	f7ff fac0 	bl	8000e74 <USART_ReceiveData>
	RingBufferWrite(&commands_RX_Buffer, (char)wert);
 80018f4:	b2c1      	uxtb	r1, r0
 80018f6:	4803      	ldr	r0, [pc, #12]	; (8001904 <USART1_IRQHandler+0x28>)
 80018f8:	f7ff ff02 	bl	8001700 <RingBufferWrite>
}
 80018fc:	e7f6      	b.n	80018ec <USART1_IRQHandler+0x10>
 80018fe:	bf00      	nop
 8001900:	40011000 	.word	0x40011000
 8001904:	20000ab4 	.word	0x20000ab4

08001908 <commands_UART_Capture>:
{
 8001908:	b5f0      	push	{r4, r5, r6, r7, lr}
 800190a:	b083      	sub	sp, #12
    char tmpchar = '\0';
 800190c:	a902      	add	r1, sp, #8
 800190e:	2300      	movs	r3, #0
 8001910:	f801 3d01 	strb.w	r3, [r1, #-1]!
    if (RingBufferRead(&commands_RX_Buffer, &tmpchar) == NO_ERROR)
 8001914:	4813      	ldr	r0, [pc, #76]	; (8001964 <commands_UART_Capture+0x5c>)
 8001916:	f7ff fee3 	bl	80016e0 <RingBufferRead>
 800191a:	bb00      	cbnz	r0, 800195e <commands_UART_Capture+0x56>
 800191c:	4604      	mov	r4, r0
    	switch (tmpchar)
 800191e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001922:	2b0d      	cmp	r3, #13
 8001924:	d00e      	beq.n	8001944 <commands_UART_Capture+0x3c>
 8001926:	2b20      	cmp	r3, #32
 8001928:	d00c      	beq.n	8001944 <commands_UART_Capture+0x3c>
 800192a:	2b0a      	cmp	r3, #10
 800192c:	d00a      	beq.n	8001944 <commands_UART_Capture+0x3c>
    			rxString[rxStringWritePos++ & 127] = tmpchar;
 800192e:	490e      	ldr	r1, [pc, #56]	; (8001968 <commands_UART_Capture+0x60>)
 8001930:	780a      	ldrb	r2, [r1, #0]
 8001932:	1c50      	adds	r0, r2, #1
 8001934:	7008      	strb	r0, [r1, #0]
 8001936:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800193a:	490c      	ldr	r1, [pc, #48]	; (800196c <commands_UART_Capture+0x64>)
 800193c:	548b      	strb	r3, [r1, r2]
}
 800193e:	4620      	mov	r0, r4
 8001940:	b003      	add	sp, #12
 8001942:	bdf0      	pop	{r4, r5, r6, r7, pc}
    			rxString[rxStringWritePos++] = '\0';
 8001944:	4f08      	ldr	r7, [pc, #32]	; (8001968 <commands_UART_Capture+0x60>)
 8001946:	783b      	ldrb	r3, [r7, #0]
 8001948:	1c5a      	adds	r2, r3, #1
 800194a:	703a      	strb	r2, [r7, #0]
 800194c:	4d07      	ldr	r5, [pc, #28]	; (800196c <commands_UART_Capture+0x64>)
 800194e:	2600      	movs	r6, #0
 8001950:	54ee      	strb	r6, [r5, r3]
    			commands_string_decode(rxString);
 8001952:	4628      	mov	r0, r5
 8001954:	f7ff ff56 	bl	8001804 <commands_string_decode>
    			rxStringWritePos = 0;
 8001958:	703e      	strb	r6, [r7, #0]
    			rxString[0] = '\0';
 800195a:	702e      	strb	r6, [r5, #0]
    		} break;
 800195c:	e7ef      	b.n	800193e <commands_UART_Capture+0x36>
    	return BUFFER_EMPTY;
 800195e:	2401      	movs	r4, #1
 8001960:	e7ed      	b.n	800193e <commands_UART_Capture+0x36>
 8001962:	bf00      	nop
 8001964:	20000ab4 	.word	0x20000ab4
 8001968:	200004a8 	.word	0x200004a8
 800196c:	20000428 	.word	0x20000428

08001970 <disk_initialize>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber (0..) */
)
{
 8001970:	b508      	push	{r3, lr}
	DSTATUS stat;
	int result;

	switch (pdrv) {
 8001972:	2801      	cmp	r0, #1
 8001974:	d00a      	beq.n	800198c <disk_initialize+0x1c>
 8001976:	b128      	cbz	r0, 8001984 <disk_initialize+0x14>
 8001978:	2802      	cmp	r0, #2
 800197a:	d10d      	bne.n	8001998 <disk_initialize+0x28>
	case ATA :
		result = ATA_disk_initialize();
 800197c:	f001 fab2 	bl	8002ee4 <ATA_disk_initialize>

		// translate the reslut code here
		if(result==0) {
 8001980:	b960      	cbnz	r0, 800199c <disk_initialize+0x2c>
 8001982:	bd08      	pop	{r3, pc}
		}

		return stat;

	case MMC :
		result = MMC_disk_initialize();
 8001984:	f002 f8dc 	bl	8003b40 <MMC_disk_initialize>

		// translate the reslut code here
		if(result==0) {
 8001988:	b950      	cbnz	r0, 80019a0 <disk_initialize+0x30>
 800198a:	bd08      	pop	{r3, pc}
		}

		return stat;

	case USB :
		result = USB_disk_initialize();
 800198c:	f002 fc6d 	bl	800426a <USB_disk_initialize>

		// translate the reslut code here
		if(result==0) {
 8001990:	b108      	cbz	r0, 8001996 <disk_initialize+0x26>
		  stat=0;
		}
		else {
		  stat=STA_NOINIT;
 8001992:	2001      	movs	r0, #1
		}

		return stat;
	}
	return STA_NOINIT;
}
 8001994:	bd08      	pop	{r3, pc}
 8001996:	bd08      	pop	{r3, pc}
	return STA_NOINIT;
 8001998:	2001      	movs	r0, #1
 800199a:	bd08      	pop	{r3, pc}
		  stat=STA_NOINIT;
 800199c:	2001      	movs	r0, #1
 800199e:	bd08      	pop	{r3, pc}
		  stat=STA_NOINIT;
 80019a0:	2001      	movs	r0, #1
 80019a2:	bd08      	pop	{r3, pc}

080019a4 <disk_status>:
/*-----------------------------------------------------------------------*/

DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber (0..) */
)
{
 80019a4:	b508      	push	{r3, lr}
	DSTATUS stat;
	int result;

	switch (pdrv) {
 80019a6:	2801      	cmp	r0, #1
 80019a8:	d00e      	beq.n	80019c8 <disk_status+0x24>
 80019aa:	b138      	cbz	r0, 80019bc <disk_status+0x18>
 80019ac:	2802      	cmp	r0, #2
 80019ae:	d111      	bne.n	80019d4 <disk_status+0x30>
	case ATA :
		result = ATA_disk_status();
 80019b0:	f001 fa9b 	bl	8002eea <ATA_disk_status>

		// translate the reslut code here
		if(result==0) {
 80019b4:	b108      	cbz	r0, 80019ba <disk_status+0x16>
		  stat=0;
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 80019b6:	2003      	movs	r0, #3
 80019b8:	bd08      	pop	{r3, pc}
 80019ba:	bd08      	pop	{r3, pc}
		}

		return stat;

	case MMC :
		result = MMC_disk_status();
 80019bc:	f001 fd6e 	bl	800349c <MMC_disk_status>

		// translate the reslut code here
		if(result==0) {
 80019c0:	b108      	cbz	r0, 80019c6 <disk_status+0x22>
		  stat=0;
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 80019c2:	2003      	movs	r0, #3
 80019c4:	bd08      	pop	{r3, pc}
 80019c6:	bd08      	pop	{r3, pc}
		}

		return stat;

	case USB :
		result = USB_disk_status();
 80019c8:	f002 fc52 	bl	8004270 <USB_disk_status>

		// translate the reslut code here
		if(result==0) {
 80019cc:	b108      	cbz	r0, 80019d2 <disk_status+0x2e>
		  stat=0;
		}
		else {
		  stat=STA_NODISK | STA_NOINIT;
 80019ce:	2003      	movs	r0, #3
		}

		return stat;
	}
	return STA_NOINIT;
}
 80019d0:	bd08      	pop	{r3, pc}
 80019d2:	bd08      	pop	{r3, pc}
	return STA_NOINIT;
 80019d4:	2001      	movs	r0, #1
 80019d6:	bd08      	pop	{r3, pc}

080019d8 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	/* Sector address (LBA) */
	BYTE count		/* Number of sectors to read (1..128) */
)
{
 80019d8:	b510      	push	{r4, lr}
 80019da:	460c      	mov	r4, r1
 80019dc:	4611      	mov	r1, r2
	DRESULT res;
	int result;

	switch (pdrv) {
 80019de:	2801      	cmp	r0, #1
 80019e0:	d00e      	beq.n	8001a00 <disk_read+0x28>
 80019e2:	b138      	cbz	r0, 80019f4 <disk_read+0x1c>
 80019e4:	2802      	cmp	r0, #2
 80019e6:	d113      	bne.n	8001a10 <disk_read+0x38>
	case ATA :
		// translate the arguments here

		result = ATA_disk_read(buff, sector, count);
 80019e8:	461a      	mov	r2, r3
 80019ea:	4620      	mov	r0, r4
 80019ec:	f001 fa80 	bl	8002ef0 <ATA_disk_read>

		// translate the reslut code here
		if(result==0) {
 80019f0:	b980      	cbnz	r0, 8001a14 <disk_read+0x3c>
 80019f2:	bd10      	pop	{r4, pc}
		return res;

	case MMC :
		// translate the arguments here

		result = MMC_disk_read(buff, sector, count);
 80019f4:	461a      	mov	r2, r3
 80019f6:	4620      	mov	r0, r4
 80019f8:	f002 fc16 	bl	8004228 <MMC_disk_read>

		// translate the reslut code here
		if(result==0) {
 80019fc:	b960      	cbnz	r0, 8001a18 <disk_read+0x40>
 80019fe:	bd10      	pop	{r4, pc}
		return res;

	case USB :
		// translate the arguments here

		result = USB_disk_read(buff, sector, count);
 8001a00:	461a      	mov	r2, r3
 8001a02:	4620      	mov	r0, r4
 8001a04:	f002 fc37 	bl	8004276 <USB_disk_read>

		// translate the reslut code here
		if(result==0) {
 8001a08:	b108      	cbz	r0, 8001a0e <disk_read+0x36>
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 8001a0a:	2001      	movs	r0, #1
		}

		return res;
	}
	return RES_PARERR;
}
 8001a0c:	bd10      	pop	{r4, pc}
 8001a0e:	bd10      	pop	{r4, pc}
	return RES_PARERR;
 8001a10:	2004      	movs	r0, #4
 8001a12:	bd10      	pop	{r4, pc}
		  res=RES_ERROR;
 8001a14:	2001      	movs	r0, #1
 8001a16:	bd10      	pop	{r4, pc}
		  res=RES_ERROR;
 8001a18:	2001      	movs	r0, #1
 8001a1a:	bd10      	pop	{r4, pc}

08001a1c <disk_write>:
	BYTE pdrv,			/* Physical drive nmuber (0..) */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address (LBA) */
	BYTE count			/* Number of sectors to write (1..128) */
)
{
 8001a1c:	b510      	push	{r4, lr}
 8001a1e:	460c      	mov	r4, r1
 8001a20:	4611      	mov	r1, r2
	DRESULT res;
	int result;

	switch (pdrv) {
 8001a22:	2801      	cmp	r0, #1
 8001a24:	d00e      	beq.n	8001a44 <disk_write+0x28>
 8001a26:	b138      	cbz	r0, 8001a38 <disk_write+0x1c>
 8001a28:	2802      	cmp	r0, #2
 8001a2a:	d113      	bne.n	8001a54 <disk_write+0x38>
	case ATA :
		// translate the arguments here

		result = ATA_disk_write(buff, sector, count);
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4620      	mov	r0, r4
 8001a30:	f001 fa61 	bl	8002ef6 <ATA_disk_write>

		// translate the reslut code here
		if(result==0) {
 8001a34:	b980      	cbnz	r0, 8001a58 <disk_write+0x3c>
 8001a36:	bd10      	pop	{r4, pc}
		return res;

	case MMC :
		// translate the arguments here

		result = MMC_disk_write(buff, sector, count);
 8001a38:	461a      	mov	r2, r3
 8001a3a:	4620      	mov	r0, r4
 8001a3c:	f002 fb24 	bl	8004088 <MMC_disk_write>

		// translate the reslut code here
		if(result==0) {
 8001a40:	b960      	cbnz	r0, 8001a5c <disk_write+0x40>
 8001a42:	bd10      	pop	{r4, pc}
		return res;

	case USB :
		// translate the arguments here

		result = USB_disk_write(buff, sector, count);
 8001a44:	461a      	mov	r2, r3
 8001a46:	4620      	mov	r0, r4
 8001a48:	f002 fc18 	bl	800427c <USB_disk_write>

		// translate the reslut code here
		if(result==0) {
 8001a4c:	b108      	cbz	r0, 8001a52 <disk_write+0x36>
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 8001a4e:	2001      	movs	r0, #1
		}

		return res;
	}
	return RES_PARERR;
}
 8001a50:	bd10      	pop	{r4, pc}
 8001a52:	bd10      	pop	{r4, pc}
	return RES_PARERR;
 8001a54:	2004      	movs	r0, #4
 8001a56:	bd10      	pop	{r4, pc}
		  res=RES_ERROR;
 8001a58:	2001      	movs	r0, #1
 8001a5a:	bd10      	pop	{r4, pc}
		  res=RES_ERROR;
 8001a5c:	2001      	movs	r0, #1
 8001a5e:	bd10      	pop	{r4, pc}

08001a60 <get_fattime>:
			| (9UL << 16)	      // Day = 9
			| (22U << 11)	      // Hour = 22
			| (30U << 5)	      // Min = 30
			| (0U >> 1)	      // Sec = 0
			;
}
 8001a60:	4800      	ldr	r0, [pc, #0]	; (8001a64 <get_fattime+0x4>)
 8001a62:	4770      	bx	lr
 8001a64:	3449b3c0 	.word	0x3449b3c0

08001a68 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8001a68:	b508      	push	{r3, lr}
 8001a6a:	460b      	mov	r3, r1
	DRESULT res;
	int result;

	switch (pdrv) {
 8001a6c:	2801      	cmp	r0, #1
 8001a6e:	d00e      	beq.n	8001a8e <disk_ioctl+0x26>
 8001a70:	b138      	cbz	r0, 8001a82 <disk_ioctl+0x1a>
 8001a72:	2802      	cmp	r0, #2
 8001a74:	d113      	bne.n	8001a9e <disk_ioctl+0x36>
	case ATA :
		// pre-process here

		result = ATA_disk_ioctl(cmd, buff);
 8001a76:	4611      	mov	r1, r2
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f001 fa3f 	bl	8002efc <ATA_disk_ioctl>

		// post-process here
		if(result==0) {
 8001a7e:	b980      	cbnz	r0, 8001aa2 <disk_ioctl+0x3a>
 8001a80:	bd08      	pop	{r3, pc}
		return res;

	case MMC :
		// pre-process here

		result = MMC_disk_ioctl(cmd, buff);
 8001a82:	4611      	mov	r1, r2
 8001a84:	4618      	mov	r0, r3
 8001a86:	f001 fcd1 	bl	800342c <MMC_disk_ioctl>

		// post-process here
		if(result==0) {
 8001a8a:	b960      	cbnz	r0, 8001aa6 <disk_ioctl+0x3e>
 8001a8c:	bd08      	pop	{r3, pc}
		return res;

	case USB :
		// pre-process here

		result = USB_disk_ioctl(cmd, buff);
 8001a8e:	4611      	mov	r1, r2
 8001a90:	4618      	mov	r0, r3
 8001a92:	f002 fbf6 	bl	8004282 <USB_disk_ioctl>

		// post-process here
		if(result==0) {
 8001a96:	b108      	cbz	r0, 8001a9c <disk_ioctl+0x34>
		  res=RES_OK;
		}
		else {
		  res=RES_ERROR;
 8001a98:	2001      	movs	r0, #1
		}

		return res;
	}
	return RES_PARERR;
}
 8001a9a:	bd08      	pop	{r3, pc}
 8001a9c:	bd08      	pop	{r3, pc}
	return RES_PARERR;
 8001a9e:	2004      	movs	r0, #4
 8001aa0:	bd08      	pop	{r3, pc}
		  res=RES_ERROR;
 8001aa2:	2001      	movs	r0, #1
 8001aa4:	bd08      	pop	{r3, pc}
		  res=RES_ERROR;
 8001aa6:	2001      	movs	r0, #1
 8001aa8:	bd08      	pop	{r3, pc}

08001aaa <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof (int); s += sizeof (int);
		cnt -= sizeof (int);
	}
#endif
	while (cnt--)
 8001aaa:	e004      	b.n	8001ab6 <mem_cpy+0xc>
		*d++ = *s++;
 8001aac:	780a      	ldrb	r2, [r1, #0]
 8001aae:	7002      	strb	r2, [r0, #0]
 8001ab0:	3101      	adds	r1, #1
 8001ab2:	3001      	adds	r0, #1
	while (cnt--)
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	1e53      	subs	r3, r2, #1
 8001ab8:	2a00      	cmp	r2, #0
 8001aba:	d1f7      	bne.n	8001aac <mem_cpy+0x2>
}
 8001abc:	4770      	bx	lr

08001abe <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
 8001abe:	e002      	b.n	8001ac6 <mem_set+0x8>
		*d++ = (BYTE)val;
 8001ac0:	7001      	strb	r1, [r0, #0]
 8001ac2:	3001      	adds	r0, #1
	while (cnt--)
 8001ac4:	461a      	mov	r2, r3
 8001ac6:	1e53      	subs	r3, r2, #1
 8001ac8:	2a00      	cmp	r2, #0
 8001aca:	d1f9      	bne.n	8001ac0 <mem_set+0x2>
}
 8001acc:	4770      	bx	lr

08001ace <mem_cmp>:

/* Compare memory to memory */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {
 8001ace:	b470      	push	{r4, r5, r6}
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001ad0:	4603      	mov	r3, r0
	int r = 0;
 8001ad2:	2000      	movs	r0, #0

	while (cnt-- && (r = *d++ - *s++) == 0) ;
 8001ad4:	e001      	b.n	8001ada <mem_cmp+0xc>
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	4633      	mov	r3, r6
 8001ada:	1e54      	subs	r4, r2, #1
 8001adc:	b132      	cbz	r2, 8001aec <mem_cmp+0x1e>
 8001ade:	1c5e      	adds	r6, r3, #1
 8001ae0:	7818      	ldrb	r0, [r3, #0]
 8001ae2:	1c4d      	adds	r5, r1, #1
 8001ae4:	780b      	ldrb	r3, [r1, #0]
 8001ae6:	4622      	mov	r2, r4
 8001ae8:	1ac0      	subs	r0, r0, r3
 8001aea:	d0f4      	beq.n	8001ad6 <mem_cmp+0x8>
	return r;
}
 8001aec:	bc70      	pop	{r4, r5, r6}
 8001aee:	4770      	bx	lr

08001af0 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {
	while (*str && *str != chr) str++;
 8001af0:	e000      	b.n	8001af4 <chk_chr+0x4>
 8001af2:	3001      	adds	r0, #1
 8001af4:	7803      	ldrb	r3, [r0, #0]
 8001af6:	b10b      	cbz	r3, 8001afc <chk_chr+0xc>
 8001af8:	428b      	cmp	r3, r1
 8001afa:	d1fa      	bne.n	8001af2 <chk_chr+0x2>
	return *str;
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	4770      	bx	lr

08001b00 <ld_clust>:
	BYTE *dir	/* Pointer to the directory entry */
)
{
	DWORD cl;

	cl = LD_WORD(dir+DIR_FstClusLO);
 8001b00:	7eca      	ldrb	r2, [r1, #27]
 8001b02:	7e8b      	ldrb	r3, [r1, #26]
 8001b04:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (fs->fs_type == FS_FAT32)
 8001b08:	7802      	ldrb	r2, [r0, #0]
 8001b0a:	2a03      	cmp	r2, #3
 8001b0c:	d001      	beq.n	8001b12 <ld_clust+0x12>
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;

	return cl;
}
 8001b0e:	4618      	mov	r0, r3
 8001b10:	4770      	bx	lr
		cl |= (DWORD)LD_WORD(dir+DIR_FstClusHI) << 16;
 8001b12:	7d48      	ldrb	r0, [r1, #21]
 8001b14:	7d0a      	ldrb	r2, [r1, #20]
 8001b16:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8001b1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
	return cl;
 8001b1e:	e7f6      	b.n	8001b0e <ld_clust+0xe>

08001b20 <st_clust>:
void st_clust (
	BYTE *dir,	/* Pointer to the directory entry */
	DWORD cl	/* Value to be set */
)
{
	ST_WORD(dir+DIR_FstClusLO, cl);
 8001b20:	7681      	strb	r1, [r0, #26]
 8001b22:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8001b26:	76c3      	strb	r3, [r0, #27]
	ST_WORD(dir+DIR_FstClusHI, cl >> 16);
 8001b28:	0c09      	lsrs	r1, r1, #16
 8001b2a:	7501      	strb	r1, [r0, #20]
 8001b2c:	0a09      	lsrs	r1, r1, #8
 8001b2e:	7541      	strb	r1, [r0, #21]
 8001b30:	4770      	bx	lr
	...

08001b34 <create_name>:
static
FRESULT create_name (
	DIR *dj,			/* Pointer to the directory object */
	const TCHAR **path	/* Pointer to pointer to the segment in the path string */
)
{
 8001b34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b38:	4689      	mov	r9, r1
	BYTE b, c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
 8001b3a:	680c      	ldr	r4, [r1, #0]
 8001b3c:	e000      	b.n	8001b40 <create_name+0xc>
 8001b3e:	3401      	adds	r4, #1
 8001b40:	7823      	ldrb	r3, [r4, #0]
 8001b42:	2b2f      	cmp	r3, #47	; 0x2f
 8001b44:	d0fb      	beq.n	8001b3e <create_name+0xa>
 8001b46:	2b5c      	cmp	r3, #92	; 0x5c
 8001b48:	d0f9      	beq.n	8001b3e <create_name+0xa>
	sfn = dj->fn;
 8001b4a:	f8d0 a018 	ldr.w	sl, [r0, #24]
	mem_set(sfn, ' ', 11);
 8001b4e:	220b      	movs	r2, #11
 8001b50:	2120      	movs	r1, #32
 8001b52:	4650      	mov	r0, sl
 8001b54:	f7ff ffb3 	bl	8001abe <mem_set>
	si = i = b = 0; ni = 8;
 8001b58:	2600      	movs	r6, #0
 8001b5a:	4633      	mov	r3, r6
 8001b5c:	2708      	movs	r7, #8
 8001b5e:	46b0      	mov	r8, r6
		sfn[NS] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 8001b60:	f103 0b01 	add.w	fp, r3, #1
 8001b64:	5ce5      	ldrb	r5, [r4, r3]
		if (c <= ' ' || c == '/' || c == '\\') break;	/* Break on end of segment */
 8001b66:	2d20      	cmp	r5, #32
 8001b68:	d93a      	bls.n	8001be0 <create_name+0xac>
 8001b6a:	2d2f      	cmp	r5, #47	; 0x2f
 8001b6c:	d038      	beq.n	8001be0 <create_name+0xac>
 8001b6e:	2d5c      	cmp	r5, #92	; 0x5c
 8001b70:	d036      	beq.n	8001be0 <create_name+0xac>
		if (c == '.' || i >= ni) {
 8001b72:	2d2e      	cmp	r5, #46	; 0x2e
 8001b74:	d001      	beq.n	8001b7a <create_name+0x46>
 8001b76:	42b7      	cmp	r7, r6
 8001b78:	d80d      	bhi.n	8001b96 <create_name+0x62>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001b7a:	2f08      	cmp	r7, #8
 8001b7c:	d15f      	bne.n	8001c3e <create_name+0x10a>
 8001b7e:	2d2e      	cmp	r5, #46	; 0x2e
 8001b80:	d002      	beq.n	8001b88 <create_name+0x54>
 8001b82:	2006      	movs	r0, #6
 8001b84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			i = 8; ni = 11;
			b <<= 2; continue;
 8001b88:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001b8c:	fa5f f888 	uxtb.w	r8, r8
			i = 8; ni = 11;
 8001b90:	463e      	mov	r6, r7
 8001b92:	270b      	movs	r7, #11
			b <<= 2; continue;
 8001b94:	e012      	b.n	8001bbc <create_name+0x88>
		}
		if (c >= 0x80) {				/* Extended char? */
 8001b96:	f015 0f80 	tst.w	r5, #128	; 0x80
 8001b9a:	d111      	bne.n	8001bc0 <create_name+0x8c>
			if (!IsDBCS2(d) || i >= ni - 1)	/* Reject invalid DBC */
				return FR_INVALID_NAME;
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* Single byte code */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c))	/* Reject illegal chrs for SFN */
 8001b9c:	4629      	mov	r1, r5
 8001b9e:	482b      	ldr	r0, [pc, #172]	; (8001c4c <create_name+0x118>)
 8001ba0:	f7ff ffa6 	bl	8001af0 <chk_chr>
 8001ba4:	2800      	cmp	r0, #0
 8001ba6:	d14d      	bne.n	8001c44 <create_name+0x110>
				return FR_INVALID_NAME;
			if (IsUpper(c)) {			/* ASCII large capital? */
 8001ba8:	f1a5 0341 	sub.w	r3, r5, #65	; 0x41
 8001bac:	b2db      	uxtb	r3, r3
 8001bae:	2b19      	cmp	r3, #25
 8001bb0:	d80c      	bhi.n	8001bcc <create_name+0x98>
				b |= 2;
 8001bb2:	f048 0802 	orr.w	r8, r8, #2
			} else {
				if (IsLower(c)) {		/* ASCII small capital? */
					b |= 1; c -= 0x20;
				}
			}
			sfn[i++] = c;
 8001bb6:	f80a 5006 	strb.w	r5, [sl, r6]
 8001bba:	3601      	adds	r6, #1
 8001bbc:	465b      	mov	r3, fp
 8001bbe:	e7cf      	b.n	8001b60 <create_name+0x2c>
			b |= 3;						/* Eliminate NT flag */
 8001bc0:	f048 0803 	orr.w	r8, r8, #3
			c = ExCvt[c - 0x80];		/* To upper extended chars (SBCS cfg) */
 8001bc4:	3d80      	subs	r5, #128	; 0x80
 8001bc6:	4b22      	ldr	r3, [pc, #136]	; (8001c50 <create_name+0x11c>)
 8001bc8:	5d5d      	ldrb	r5, [r3, r5]
 8001bca:	e7e7      	b.n	8001b9c <create_name+0x68>
				if (IsLower(c)) {		/* ASCII small capital? */
 8001bcc:	f1a5 0361 	sub.w	r3, r5, #97	; 0x61
 8001bd0:	b2db      	uxtb	r3, r3
 8001bd2:	2b19      	cmp	r3, #25
 8001bd4:	d8ef      	bhi.n	8001bb6 <create_name+0x82>
					b |= 1; c -= 0x20;
 8001bd6:	f048 0801 	orr.w	r8, r8, #1
 8001bda:	3d20      	subs	r5, #32
 8001bdc:	b2ed      	uxtb	r5, r5
 8001bde:	e7ea      	b.n	8001bb6 <create_name+0x82>
		}
	}
	*path = &p[si];						/* Return pointer to the next segment */
 8001be0:	445c      	add	r4, fp
 8001be2:	f8c9 4000 	str.w	r4, [r9]
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001be6:	2d20      	cmp	r5, #32
 8001be8:	d804      	bhi.n	8001bf4 <create_name+0xc0>
 8001bea:	2304      	movs	r3, #4

	if (!i) return FR_INVALID_NAME;		/* Reject nul string */
 8001bec:	b926      	cbnz	r6, 8001bf8 <create_name+0xc4>
 8001bee:	2006      	movs	r0, #6

	sfn[NS] = c;		/* Store NT flag, File name is created */

	return FR_OK;
#endif
}
 8001bf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	c = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	e7f9      	b.n	8001bec <create_name+0xb8>
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 8001bf8:	f89a 2000 	ldrb.w	r2, [sl]
 8001bfc:	2ae5      	cmp	r2, #229	; 0xe5
 8001bfe:	d00f      	beq.n	8001c20 <create_name+0xec>
	if (ni == 8) b <<= 2;
 8001c00:	2f08      	cmp	r7, #8
 8001c02:	d011      	beq.n	8001c28 <create_name+0xf4>
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001c04:	f008 0203 	and.w	r2, r8, #3
 8001c08:	2a01      	cmp	r2, #1
 8001c0a:	d012      	beq.n	8001c32 <create_name+0xfe>
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001c0c:	f008 080c 	and.w	r8, r8, #12
 8001c10:	f1b8 0f04 	cmp.w	r8, #4
 8001c14:	d010      	beq.n	8001c38 <create_name+0x104>
	sfn[NS] = c;		/* Store NT flag, File name is created */
 8001c16:	f88a 300b 	strb.w	r3, [sl, #11]
	return FR_OK;
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (sfn[0] == DDE) sfn[0] = NDDE;	/* When first char collides with DDE, replace it with 0x05 */
 8001c20:	2205      	movs	r2, #5
 8001c22:	f88a 2000 	strb.w	r2, [sl]
 8001c26:	e7eb      	b.n	8001c00 <create_name+0xcc>
	if (ni == 8) b <<= 2;
 8001c28:	ea4f 0888 	mov.w	r8, r8, lsl #2
 8001c2c:	fa5f f888 	uxtb.w	r8, r8
 8001c30:	e7e8      	b.n	8001c04 <create_name+0xd0>
	if ((b & 0x03) == 0x01) c |= NS_EXT;	/* NT flag (Name extension has only small capital) */
 8001c32:	f043 0310 	orr.w	r3, r3, #16
 8001c36:	e7e9      	b.n	8001c0c <create_name+0xd8>
	if ((b & 0x0C) == 0x04) c |= NS_BODY;	/* NT flag (Name body has only small capital) */
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	e7eb      	b.n	8001c16 <create_name+0xe2>
			if (ni != 8 || c != '.') return FR_INVALID_NAME;
 8001c3e:	2006      	movs	r0, #6
 8001c40:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				return FR_INVALID_NAME;
 8001c44:	2006      	movs	r0, #6
 8001c46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001c4a:	bf00      	nop
 8001c4c:	08006754 	.word	0x08006754
 8001c50:	080066d4 	.word	0x080066d4

08001c54 <check_fs>:
static
BYTE check_fs (	/* 0:FAT-VBR, 1:Any BR but not FAT, 2:Not a BR, 3:Disk error */
	FATFS *fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to check if it is an FAT boot record or not */
)
{
 8001c54:	b510      	push	{r4, lr}
 8001c56:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
 8001c58:	2301      	movs	r3, #1
 8001c5a:	460a      	mov	r2, r1
 8001c5c:	f100 0134 	add.w	r1, r0, #52	; 0x34
 8001c60:	7840      	ldrb	r0, [r0, #1]
 8001c62:	f7ff feb9 	bl	80019d8 <disk_read>
 8001c66:	b108      	cbz	r0, 8001c6c <check_fs+0x18>
		return 3;
 8001c68:	2003      	movs	r0, #3
 8001c6a:	bd10      	pop	{r4, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
 8001c6c:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8001c70:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8001c74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001c78:	b21b      	sxth	r3, r3
 8001c7a:	4a18      	ldr	r2, [pc, #96]	; (8001cdc <check_fs+0x88>)
 8001c7c:	4293      	cmp	r3, r2
 8001c7e:	d001      	beq.n	8001c84 <check_fs+0x30>
		return 2;
 8001c80:	2002      	movs	r0, #2
 8001c82:	bd10      	pop	{r4, pc}

	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
 8001c84:	f894 206d 	ldrb.w	r2, [r4, #109]	; 0x6d
 8001c88:	f894 306c 	ldrb.w	r3, [r4, #108]	; 0x6c
 8001c8c:	041b      	lsls	r3, r3, #16
 8001c8e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001c92:	f894 206b 	ldrb.w	r2, [r4, #107]	; 0x6b
 8001c96:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001c9a:	f894 206a 	ldrb.w	r2, [r4, #106]	; 0x6a
 8001c9e:	4313      	orrs	r3, r2
 8001ca0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001ca4:	4a0e      	ldr	r2, [pc, #56]	; (8001ce0 <check_fs+0x8c>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d015      	beq.n	8001cd6 <check_fs+0x82>
		return 0;
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
 8001caa:	f894 2089 	ldrb.w	r2, [r4, #137]	; 0x89
 8001cae:	f894 3088 	ldrb.w	r3, [r4, #136]	; 0x88
 8001cb2:	041b      	lsls	r3, r3, #16
 8001cb4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001cb8:	f894 2087 	ldrb.w	r2, [r4, #135]	; 0x87
 8001cbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001cc0:	f894 2086 	ldrb.w	r2, [r4, #134]	; 0x86
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001cca:	4a05      	ldr	r2, [pc, #20]	; (8001ce0 <check_fs+0x8c>)
 8001ccc:	4293      	cmp	r3, r2
 8001cce:	d001      	beq.n	8001cd4 <check_fs+0x80>
		return 0;

	return 1;
 8001cd0:	2001      	movs	r0, #1
}
 8001cd2:	bd10      	pop	{r4, pc}
 8001cd4:	bd10      	pop	{r4, pc}
		return 0;
 8001cd6:	2000      	movs	r0, #0
 8001cd8:	bd10      	pop	{r4, pc}
 8001cda:	bf00      	nop
 8001cdc:	ffffaa55 	.word	0xffffaa55
 8001ce0:	00544146 	.word	0x00544146

08001ce4 <sync_window>:
{
 8001ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001ce6:	7903      	ldrb	r3, [r0, #4]
 8001ce8:	b90b      	cbnz	r3, 8001cee <sync_window+0xa>
	return FR_OK;
 8001cea:	2000      	movs	r0, #0
 8001cec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001cee:	4604      	mov	r4, r0
		wsect = fs->winsect;	/* Current sector number */
 8001cf0:	6b06      	ldr	r6, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
 8001cf2:	f100 0734 	add.w	r7, r0, #52	; 0x34
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	4632      	mov	r2, r6
 8001cfa:	4639      	mov	r1, r7
 8001cfc:	7840      	ldrb	r0, [r0, #1]
 8001cfe:	f7ff fe8d 	bl	8001a1c <disk_write>
 8001d02:	b9b8      	cbnz	r0, 8001d34 <sync_window+0x50>
		fs->wflag = 0;
 8001d04:	2300      	movs	r3, #0
 8001d06:	7123      	strb	r3, [r4, #4]
		if (wsect >= fs->fatbase && wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area? */
 8001d08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001d0a:	429e      	cmp	r6, r3
 8001d0c:	d314      	bcc.n	8001d38 <sync_window+0x54>
 8001d0e:	69e2      	ldr	r2, [r4, #28]
 8001d10:	4413      	add	r3, r2
 8001d12:	429e      	cmp	r6, r3
 8001d14:	d212      	bcs.n	8001d3c <sync_window+0x58>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001d16:	78e5      	ldrb	r5, [r4, #3]
 8001d18:	e008      	b.n	8001d2c <sync_window+0x48>
				wsect += fs->fsize;
 8001d1a:	69e3      	ldr	r3, [r4, #28]
 8001d1c:	441e      	add	r6, r3
				disk_write(fs->drv, fs->win, wsect, 1);
 8001d1e:	2301      	movs	r3, #1
 8001d20:	4632      	mov	r2, r6
 8001d22:	4639      	mov	r1, r7
 8001d24:	7860      	ldrb	r0, [r4, #1]
 8001d26:	f7ff fe79 	bl	8001a1c <disk_write>
			for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001d2a:	3d01      	subs	r5, #1
 8001d2c:	2d01      	cmp	r5, #1
 8001d2e:	d8f4      	bhi.n	8001d1a <sync_window+0x36>
	return FR_OK;
 8001d30:	2000      	movs	r0, #0
 8001d32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_DISK_ERR;
 8001d34:	2001      	movs	r0, #1
 8001d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return FR_OK;
 8001d38:	2000      	movs	r0, #0
 8001d3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d3c:	2000      	movs	r0, #0
}
 8001d3e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001d40 <move_window>:
{
 8001d40:	b570      	push	{r4, r5, r6, lr}
	if (sector != fs->winsect) {	/* Changed current window */
 8001d42:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8001d44:	428b      	cmp	r3, r1
 8001d46:	d012      	beq.n	8001d6e <move_window+0x2e>
 8001d48:	460d      	mov	r5, r1
 8001d4a:	4604      	mov	r4, r0
		if (sync_window(fs) != FR_OK)
 8001d4c:	f7ff ffca 	bl	8001ce4 <sync_window>
 8001d50:	4606      	mov	r6, r0
 8001d52:	b110      	cbz	r0, 8001d5a <move_window+0x1a>
			return FR_DISK_ERR;
 8001d54:	2601      	movs	r6, #1
}
 8001d56:	4630      	mov	r0, r6
 8001d58:	bd70      	pop	{r4, r5, r6, pc}
		if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
 8001d5a:	2301      	movs	r3, #1
 8001d5c:	462a      	mov	r2, r5
 8001d5e:	f104 0134 	add.w	r1, r4, #52	; 0x34
 8001d62:	7860      	ldrb	r0, [r4, #1]
 8001d64:	f7ff fe38 	bl	80019d8 <disk_read>
 8001d68:	b918      	cbnz	r0, 8001d72 <move_window+0x32>
		fs->winsect = sector;
 8001d6a:	6325      	str	r5, [r4, #48]	; 0x30
 8001d6c:	e7f3      	b.n	8001d56 <move_window+0x16>
	return FR_OK;
 8001d6e:	2600      	movs	r6, #0
 8001d70:	e7f1      	b.n	8001d56 <move_window+0x16>
			return FR_DISK_ERR;
 8001d72:	2601      	movs	r6, #1
 8001d74:	e7ef      	b.n	8001d56 <move_window+0x16>

08001d76 <validate>:
)
{
	FIL *fil = (FIL*)obj;	/* Assuming offset of fs and id in the FIL/DIR is identical */


	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8001d76:	b1a0      	cbz	r0, 8001da2 <validate+0x2c>
{
 8001d78:	b508      	push	{r3, lr}
	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8001d7a:	6803      	ldr	r3, [r0, #0]
 8001d7c:	b19b      	cbz	r3, 8001da6 <validate+0x30>
 8001d7e:	7819      	ldrb	r1, [r3, #0]
 8001d80:	b909      	cbnz	r1, 8001d86 <validate+0x10>
		return FR_INVALID_OBJECT;
 8001d82:	2009      	movs	r0, #9
 8001d84:	bd08      	pop	{r3, pc}
	if (!fil || !fil->fs || !fil->fs->fs_type || fil->fs->id != fil->id)
 8001d86:	88d9      	ldrh	r1, [r3, #6]
 8001d88:	8882      	ldrh	r2, [r0, #4]
 8001d8a:	4291      	cmp	r1, r2
 8001d8c:	d001      	beq.n	8001d92 <validate+0x1c>
		return FR_INVALID_OBJECT;
 8001d8e:	2009      	movs	r0, #9
 8001d90:	bd08      	pop	{r3, pc}

	ENTER_FF(fil->fs);		/* Lock file system */

	if (disk_status(fil->fs->drv) & STA_NOINIT)
 8001d92:	7858      	ldrb	r0, [r3, #1]
 8001d94:	f7ff fe06 	bl	80019a4 <disk_status>
 8001d98:	f010 0f01 	tst.w	r0, #1
 8001d9c:	d005      	beq.n	8001daa <validate+0x34>
		return FR_NOT_READY;
 8001d9e:	2003      	movs	r0, #3
 8001da0:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
 8001da2:	2009      	movs	r0, #9
 8001da4:	4770      	bx	lr
 8001da6:	2009      	movs	r0, #9
 8001da8:	bd08      	pop	{r3, pc}

	return FR_OK;
 8001daa:	2000      	movs	r0, #0
}
 8001dac:	bd08      	pop	{r3, pc}
	...

08001db0 <chk_mounted>:
{
 8001db0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
 8001db2:	6803      	ldr	r3, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
 8001db4:	781c      	ldrb	r4, [r3, #0]
 8001db6:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
 8001db8:	2c09      	cmp	r4, #9
 8001dba:	d807      	bhi.n	8001dcc <chk_mounted+0x1c>
 8001dbc:	785d      	ldrb	r5, [r3, #1]
 8001dbe:	2d3a      	cmp	r5, #58	; 0x3a
 8001dc0:	d001      	beq.n	8001dc6 <chk_mounted+0x16>
		vol = 0;						/* Use drive 0 */
 8001dc2:	2400      	movs	r4, #0
 8001dc4:	e003      	b.n	8001dce <chk_mounted+0x1e>
		p += 2; *path = p;				/* Return pointer to the path name */
 8001dc6:	3302      	adds	r3, #2
 8001dc8:	6003      	str	r3, [r0, #0]
 8001dca:	e000      	b.n	8001dce <chk_mounted+0x1e>
		vol = 0;						/* Use drive 0 */
 8001dcc:	2400      	movs	r4, #0
	*rfs = 0;
 8001dce:	2300      	movs	r3, #0
 8001dd0:	600b      	str	r3, [r1, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
 8001dd2:	b10c      	cbz	r4, 8001dd8 <chk_mounted+0x28>
		return FR_INVALID_DRIVE;
 8001dd4:	200b      	movs	r0, #11
 8001dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs = FatFs[vol];					/* Get corresponding file system object */
 8001dd8:	4bbf      	ldr	r3, [pc, #764]	; (80020d8 <chk_mounted+0x328>)
 8001dda:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8001dde:	2d00      	cmp	r5, #0
 8001de0:	f000 8164 	beq.w	80020ac <chk_mounted+0x2fc>
 8001de4:	4616      	mov	r6, r2
	*rfs = fs;							/* Return pointer to the corresponding file system object */
 8001de6:	600d      	str	r5, [r1, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8001de8:	782b      	ldrb	r3, [r5, #0]
 8001dea:	b17b      	cbz	r3, 8001e0c <chk_mounted+0x5c>
		stat = disk_status(fs->drv);
 8001dec:	7868      	ldrb	r0, [r5, #1]
 8001dee:	f7ff fdd9 	bl	80019a4 <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
 8001df2:	f010 0f01 	tst.w	r0, #1
 8001df6:	d109      	bne.n	8001e0c <chk_mounted+0x5c>
			if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check write protection if needed */
 8001df8:	2e00      	cmp	r6, #0
 8001dfa:	f000 8159 	beq.w	80020b0 <chk_mounted+0x300>
 8001dfe:	f010 0f04 	tst.w	r0, #4
 8001e02:	d001      	beq.n	8001e08 <chk_mounted+0x58>
				return FR_WRITE_PROTECTED;
 8001e04:	200a      	movs	r0, #10
 8001e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
 8001e08:	2000      	movs	r0, #0
 8001e0a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8001e10:	b2e0      	uxtb	r0, r4
 8001e12:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8001e14:	f7ff fdac 	bl	8001970 <disk_initialize>
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
 8001e18:	f010 0f01 	tst.w	r0, #1
 8001e1c:	d001      	beq.n	8001e22 <chk_mounted+0x72>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8001e1e:	2003      	movs	r0, #3
 8001e20:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && wmode && (stat & STA_PROTECT))	/* Check disk write protection if needed */
 8001e22:	b126      	cbz	r6, 8001e2e <chk_mounted+0x7e>
 8001e24:	f010 0f04 	tst.w	r0, #4
 8001e28:	d001      	beq.n	8001e2e <chk_mounted+0x7e>
		return FR_WRITE_PROTECTED;
 8001e2a:	200a      	movs	r0, #10
 8001e2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8001e2e:	2100      	movs	r1, #0
 8001e30:	4628      	mov	r0, r5
 8001e32:	f7ff ff0f 	bl	8001c54 <check_fs>
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
 8001e36:	2801      	cmp	r0, #1
 8001e38:	d006      	beq.n	8001e48 <chk_mounted+0x98>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8001e3a:	2400      	movs	r4, #0
	if (fmt == 3) return FR_DISK_ERR;
 8001e3c:	2803      	cmp	r0, #3
 8001e3e:	f000 8139 	beq.w	80020b4 <chk_mounted+0x304>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
 8001e42:	b1c8      	cbz	r0, 8001e78 <chk_mounted+0xc8>
 8001e44:	200d      	movs	r0, #13
 8001e46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
 8001e48:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
 8001e4c:	b90b      	cbnz	r3, 8001e52 <chk_mounted+0xa2>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
 8001e4e:	2400      	movs	r4, #0
 8001e50:	e7f4      	b.n	8001e3c <chk_mounted+0x8c>
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
 8001e52:	f895 31fd 	ldrb.w	r3, [r5, #509]	; 0x1fd
 8001e56:	f895 41fc 	ldrb.w	r4, [r5, #508]	; 0x1fc
 8001e5a:	0424      	lsls	r4, r4, #16
 8001e5c:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
 8001e60:	f895 31fb 	ldrb.w	r3, [r5, #507]	; 0x1fb
 8001e64:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
 8001e68:	f895 31fa 	ldrb.w	r3, [r5, #506]	; 0x1fa
 8001e6c:	431c      	orrs	r4, r3
			fmt = check_fs(fs, bsect);		/* Check the partition */
 8001e6e:	4621      	mov	r1, r4
 8001e70:	4628      	mov	r0, r5
 8001e72:	f7ff feef 	bl	8001c54 <check_fs>
 8001e76:	e7e1      	b.n	8001e3c <chk_mounted+0x8c>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8001e78:	f895 2040 	ldrb.w	r2, [r5, #64]	; 0x40
 8001e7c:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
 8001e80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001e84:	b21b      	sxth	r3, r3
 8001e86:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001e8a:	d001      	beq.n	8001e90 <chk_mounted+0xe0>
		return FR_NO_FILESYSTEM;
 8001e8c:	200d      	movs	r0, #13
 8001e8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
 8001e90:	f895 304b 	ldrb.w	r3, [r5, #75]	; 0x4b
 8001e94:	f895 204a 	ldrb.w	r2, [r5, #74]	; 0x4a
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
 8001e98:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 8001e9c:	d10d      	bne.n	8001eba <chk_mounted+0x10a>
 8001e9e:	f895 305b 	ldrb.w	r3, [r5, #91]	; 0x5b
 8001ea2:	f895 205a 	ldrb.w	r2, [r5, #90]	; 0x5a
 8001ea6:	0412      	lsls	r2, r2, #16
 8001ea8:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 8001eac:	f895 3059 	ldrb.w	r3, [r5, #89]	; 0x59
 8001eb0:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001eb4:	f895 3058 	ldrb.w	r3, [r5, #88]	; 0x58
 8001eb8:	431a      	orrs	r2, r3
	fs->fsize = fasize;
 8001eba:	61ea      	str	r2, [r5, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
 8001ebc:	f895 1044 	ldrb.w	r1, [r5, #68]	; 0x44
 8001ec0:	70e9      	strb	r1, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
 8001ec2:	1e4b      	subs	r3, r1, #1
 8001ec4:	b2db      	uxtb	r3, r3
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d901      	bls.n	8001ece <chk_mounted+0x11e>
 8001eca:	200d      	movs	r0, #13
 8001ecc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize *= b;										/* Number of sectors for FAT area */
 8001ece:	fb02 f101 	mul.w	r1, r2, r1
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
 8001ed2:	f895 6041 	ldrb.w	r6, [r5, #65]	; 0x41
 8001ed6:	70ae      	strb	r6, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8001ed8:	2e00      	cmp	r6, #0
 8001eda:	f000 80ed 	beq.w	80020b8 <chk_mounted+0x308>
 8001ede:	1e73      	subs	r3, r6, #1
 8001ee0:	421e      	tst	r6, r3
 8001ee2:	d001      	beq.n	8001ee8 <chk_mounted+0x138>
 8001ee4:	200d      	movs	r0, #13
 8001ee6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
 8001ee8:	f895 3046 	ldrb.w	r3, [r5, #70]	; 0x46
 8001eec:	f895 0045 	ldrb.w	r0, [r5, #69]	; 0x45
 8001ef0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8001ef4:	8128      	strh	r0, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 8001ef6:	f010 0f0f 	tst.w	r0, #15
 8001efa:	f040 80df 	bne.w	80020bc <chk_mounted+0x30c>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
 8001efe:	f895 7048 	ldrb.w	r7, [r5, #72]	; 0x48
 8001f02:	f895 3047 	ldrb.w	r3, [r5, #71]	; 0x47
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
 8001f06:	ea53 2307 	orrs.w	r3, r3, r7, lsl #8
 8001f0a:	d10d      	bne.n	8001f28 <chk_mounted+0x178>
 8001f0c:	f895 7057 	ldrb.w	r7, [r5, #87]	; 0x57
 8001f10:	f895 3056 	ldrb.w	r3, [r5, #86]	; 0x56
 8001f14:	041b      	lsls	r3, r3, #16
 8001f16:	ea43 6307 	orr.w	r3, r3, r7, lsl #24
 8001f1a:	f895 7055 	ldrb.w	r7, [r5, #85]	; 0x55
 8001f1e:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001f22:	f895 7054 	ldrb.w	r7, [r5, #84]	; 0x54
 8001f26:	433b      	orrs	r3, r7
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
 8001f28:	f895 e043 	ldrb.w	lr, [r5, #67]	; 0x43
 8001f2c:	f895 7042 	ldrb.w	r7, [r5, #66]	; 0x42
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 8001f30:	ea57 270e 	orrs.w	r7, r7, lr, lsl #8
 8001f34:	f000 80c4 	beq.w	80020c0 <chk_mounted+0x310>
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
 8001f38:	eb01 0e07 	add.w	lr, r1, r7
 8001f3c:	eb0e 1e10 	add.w	lr, lr, r0, lsr #4
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8001f40:	4573      	cmp	r3, lr
 8001f42:	f0c0 80bf 	bcc.w	80020c4 <chk_mounted+0x314>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
 8001f46:	eba3 030e 	sub.w	r3, r3, lr
 8001f4a:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	f000 80ba 	beq.w	80020c8 <chk_mounted+0x318>
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 8001f54:	f640 76f5 	movw	r6, #4085	; 0xff5
 8001f58:	42b3      	cmp	r3, r6
 8001f5a:	f200 8097 	bhi.w	800208c <chk_mounted+0x2dc>
	fmt = FS_FAT12;
 8001f5e:	2601      	movs	r6, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
 8001f60:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
 8001f64:	4563      	cmp	r3, ip
 8001f66:	d900      	bls.n	8001f6a <chk_mounted+0x1ba>
 8001f68:	2603      	movs	r6, #3
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
 8001f6a:	3302      	adds	r3, #2
 8001f6c:	61ab      	str	r3, [r5, #24]
	fs->volbase = bsect;								/* Volume start sector */
 8001f6e:	622c      	str	r4, [r5, #32]
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
 8001f70:	4427      	add	r7, r4
 8001f72:	626f      	str	r7, [r5, #36]	; 0x24
	fs->database = bsect + sysect;						/* Data start sector */
 8001f74:	44a6      	add	lr, r4
 8001f76:	f8c5 e02c 	str.w	lr, [r5, #44]	; 0x2c
	if (fmt == FS_FAT32) {
 8001f7a:	2e03      	cmp	r6, #3
 8001f7c:	f040 8088 	bne.w	8002090 <chk_mounted+0x2e0>
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 8001f80:	2800      	cmp	r0, #0
 8001f82:	f040 80a3 	bne.w	80020cc <chk_mounted+0x31c>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
 8001f86:	f895 0063 	ldrb.w	r0, [r5, #99]	; 0x63
 8001f8a:	f895 1062 	ldrb.w	r1, [r5, #98]	; 0x62
 8001f8e:	0409      	lsls	r1, r1, #16
 8001f90:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
 8001f94:	f895 0061 	ldrb.w	r0, [r5, #97]	; 0x61
 8001f98:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8001f9c:	f895 0060 	ldrb.w	r0, [r5, #96]	; 0x60
 8001fa0:	4301      	orrs	r1, r0
 8001fa2:	62a9      	str	r1, [r5, #40]	; 0x28
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
 8001fa4:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
 8001fa6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001faa:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
 8001fae:	f0c0 8091 	bcc.w	80020d4 <chk_mounted+0x324>
	fs->free_clust = 0xFFFFFFFF;
 8001fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb6:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	60eb      	str	r3, [r5, #12]
	if (fmt == FS_FAT32) {
 8001fbc:	2e03      	cmp	r6, #3
 8001fbe:	d15a      	bne.n	8002076 <chk_mounted+0x2c6>
	 	fs->fsi_flag = 0;
 8001fc0:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
 8001fc2:	f895 3065 	ldrb.w	r3, [r5, #101]	; 0x65
 8001fc6:	f895 2064 	ldrb.w	r2, [r5, #100]	; 0x64
 8001fca:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 8001fce:	4422      	add	r2, r4
 8001fd0:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	f105 0134 	add.w	r1, r5, #52	; 0x34
 8001fd8:	7868      	ldrb	r0, [r5, #1]
 8001fda:	f7ff fcfd 	bl	80019d8 <disk_read>
 8001fde:	2800      	cmp	r0, #0
 8001fe0:	d149      	bne.n	8002076 <chk_mounted+0x2c6>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8001fe2:	f895 2233 	ldrb.w	r2, [r5, #563]	; 0x233
 8001fe6:	f895 3232 	ldrb.w	r3, [r5, #562]	; 0x232
 8001fea:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001fee:	b21b      	sxth	r3, r3
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
 8001ff0:	4a3a      	ldr	r2, [pc, #232]	; (80020dc <chk_mounted+0x32c>)
 8001ff2:	4293      	cmp	r3, r2
 8001ff4:	d13f      	bne.n	8002076 <chk_mounted+0x2c6>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 8001ff6:	f895 2037 	ldrb.w	r2, [r5, #55]	; 0x37
 8001ffa:	f895 3036 	ldrb.w	r3, [r5, #54]	; 0x36
 8001ffe:	041b      	lsls	r3, r3, #16
 8002000:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002004:	f895 2035 	ldrb.w	r2, [r5, #53]	; 0x35
 8002008:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800200c:	f895 2034 	ldrb.w	r2, [r5, #52]	; 0x34
 8002010:	4313      	orrs	r3, r2
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
 8002012:	4a33      	ldr	r2, [pc, #204]	; (80020e0 <chk_mounted+0x330>)
 8002014:	4293      	cmp	r3, r2
 8002016:	d12e      	bne.n	8002076 <chk_mounted+0x2c6>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
 8002018:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
 800201c:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
 8002020:	041b      	lsls	r3, r3, #16
 8002022:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002026:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
 800202a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800202e:	f895 2218 	ldrb.w	r2, [r5, #536]	; 0x218
 8002032:	4313      	orrs	r3, r2
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
 8002034:	4a2b      	ldr	r2, [pc, #172]	; (80020e4 <chk_mounted+0x334>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d11d      	bne.n	8002076 <chk_mounted+0x2c6>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
 800203a:	f895 2223 	ldrb.w	r2, [r5, #547]	; 0x223
 800203e:	f895 3222 	ldrb.w	r3, [r5, #546]	; 0x222
 8002042:	041b      	lsls	r3, r3, #16
 8002044:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002048:	f895 2221 	ldrb.w	r2, [r5, #545]	; 0x221
 800204c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002050:	f895 2220 	ldrb.w	r2, [r5, #544]	; 0x220
 8002054:	4313      	orrs	r3, r2
 8002056:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
 8002058:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
 800205c:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
 8002060:	041b      	lsls	r3, r3, #16
 8002062:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8002066:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
 800206a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800206e:	f895 221c 	ldrb.w	r2, [r5, #540]	; 0x21c
 8002072:	4313      	orrs	r3, r2
 8002074:	612b      	str	r3, [r5, #16]
	fs->fs_type = fmt;		/* FAT sub-type */
 8002076:	702e      	strb	r6, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 8002078:	4a1b      	ldr	r2, [pc, #108]	; (80020e8 <chk_mounted+0x338>)
 800207a:	8813      	ldrh	r3, [r2, #0]
 800207c:	3301      	adds	r3, #1
 800207e:	b29b      	uxth	r3, r3
 8002080:	8013      	strh	r3, [r2, #0]
 8002082:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
 8002084:	2000      	movs	r0, #0
 8002086:	6328      	str	r0, [r5, #48]	; 0x30
	fs->wflag = 0;
 8002088:	7128      	strb	r0, [r5, #4]
	return FR_OK;
 800208a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (nclst >= MIN_FAT16) fmt = FS_FAT16;
 800208c:	2602      	movs	r6, #2
 800208e:	e767      	b.n	8001f60 <chk_mounted+0x1b0>
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 8002090:	b1f0      	cbz	r0, 80020d0 <chk_mounted+0x320>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
 8002092:	4439      	add	r1, r7
 8002094:	62a9      	str	r1, [r5, #40]	; 0x28
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002096:	2e02      	cmp	r6, #2
 8002098:	d101      	bne.n	800209e <chk_mounted+0x2ee>
 800209a:	005b      	lsls	r3, r3, #1
 800209c:	e783      	b.n	8001fa6 <chk_mounted+0x1f6>
 800209e:	eb03 0143 	add.w	r1, r3, r3, lsl #1
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	eb03 0351 	add.w	r3, r3, r1, lsr #1
 80020aa:	e77c      	b.n	8001fa6 <chk_mounted+0x1f6>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80020ac:	200c      	movs	r0, #12
 80020ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
 80020b0:	2000      	movs	r0, #0
 80020b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
 80020b4:	2001      	movs	r0, #1
 80020b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80020b8:	200d      	movs	r0, #13
 80020ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
 80020bc:	200d      	movs	r0, #13
 80020be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
 80020c0:	200d      	movs	r0, #13
 80020c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80020c4:	200d      	movs	r0, #13
 80020c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
 80020c8:	200d      	movs	r0, #13
 80020ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
 80020cc:	200d      	movs	r0, #13
 80020ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 80020d0:	200d      	movs	r0, #13
 80020d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
 80020d4:	200d      	movs	r0, #13
}
 80020d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020d8:	200004ac 	.word	0x200004ac
 80020dc:	ffffaa55 	.word	0xffffaa55
 80020e0:	41615252 	.word	0x41615252
 80020e4:	61417272 	.word	0x61417272
 80020e8:	200004b0 	.word	0x200004b0

080020ec <sync_fs>:
{
 80020ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020ee:	4604      	mov	r4, r0
	res = sync_window(fs);
 80020f0:	f7ff fdf8 	bl	8001ce4 <sync_window>
	if (res == FR_OK) {
 80020f4:	4605      	mov	r5, r0
 80020f6:	b948      	cbnz	r0, 800210c <sync_fs+0x20>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 80020f8:	7823      	ldrb	r3, [r4, #0]
 80020fa:	2b03      	cmp	r3, #3
 80020fc:	d008      	beq.n	8002110 <sync_fs+0x24>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
 80020fe:	2200      	movs	r2, #0
 8002100:	4611      	mov	r1, r2
 8002102:	7860      	ldrb	r0, [r4, #1]
 8002104:	f7ff fcb0 	bl	8001a68 <disk_ioctl>
 8002108:	b100      	cbz	r0, 800210c <sync_fs+0x20>
			res = FR_DISK_ERR;
 800210a:	2501      	movs	r5, #1
}
 800210c:	4628      	mov	r0, r5
 800210e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
 8002110:	7963      	ldrb	r3, [r4, #5]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d0f3      	beq.n	80020fe <sync_fs+0x12>
			fs->winsect = 0;
 8002116:	2700      	movs	r7, #0
 8002118:	6327      	str	r7, [r4, #48]	; 0x30
			mem_set(fs->win, 0, 512);
 800211a:	f104 0634 	add.w	r6, r4, #52	; 0x34
 800211e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002122:	4639      	mov	r1, r7
 8002124:	4630      	mov	r0, r6
 8002126:	f7ff fcca 	bl	8001abe <mem_set>
			ST_WORD(fs->win+BS_55AA, 0xAA55);
 800212a:	2355      	movs	r3, #85	; 0x55
 800212c:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
 8002130:	23aa      	movs	r3, #170	; 0xaa
 8002132:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
 8002136:	2352      	movs	r3, #82	; 0x52
 8002138:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800213c:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8002140:	2361      	movs	r3, #97	; 0x61
 8002142:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
 8002146:	2241      	movs	r2, #65	; 0x41
 8002148:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
 800214c:	2172      	movs	r1, #114	; 0x72
 800214e:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
 8002152:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
 8002156:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
 800215a:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
 800215e:	6923      	ldr	r3, [r4, #16]
 8002160:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
 8002164:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002168:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
 800216c:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8002170:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
 8002174:	0e1b      	lsrs	r3, r3, #24
 8002176:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
 800217a:	68e3      	ldr	r3, [r4, #12]
 800217c:	f884 3220 	strb.w	r3, [r4, #544]	; 0x220
 8002180:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8002184:	f884 2221 	strb.w	r2, [r4, #545]	; 0x221
 8002188:	f3c3 4207 	ubfx	r2, r3, #16, #8
 800218c:	f884 2222 	strb.w	r2, [r4, #546]	; 0x222
 8002190:	0e1b      	lsrs	r3, r3, #24
 8002192:	f884 3223 	strb.w	r3, [r4, #547]	; 0x223
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
 8002196:	2301      	movs	r3, #1
 8002198:	6962      	ldr	r2, [r4, #20]
 800219a:	4631      	mov	r1, r6
 800219c:	7860      	ldrb	r0, [r4, #1]
 800219e:	f7ff fc3d 	bl	8001a1c <disk_write>
			fs->fsi_flag = 0;
 80021a2:	7167      	strb	r7, [r4, #5]
 80021a4:	e7ab      	b.n	80020fe <sync_fs+0x12>

080021a6 <clust2sect>:
	clst -= 2;
 80021a6:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 80021a8:	6983      	ldr	r3, [r0, #24]
 80021aa:	3b02      	subs	r3, #2
 80021ac:	4299      	cmp	r1, r3
 80021ae:	d204      	bcs.n	80021ba <clust2sect+0x14>
	return clst * fs->csize + fs->database;
 80021b0:	7883      	ldrb	r3, [r0, #2]
 80021b2:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 80021b4:	fb03 0001 	mla	r0, r3, r1, r0
 80021b8:	4770      	bx	lr
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
 80021ba:	2000      	movs	r0, #0
}
 80021bc:	4770      	bx	lr

080021be <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 80021be:	2901      	cmp	r1, #1
 80021c0:	d96e      	bls.n	80022a0 <get_fat+0xe2>
{
 80021c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent)	/* Check range */
 80021c4:	6983      	ldr	r3, [r0, #24]
 80021c6:	4299      	cmp	r1, r3
 80021c8:	d26c      	bcs.n	80022a4 <get_fat+0xe6>
 80021ca:	460c      	mov	r4, r1
 80021cc:	4606      	mov	r6, r0
	switch (fs->fs_type) {
 80021ce:	7803      	ldrb	r3, [r0, #0]
 80021d0:	2b02      	cmp	r3, #2
 80021d2:	d030      	beq.n	8002236 <get_fat+0x78>
 80021d4:	2b03      	cmp	r3, #3
 80021d6:	d044      	beq.n	8002262 <get_fat+0xa4>
 80021d8:	2b01      	cmp	r3, #1
 80021da:	d002      	beq.n	80021e2 <get_fat+0x24>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 80021dc:	f04f 30ff 	mov.w	r0, #4294967295
 80021e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bc = (UINT)clst; bc += bc / 2;
 80021e2:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 80021e6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80021e8:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 80021ec:	f7ff fda8 	bl	8001d40 <move_window>
 80021f0:	b110      	cbz	r0, 80021f8 <get_fat+0x3a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 80021f2:	f04f 30ff 	mov.w	r0, #4294967295
 80021f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc = fs->win[bc % SS(fs)]; bc++;
 80021f8:	f3c7 0308 	ubfx	r3, r7, #0, #9
 80021fc:	4433      	add	r3, r6
 80021fe:	f893 5034 	ldrb.w	r5, [r3, #52]	; 0x34
 8002202:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
 8002204:	6a71      	ldr	r1, [r6, #36]	; 0x24
 8002206:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 800220a:	4630      	mov	r0, r6
 800220c:	f7ff fd98 	bl	8001d40 <move_window>
 8002210:	b110      	cbz	r0, 8002218 <get_fat+0x5a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8002212:	f04f 30ff 	mov.w	r0, #4294967295
 8002216:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc |= fs->win[bc % SS(fs)] << 8;
 8002218:	f3c7 0708 	ubfx	r7, r7, #0, #9
 800221c:	19f0      	adds	r0, r6, r7
 800221e:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8002222:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8002226:	f014 0f01 	tst.w	r4, #1
 800222a:	d001      	beq.n	8002230 <get_fat+0x72>
 800222c:	0900      	lsrs	r0, r0, #4
 800222e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002230:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8002234:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
 8002236:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002238:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 800223c:	f7ff fd80 	bl	8001d40 <move_window>
 8002240:	b110      	cbz	r0, 8002248 <get_fat+0x8a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 8002242:	f04f 30ff 	mov.w	r0, #4294967295
 8002246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 2 % SS(fs)];
 8002248:	0061      	lsls	r1, r4, #1
 800224a:	f401 71ff 	and.w	r1, r1, #510	; 0x1fe
 800224e:	f101 0330 	add.w	r3, r1, #48	; 0x30
 8002252:	4433      	add	r3, r6
		return LD_WORD(p);
 8002254:	795b      	ldrb	r3, [r3, #5]
 8002256:	1870      	adds	r0, r6, r1
 8002258:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 800225c:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
 8002262:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002264:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8002268:	f7ff fd6a 	bl	8001d40 <move_window>
 800226c:	b110      	cbz	r0, 8002274 <get_fat+0xb6>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
 800226e:	f04f 30ff 	mov.w	r0, #4294967295
}
 8002272:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 4 % SS(fs)];
 8002274:	00a0      	lsls	r0, r4, #2
 8002276:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
 800227a:	f100 0230 	add.w	r2, r0, #48	; 0x30
 800227e:	4432      	add	r2, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
 8002280:	79d1      	ldrb	r1, [r2, #7]
 8002282:	7993      	ldrb	r3, [r2, #6]
		p = &fs->win[clst * 4 % SS(fs)];
 8002284:	3204      	adds	r2, #4
		return LD_DWORD(p) & 0x0FFFFFFF;
 8002286:	041b      	lsls	r3, r3, #16
 8002288:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 800228c:	7852      	ldrb	r2, [r2, #1]
 800228e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002292:	4430      	add	r0, r6
 8002294:	f890 0034 	ldrb.w	r0, [r0, #52]	; 0x34
 8002298:	4318      	orrs	r0, r3
 800229a:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 800229e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
 80022a0:	2001      	movs	r0, #1
 80022a2:	4770      	bx	lr
 80022a4:	2001      	movs	r0, #1
 80022a6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080022a8 <dir_sdi>:
{
 80022a8:	b570      	push	{r4, r5, r6, lr}
 80022aa:	4605      	mov	r5, r0
 80022ac:	460c      	mov	r4, r1
	dj->index = idx;
 80022ae:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
 80022b0:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
 80022b2:	2901      	cmp	r1, #1
 80022b4:	d03b      	beq.n	800232e <dir_sdi+0x86>
 80022b6:	6803      	ldr	r3, [r0, #0]
 80022b8:	699a      	ldr	r2, [r3, #24]
 80022ba:	4291      	cmp	r1, r2
 80022bc:	d301      	bcc.n	80022c2 <dir_sdi+0x1a>
		return FR_INT_ERR;
 80022be:	2002      	movs	r0, #2
 80022c0:	bd70      	pop	{r4, r5, r6, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
 80022c2:	b911      	cbnz	r1, 80022ca <dir_sdi+0x22>
 80022c4:	781a      	ldrb	r2, [r3, #0]
 80022c6:	2a03      	cmp	r2, #3
 80022c8:	d006      	beq.n	80022d8 <dir_sdi+0x30>
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
 80022ca:	b9a1      	cbnz	r1, 80022f6 <dir_sdi+0x4e>
		dj->clust = clst;
 80022cc:	60e9      	str	r1, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
 80022ce:	891a      	ldrh	r2, [r3, #8]
 80022d0:	4294      	cmp	r4, r2
 80022d2:	d303      	bcc.n	80022dc <dir_sdi+0x34>
			return FR_INT_ERR;
 80022d4:	2002      	movs	r0, #2
 80022d6:	bd70      	pop	{r4, r5, r6, pc}
		clst = dj->fs->dirbase;
 80022d8:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80022da:	e7f6      	b.n	80022ca <dir_sdi+0x22>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 80022dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022de:	eb03 1314 	add.w	r3, r3, r4, lsr #4
 80022e2:	612b      	str	r3, [r5, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
 80022e4:	682b      	ldr	r3, [r5, #0]
 80022e6:	3334      	adds	r3, #52	; 0x34
 80022e8:	f004 040f 	and.w	r4, r4, #15
 80022ec:	eb03 1444 	add.w	r4, r3, r4, lsl #5
 80022f0:	616c      	str	r4, [r5, #20]
	return FR_OK;	/* Seek succeeded */
 80022f2:	2000      	movs	r0, #0
 80022f4:	bd70      	pop	{r4, r5, r6, pc}
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
 80022f6:	789e      	ldrb	r6, [r3, #2]
 80022f8:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
 80022fa:	42b4      	cmp	r4, r6
 80022fc:	d30f      	bcc.n	800231e <dir_sdi+0x76>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
 80022fe:	6828      	ldr	r0, [r5, #0]
 8002300:	f7ff ff5d 	bl	80021be <get_fat>
 8002304:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002306:	f1b0 3fff 	cmp.w	r0, #4294967295
 800230a:	d012      	beq.n	8002332 <dir_sdi+0x8a>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
 800230c:	2801      	cmp	r0, #1
 800230e:	d912      	bls.n	8002336 <dir_sdi+0x8e>
 8002310:	682b      	ldr	r3, [r5, #0]
 8002312:	699b      	ldr	r3, [r3, #24]
 8002314:	4298      	cmp	r0, r3
 8002316:	d210      	bcs.n	800233a <dir_sdi+0x92>
			idx -= ic;
 8002318:	1ba4      	subs	r4, r4, r6
 800231a:	b2a4      	uxth	r4, r4
 800231c:	e7ed      	b.n	80022fa <dir_sdi+0x52>
		dj->clust = clst;
 800231e:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
 8002320:	6828      	ldr	r0, [r5, #0]
 8002322:	f7ff ff40 	bl	80021a6 <clust2sect>
 8002326:	eb00 1014 	add.w	r0, r0, r4, lsr #4
 800232a:	6128      	str	r0, [r5, #16]
 800232c:	e7da      	b.n	80022e4 <dir_sdi+0x3c>
		return FR_INT_ERR;
 800232e:	2002      	movs	r0, #2
 8002330:	bd70      	pop	{r4, r5, r6, pc}
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8002332:	2001      	movs	r0, #1
 8002334:	bd70      	pop	{r4, r5, r6, pc}
				return FR_INT_ERR;
 8002336:	2002      	movs	r0, #2
 8002338:	bd70      	pop	{r4, r5, r6, pc}
 800233a:	2002      	movs	r0, #2
}
 800233c:	bd70      	pop	{r4, r5, r6, pc}

0800233e <put_fat>:
{
 800233e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002340:	2901      	cmp	r1, #1
 8002342:	f240 8087 	bls.w	8002454 <put_fat+0x116>
 8002346:	6983      	ldr	r3, [r0, #24]
 8002348:	4299      	cmp	r1, r3
 800234a:	d301      	bcc.n	8002350 <put_fat+0x12>
		res = FR_INT_ERR;
 800234c:	2302      	movs	r3, #2
 800234e:	e082      	b.n	8002456 <put_fat+0x118>
 8002350:	4616      	mov	r6, r2
 8002352:	460c      	mov	r4, r1
 8002354:	4605      	mov	r5, r0
		switch (fs->fs_type) {
 8002356:	7803      	ldrb	r3, [r0, #0]
 8002358:	2b02      	cmp	r3, #2
 800235a:	d044      	beq.n	80023e6 <put_fat+0xa8>
 800235c:	2b03      	cmp	r3, #3
 800235e:	d057      	beq.n	8002410 <put_fat+0xd2>
 8002360:	2b01      	cmp	r3, #1
 8002362:	d003      	beq.n	800236c <put_fat+0x2e>
			res = FR_INT_ERR;
 8002364:	2302      	movs	r3, #2
		fs->wflag = 1;
 8002366:	2201      	movs	r2, #1
 8002368:	712a      	strb	r2, [r5, #4]
 800236a:	e074      	b.n	8002456 <put_fat+0x118>
			bc = (UINT)clst; bc += bc / 2;
 800236c:	eb01 0751 	add.w	r7, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8002370:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002372:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 8002376:	f7ff fce3 	bl	8001d40 <move_window>
			if (res != FR_OK) break;
 800237a:	4603      	mov	r3, r0
 800237c:	2800      	cmp	r0, #0
 800237e:	d1f2      	bne.n	8002366 <put_fat+0x28>
			p = &fs->win[bc % SS(fs)];
 8002380:	f3c7 0208 	ubfx	r2, r7, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8002384:	f014 0401 	ands.w	r4, r4, #1
 8002388:	d021      	beq.n	80023ce <put_fat+0x90>
 800238a:	18ab      	adds	r3, r5, r2
 800238c:	f993 3034 	ldrsb.w	r3, [r3, #52]	; 0x34
 8002390:	f003 030f 	and.w	r3, r3, #15
 8002394:	0131      	lsls	r1, r6, #4
 8002396:	f401 617f 	and.w	r1, r1, #4080	; 0xff0
 800239a:	430b      	orrs	r3, r1
 800239c:	b2db      	uxtb	r3, r3
 800239e:	442a      	add	r2, r5
 80023a0:	f882 3034 	strb.w	r3, [r2, #52]	; 0x34
			bc++;
 80023a4:	3701      	adds	r7, #1
			fs->wflag = 1;
 80023a6:	2301      	movs	r3, #1
 80023a8:	712b      	strb	r3, [r5, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80023aa:	6a69      	ldr	r1, [r5, #36]	; 0x24
 80023ac:	eb01 2157 	add.w	r1, r1, r7, lsr #9
 80023b0:	4628      	mov	r0, r5
 80023b2:	f7ff fcc5 	bl	8001d40 <move_window>
			if (res != FR_OK) break;
 80023b6:	4603      	mov	r3, r0
 80023b8:	2800      	cmp	r0, #0
 80023ba:	d1d4      	bne.n	8002366 <put_fat+0x28>
			p = &fs->win[bc % SS(fs)];
 80023bc:	f3c7 0708 	ubfx	r7, r7, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80023c0:	b13c      	cbz	r4, 80023d2 <put_fat+0x94>
 80023c2:	f3c6 1207 	ubfx	r2, r6, #4, #8
 80023c6:	442f      	add	r7, r5
 80023c8:	f887 2034 	strb.w	r2, [r7, #52]	; 0x34
			break;
 80023cc:	e7cb      	b.n	8002366 <put_fat+0x28>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80023ce:	b2f3      	uxtb	r3, r6
 80023d0:	e7e5      	b.n	800239e <put_fat+0x60>
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80023d2:	19ea      	adds	r2, r5, r7
 80023d4:	f992 2034 	ldrsb.w	r2, [r2, #52]	; 0x34
 80023d8:	f022 020f 	bic.w	r2, r2, #15
 80023dc:	f3c6 2603 	ubfx	r6, r6, #8, #4
 80023e0:	4332      	orrs	r2, r6
 80023e2:	b2d2      	uxtb	r2, r2
 80023e4:	e7ef      	b.n	80023c6 <put_fat+0x88>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 80023e6:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80023e8:	eb01 2114 	add.w	r1, r1, r4, lsr #8
 80023ec:	f7ff fca8 	bl	8001d40 <move_window>
			if (res != FR_OK) break;
 80023f0:	4603      	mov	r3, r0
 80023f2:	2800      	cmp	r0, #0
 80023f4:	d1b7      	bne.n	8002366 <put_fat+0x28>
			p = &fs->win[clst * 2 % SS(fs)];
 80023f6:	0061      	lsls	r1, r4, #1
 80023f8:	f401 71ff 	and.w	r1, r1, #510	; 0x1fe
 80023fc:	f101 0030 	add.w	r0, r1, #48	; 0x30
 8002400:	4428      	add	r0, r5
			ST_WORD(p, (WORD)val);
 8002402:	4429      	add	r1, r5
 8002404:	f881 6034 	strb.w	r6, [r1, #52]	; 0x34
 8002408:	f3c6 2207 	ubfx	r2, r6, #8, #8
 800240c:	7142      	strb	r2, [r0, #5]
			break;
 800240e:	e7aa      	b.n	8002366 <put_fat+0x28>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8002410:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8002412:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
 8002416:	f7ff fc93 	bl	8001d40 <move_window>
			if (res != FR_OK) break;
 800241a:	4603      	mov	r3, r0
 800241c:	2800      	cmp	r0, #0
 800241e:	d1a2      	bne.n	8002366 <put_fat+0x28>
			p = &fs->win[clst * 4 % SS(fs)];
 8002420:	00a1      	lsls	r1, r4, #2
 8002422:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
 8002426:	f101 0030 	add.w	r0, r1, #48	; 0x30
 800242a:	4428      	add	r0, r5
			val |= LD_DWORD(p) & 0xF0000000;
 800242c:	79c4      	ldrb	r4, [r0, #7]
 800242e:	7982      	ldrb	r2, [r0, #6]
 8002430:	0412      	lsls	r2, r2, #16
 8002432:	ea42 6204 	orr.w	r2, r2, r4, lsl #24
 8002436:	4429      	add	r1, r5
 8002438:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
 800243c:	4332      	orrs	r2, r6
			ST_DWORD(p, val);
 800243e:	f881 2034 	strb.w	r2, [r1, #52]	; 0x34
 8002442:	f3c2 2107 	ubfx	r1, r2, #8, #8
 8002446:	7141      	strb	r1, [r0, #5]
 8002448:	f3c2 4107 	ubfx	r1, r2, #16, #8
 800244c:	7181      	strb	r1, [r0, #6]
 800244e:	0e12      	lsrs	r2, r2, #24
 8002450:	71c2      	strb	r2, [r0, #7]
			break;
 8002452:	e788      	b.n	8002366 <put_fat+0x28>
		res = FR_INT_ERR;
 8002454:	2302      	movs	r3, #2
}
 8002456:	4618      	mov	r0, r3
 8002458:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800245a <create_chain>:
{
 800245a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800245c:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
 800245e:	460f      	mov	r7, r1
 8002460:	b931      	cbnz	r1, 8002470 <create_chain+0x16>
		scl = fs->last_clust;			/* Get suggested start point */
 8002462:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8002464:	b176      	cbz	r6, 8002484 <create_chain+0x2a>
 8002466:	6983      	ldr	r3, [r0, #24]
 8002468:	429e      	cmp	r6, r3
 800246a:	d30c      	bcc.n	8002486 <create_chain+0x2c>
 800246c:	2601      	movs	r6, #1
 800246e:	e00a      	b.n	8002486 <create_chain+0x2c>
		cs = get_fat(fs, clst);			/* Check the cluster status */
 8002470:	f7ff fea5 	bl	80021be <get_fat>
 8002474:	4603      	mov	r3, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
 8002476:	2801      	cmp	r0, #1
 8002478:	d93f      	bls.n	80024fa <create_chain+0xa0>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800247a:	69aa      	ldr	r2, [r5, #24]
 800247c:	4290      	cmp	r0, r2
 800247e:	d341      	bcc.n	8002504 <create_chain+0xaa>
		scl = clst;
 8002480:	463e      	mov	r6, r7
 8002482:	e000      	b.n	8002486 <create_chain+0x2c>
		if (!scl || scl >= fs->n_fatent) scl = 1;
 8002484:	2601      	movs	r6, #1
	ncl = scl;				/* Start cluster */
 8002486:	4634      	mov	r4, r6
 8002488:	e00c      	b.n	80024a4 <create_chain+0x4a>
		cs = get_fat(fs, ncl);			/* Get the cluster status */
 800248a:	4621      	mov	r1, r4
 800248c:	4628      	mov	r0, r5
 800248e:	f7ff fe96 	bl	80021be <get_fat>
		if (cs == 0) break;				/* Found a free cluster */
 8002492:	4603      	mov	r3, r0
 8002494:	b170      	cbz	r0, 80024b4 <create_chain+0x5a>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
 8002496:	f1b0 3fff 	cmp.w	r0, #4294967295
 800249a:	d033      	beq.n	8002504 <create_chain+0xaa>
 800249c:	2801      	cmp	r0, #1
 800249e:	d031      	beq.n	8002504 <create_chain+0xaa>
		if (ncl == scl) return 0;		/* No free cluster */
 80024a0:	42b4      	cmp	r4, r6
 80024a2:	d02e      	beq.n	8002502 <create_chain+0xa8>
		ncl++;							/* Next cluster */
 80024a4:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
 80024a6:	69ab      	ldr	r3, [r5, #24]
 80024a8:	429c      	cmp	r4, r3
 80024aa:	d3ee      	bcc.n	800248a <create_chain+0x30>
			if (ncl > scl) return 0;	/* No free cluster */
 80024ac:	2e01      	cmp	r6, #1
 80024ae:	d926      	bls.n	80024fe <create_chain+0xa4>
			ncl = 2;
 80024b0:	2402      	movs	r4, #2
 80024b2:	e7ea      	b.n	800248a <create_chain+0x30>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
 80024b4:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
 80024b8:	4621      	mov	r1, r4
 80024ba:	4628      	mov	r0, r5
 80024bc:	f7ff ff3f 	bl	800233e <put_fat>
	if (res == FR_OK && clst != 0) {
 80024c0:	4603      	mov	r3, r0
 80024c2:	b900      	cbnz	r0, 80024c6 <create_chain+0x6c>
 80024c4:	b95f      	cbnz	r7, 80024de <create_chain+0x84>
	if (res == FR_OK) {
 80024c6:	b98b      	cbnz	r3, 80024ec <create_chain+0x92>
		fs->last_clust = ncl;			/* Update FSINFO */
 80024c8:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
 80024ca:	692b      	ldr	r3, [r5, #16]
 80024cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d0:	d01a      	beq.n	8002508 <create_chain+0xae>
			fs->free_clust--;
 80024d2:	3b01      	subs	r3, #1
 80024d4:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
 80024d6:	2301      	movs	r3, #1
 80024d8:	716b      	strb	r3, [r5, #5]
 80024da:	4623      	mov	r3, r4
 80024dc:	e012      	b.n	8002504 <create_chain+0xaa>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
 80024de:	4622      	mov	r2, r4
 80024e0:	4639      	mov	r1, r7
 80024e2:	4628      	mov	r0, r5
 80024e4:	f7ff ff2b 	bl	800233e <put_fat>
 80024e8:	4603      	mov	r3, r0
 80024ea:	e7ec      	b.n	80024c6 <create_chain+0x6c>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d001      	beq.n	80024f4 <create_chain+0x9a>
 80024f0:	2301      	movs	r3, #1
 80024f2:	e007      	b.n	8002504 <create_chain+0xaa>
 80024f4:	f04f 33ff 	mov.w	r3, #4294967295
 80024f8:	e004      	b.n	8002504 <create_chain+0xaa>
		if (cs < 2) return 1;			/* It is an invalid cluster */
 80024fa:	2301      	movs	r3, #1
 80024fc:	e002      	b.n	8002504 <create_chain+0xaa>
			if (ncl > scl) return 0;	/* No free cluster */
 80024fe:	2300      	movs	r3, #0
 8002500:	e000      	b.n	8002504 <create_chain+0xaa>
		if (ncl == scl) return 0;		/* No free cluster */
 8002502:	2300      	movs	r3, #0
}
 8002504:	4618      	mov	r0, r3
 8002506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002508:	4623      	mov	r3, r4
 800250a:	e7fb      	b.n	8002504 <create_chain+0xaa>

0800250c <dir_next>:
{
 800250c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	i = dj->index + 1;
 8002510:	88c4      	ldrh	r4, [r0, #6]
 8002512:	3401      	adds	r4, #1
 8002514:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 8002516:	b914      	cbnz	r4, 800251e <dir_next+0x12>
		return FR_NO_FILE;
 8002518:	2004      	movs	r0, #4
 800251a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
 800251e:	6903      	ldr	r3, [r0, #16]
 8002520:	b913      	cbnz	r3, 8002528 <dir_next+0x1c>
		return FR_NO_FILE;
 8002522:	2004      	movs	r0, #4
 8002524:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002528:	460e      	mov	r6, r1
 800252a:	4605      	mov	r5, r0
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
 800252c:	f014 070f 	ands.w	r7, r4, #15
 8002530:	d110      	bne.n	8002554 <dir_next+0x48>
		dj->sect++;					/* Next sector */
 8002532:	3301      	adds	r3, #1
 8002534:	6103      	str	r3, [r0, #16]
		if (dj->clust == 0) {	/* Static table */
 8002536:	68c1      	ldr	r1, [r0, #12]
 8002538:	b931      	cbnz	r1, 8002548 <dir_next+0x3c>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
 800253a:	6803      	ldr	r3, [r0, #0]
 800253c:	891b      	ldrh	r3, [r3, #8]
 800253e:	429c      	cmp	r4, r3
 8002540:	d308      	bcc.n	8002554 <dir_next+0x48>
				return FR_NO_FILE;
 8002542:	2004      	movs	r0, #4
 8002544:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
 8002548:	6800      	ldr	r0, [r0, #0]
 800254a:	7883      	ldrb	r3, [r0, #2]
 800254c:	3b01      	subs	r3, #1
 800254e:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
 8002552:	d008      	beq.n	8002566 <dir_next+0x5a>
	dj->index = i;
 8002554:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
 8002556:	682b      	ldr	r3, [r5, #0]
 8002558:	3334      	adds	r3, #52	; 0x34
 800255a:	eb03 1347 	add.w	r3, r3, r7, lsl #5
 800255e:	616b      	str	r3, [r5, #20]
	return FR_OK;
 8002560:	2000      	movs	r0, #0
 8002562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
 8002566:	f7ff fe2a 	bl	80021be <get_fat>
 800256a:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
 800256c:	2801      	cmp	r0, #1
 800256e:	d946      	bls.n	80025fe <dir_next+0xf2>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002570:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002574:	d046      	beq.n	8002604 <dir_next+0xf8>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
 8002576:	6828      	ldr	r0, [r5, #0]
 8002578:	6983      	ldr	r3, [r0, #24]
 800257a:	4598      	cmp	r8, r3
 800257c:	d337      	bcc.n	80025ee <dir_next+0xe2>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
 800257e:	b916      	cbnz	r6, 8002586 <dir_next+0x7a>
 8002580:	2004      	movs	r0, #4
 8002582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
 8002586:	68e9      	ldr	r1, [r5, #12]
 8002588:	f7ff ff67 	bl	800245a <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800258c:	4680      	mov	r8, r0
 800258e:	b910      	cbnz	r0, 8002596 <dir_next+0x8a>
 8002590:	2007      	movs	r0, #7
 8002592:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (clst == 1) return FR_INT_ERR;
 8002596:	2801      	cmp	r0, #1
 8002598:	d037      	beq.n	800260a <dir_next+0xfe>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 800259a:	f1b0 3fff 	cmp.w	r0, #4294967295
 800259e:	d037      	beq.n	8002610 <dir_next+0x104>
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 80025a0:	6828      	ldr	r0, [r5, #0]
 80025a2:	f7ff fb9f 	bl	8001ce4 <sync_window>
 80025a6:	2800      	cmp	r0, #0
 80025a8:	d135      	bne.n	8002616 <dir_next+0x10a>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
 80025aa:	6828      	ldr	r0, [r5, #0]
 80025ac:	f44f 7200 	mov.w	r2, #512	; 0x200
 80025b0:	2100      	movs	r1, #0
 80025b2:	3034      	adds	r0, #52	; 0x34
 80025b4:	f7ff fa83 	bl	8001abe <mem_set>
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
 80025b8:	682e      	ldr	r6, [r5, #0]
 80025ba:	4641      	mov	r1, r8
 80025bc:	4630      	mov	r0, r6
 80025be:	f7ff fdf2 	bl	80021a6 <clust2sect>
 80025c2:	6330      	str	r0, [r6, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80025c4:	2600      	movs	r6, #0
 80025c6:	682b      	ldr	r3, [r5, #0]
 80025c8:	789a      	ldrb	r2, [r3, #2]
 80025ca:	4296      	cmp	r6, r2
 80025cc:	d20c      	bcs.n	80025e8 <dir_next+0xdc>
						dj->fs->wflag = 1;
 80025ce:	2201      	movs	r2, #1
 80025d0:	711a      	strb	r2, [r3, #4]
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 80025d2:	6828      	ldr	r0, [r5, #0]
 80025d4:	f7ff fb86 	bl	8001ce4 <sync_window>
 80025d8:	bb00      	cbnz	r0, 800261c <dir_next+0x110>
						dj->fs->winsect++;
 80025da:	682a      	ldr	r2, [r5, #0]
 80025dc:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80025de:	3301      	adds	r3, #1
 80025e0:	6313      	str	r3, [r2, #48]	; 0x30
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
 80025e2:	3601      	adds	r6, #1
 80025e4:	b2f6      	uxtb	r6, r6
 80025e6:	e7ee      	b.n	80025c6 <dir_next+0xba>
					dj->fs->winsect -= c;						/* Rewind window address */
 80025e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80025ea:	1b92      	subs	r2, r2, r6
 80025ec:	631a      	str	r2, [r3, #48]	; 0x30
				dj->clust = clst;				/* Initialize data for new cluster */
 80025ee:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
 80025f2:	4641      	mov	r1, r8
 80025f4:	6828      	ldr	r0, [r5, #0]
 80025f6:	f7ff fdd6 	bl	80021a6 <clust2sect>
 80025fa:	6128      	str	r0, [r5, #16]
 80025fc:	e7aa      	b.n	8002554 <dir_next+0x48>
				if (clst <= 1) return FR_INT_ERR;
 80025fe:	2002      	movs	r0, #2
 8002600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002604:	2001      	movs	r0, #1
 8002606:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (clst == 1) return FR_INT_ERR;
 800260a:	2002      	movs	r0, #2
 800260c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
 8002610:	2001      	movs	r0, #1
 8002612:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
					if (sync_window(dj->fs)) return FR_DISK_ERR;	/* Flush active window */
 8002616:	2001      	movs	r0, #1
 8002618:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
						if (sync_window(dj->fs)) return FR_DISK_ERR;
 800261c:	2001      	movs	r0, #1
}
 800261e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002622 <dir_find>:
{
 8002622:	b538      	push	{r3, r4, r5, lr}
 8002624:	4604      	mov	r4, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
 8002626:	2100      	movs	r1, #0
 8002628:	f7ff fe3e 	bl	80022a8 <dir_sdi>
	if (res != FR_OK) return res;
 800262c:	4605      	mov	r5, r0
 800262e:	b140      	cbz	r0, 8002642 <dir_find+0x20>
}
 8002630:	4628      	mov	r0, r5
 8002632:	bd38      	pop	{r3, r4, r5, pc}
		res = dir_next(dj, 0);		/* Next entry */
 8002634:	2100      	movs	r1, #0
 8002636:	4620      	mov	r0, r4
 8002638:	f7ff ff68 	bl	800250c <dir_next>
	} while (res == FR_OK);
 800263c:	4605      	mov	r5, r0
 800263e:	2800      	cmp	r0, #0
 8002640:	d1f6      	bne.n	8002630 <dir_find+0xe>
		res = move_window(dj->fs, dj->sect);
 8002642:	6921      	ldr	r1, [r4, #16]
 8002644:	6820      	ldr	r0, [r4, #0]
 8002646:	f7ff fb7b 	bl	8001d40 <move_window>
		if (res != FR_OK) break;
 800264a:	4605      	mov	r5, r0
 800264c:	2800      	cmp	r0, #0
 800264e:	d1ef      	bne.n	8002630 <dir_find+0xe>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
 8002650:	6960      	ldr	r0, [r4, #20]
		c = dir[DIR_Name];
 8002652:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8002654:	b153      	cbz	r3, 800266c <dir_find+0x4a>
		if (!(dir[DIR_Attr] & AM_VOL) && !mem_cmp(dir, dj->fn, 11)) /* Is it a valid entry? */
 8002656:	7ac3      	ldrb	r3, [r0, #11]
 8002658:	f013 0f08 	tst.w	r3, #8
 800265c:	d1ea      	bne.n	8002634 <dir_find+0x12>
 800265e:	220b      	movs	r2, #11
 8002660:	69a1      	ldr	r1, [r4, #24]
 8002662:	f7ff fa34 	bl	8001ace <mem_cmp>
 8002666:	2800      	cmp	r0, #0
 8002668:	d1e4      	bne.n	8002634 <dir_find+0x12>
 800266a:	e7e1      	b.n	8002630 <dir_find+0xe>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800266c:	2504      	movs	r5, #4
 800266e:	e7df      	b.n	8002630 <dir_find+0xe>

08002670 <follow_path>:
{
 8002670:	b510      	push	{r4, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	4604      	mov	r4, r0
 8002676:	9101      	str	r1, [sp, #4]
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
 8002678:	780b      	ldrb	r3, [r1, #0]
 800267a:	2b2f      	cmp	r3, #47	; 0x2f
 800267c:	d021      	beq.n	80026c2 <follow_path+0x52>
 800267e:	2b5c      	cmp	r3, #92	; 0x5c
 8002680:	d01f      	beq.n	80026c2 <follow_path+0x52>
	dj->sclust = 0;						/* Start from the root dir */
 8002682:	2300      	movs	r3, #0
 8002684:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
 8002686:	9b01      	ldr	r3, [sp, #4]
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	2b1f      	cmp	r3, #31
 800268c:	d91c      	bls.n	80026c8 <follow_path+0x58>
			res = create_name(dj, &path);	/* Get a segment */
 800268e:	a901      	add	r1, sp, #4
 8002690:	4620      	mov	r0, r4
 8002692:	f7ff fa4f 	bl	8001b34 <create_name>
			if (res != FR_OK) break;
 8002696:	4603      	mov	r3, r0
 8002698:	b9e8      	cbnz	r0, 80026d6 <follow_path+0x66>
			res = dir_find(dj);				/* Find it */
 800269a:	4620      	mov	r0, r4
 800269c:	f7ff ffc1 	bl	8002622 <dir_find>
			ns = *(dj->fn+NS);
 80026a0:	69a3      	ldr	r3, [r4, #24]
 80026a2:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 80026a4:	4603      	mov	r3, r0
 80026a6:	b9c8      	cbnz	r0, 80026dc <follow_path+0x6c>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
 80026a8:	f012 0f04 	tst.w	r2, #4
 80026ac:	d113      	bne.n	80026d6 <follow_path+0x66>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
 80026ae:	6961      	ldr	r1, [r4, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
 80026b0:	7acb      	ldrb	r3, [r1, #11]
 80026b2:	f013 0f10 	tst.w	r3, #16
 80026b6:	d018      	beq.n	80026ea <follow_path+0x7a>
			dj->sclust = ld_clust(dj->fs, dir);
 80026b8:	6820      	ldr	r0, [r4, #0]
 80026ba:	f7ff fa21 	bl	8001b00 <ld_clust>
 80026be:	60a0      	str	r0, [r4, #8]
			res = create_name(dj, &path);	/* Get a segment */
 80026c0:	e7e5      	b.n	800268e <follow_path+0x1e>
		path++;
 80026c2:	3101      	adds	r1, #1
 80026c4:	9101      	str	r1, [sp, #4]
 80026c6:	e7dc      	b.n	8002682 <follow_path+0x12>
		res = dir_sdi(dj, 0);
 80026c8:	2100      	movs	r1, #0
 80026ca:	4620      	mov	r0, r4
 80026cc:	f7ff fdec 	bl	80022a8 <dir_sdi>
 80026d0:	4603      	mov	r3, r0
		dj->dir = 0;
 80026d2:	2200      	movs	r2, #0
 80026d4:	6162      	str	r2, [r4, #20]
}
 80026d6:	4618      	mov	r0, r3
 80026d8:	b002      	add	sp, #8
 80026da:	bd10      	pop	{r4, pc}
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occurred */
 80026dc:	2804      	cmp	r0, #4
 80026de:	d1fa      	bne.n	80026d6 <follow_path+0x66>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
 80026e0:	f012 0f04 	tst.w	r2, #4
 80026e4:	d1f7      	bne.n	80026d6 <follow_path+0x66>
 80026e6:	2305      	movs	r3, #5
 80026e8:	e7f5      	b.n	80026d6 <follow_path+0x66>
				res = FR_NO_PATH; break;
 80026ea:	2305      	movs	r3, #5
 80026ec:	e7f3      	b.n	80026d6 <follow_path+0x66>

080026ee <dir_alloc>:
{
 80026ee:	b570      	push	{r4, r5, r6, lr}
 80026f0:	4604      	mov	r4, r0
 80026f2:	460e      	mov	r6, r1
	res = dir_sdi(dj, 0);
 80026f4:	2100      	movs	r1, #0
 80026f6:	f7ff fdd7 	bl	80022a8 <dir_sdi>
	if (res == FR_OK) {
 80026fa:	4602      	mov	r2, r0
 80026fc:	b9c0      	cbnz	r0, 8002730 <dir_alloc+0x42>
 80026fe:	2500      	movs	r5, #0
 8002700:	e008      	b.n	8002714 <dir_alloc+0x26>
				if (++n == nent) break;	/* A block of contiguous entry is found */
 8002702:	3501      	adds	r5, #1
 8002704:	42b5      	cmp	r5, r6
 8002706:	d013      	beq.n	8002730 <dir_alloc+0x42>
			res = dir_next(dj, 1);		/* Next entry with table stretch enabled */
 8002708:	2101      	movs	r1, #1
 800270a:	4620      	mov	r0, r4
 800270c:	f7ff fefe 	bl	800250c <dir_next>
		} while (res == FR_OK);
 8002710:	4602      	mov	r2, r0
 8002712:	b968      	cbnz	r0, 8002730 <dir_alloc+0x42>
			res = move_window(dj->fs, dj->sect);
 8002714:	6921      	ldr	r1, [r4, #16]
 8002716:	6820      	ldr	r0, [r4, #0]
 8002718:	f7ff fb12 	bl	8001d40 <move_window>
			if (res != FR_OK) break;
 800271c:	4602      	mov	r2, r0
 800271e:	b938      	cbnz	r0, 8002730 <dir_alloc+0x42>
			if (dj->dir[0] == DDE || dj->dir[0] == 0) {	/* Is it a blank entry? */
 8002720:	6963      	ldr	r3, [r4, #20]
 8002722:	781b      	ldrb	r3, [r3, #0]
 8002724:	2be5      	cmp	r3, #229	; 0xe5
 8002726:	d0ec      	beq.n	8002702 <dir_alloc+0x14>
 8002728:	2b00      	cmp	r3, #0
 800272a:	d0ea      	beq.n	8002702 <dir_alloc+0x14>
				n = 0;					/* Not a blank entry. Restart to search */
 800272c:	2500      	movs	r5, #0
 800272e:	e7eb      	b.n	8002708 <dir_alloc+0x1a>
}
 8002730:	4610      	mov	r0, r2
 8002732:	bd70      	pop	{r4, r5, r6, pc}

08002734 <dir_register>:
{
 8002734:	b538      	push	{r3, r4, r5, lr}
 8002736:	4605      	mov	r5, r0
	res = dir_alloc(dj, 1);		/* Allocate an entry for SFN */
 8002738:	2101      	movs	r1, #1
 800273a:	f7ff ffd8 	bl	80026ee <dir_alloc>
	if (res == FR_OK) {				/* Set SFN entry */
 800273e:	4604      	mov	r4, r0
 8002740:	b108      	cbz	r0, 8002746 <dir_register+0x12>
}
 8002742:	4620      	mov	r0, r4
 8002744:	bd38      	pop	{r3, r4, r5, pc}
		res = move_window(dj->fs, dj->sect);
 8002746:	6929      	ldr	r1, [r5, #16]
 8002748:	6828      	ldr	r0, [r5, #0]
 800274a:	f7ff faf9 	bl	8001d40 <move_window>
		if (res == FR_OK) {
 800274e:	4604      	mov	r4, r0
 8002750:	2800      	cmp	r0, #0
 8002752:	d1f6      	bne.n	8002742 <dir_register+0xe>
			mem_set(dj->dir, 0, SZ_DIR);	/* Clean the entry */
 8002754:	2220      	movs	r2, #32
 8002756:	2100      	movs	r1, #0
 8002758:	6968      	ldr	r0, [r5, #20]
 800275a:	f7ff f9b0 	bl	8001abe <mem_set>
			mem_cpy(dj->dir, dj->fn, 11);	/* Put SFN */
 800275e:	220b      	movs	r2, #11
 8002760:	69a9      	ldr	r1, [r5, #24]
 8002762:	6968      	ldr	r0, [r5, #20]
 8002764:	f7ff f9a1 	bl	8001aaa <mem_cpy>
			dj->fs->wflag = 1;
 8002768:	682b      	ldr	r3, [r5, #0]
 800276a:	2201      	movs	r2, #1
 800276c:	711a      	strb	r2, [r3, #4]
 800276e:	e7e8      	b.n	8002742 <dir_register+0xe>

08002770 <remove_chain>:
{
 8002770:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
 8002772:	2901      	cmp	r1, #1
 8002774:	d927      	bls.n	80027c6 <remove_chain+0x56>
 8002776:	4604      	mov	r4, r0
 8002778:	460d      	mov	r5, r1
 800277a:	6983      	ldr	r3, [r0, #24]
 800277c:	4299      	cmp	r1, r3
 800277e:	d301      	bcc.n	8002784 <remove_chain+0x14>
		res = FR_INT_ERR;
 8002780:	2702      	movs	r7, #2
 8002782:	e021      	b.n	80027c8 <remove_chain+0x58>
 8002784:	2700      	movs	r7, #0
 8002786:	e000      	b.n	800278a <remove_chain+0x1a>
 8002788:	4635      	mov	r5, r6
		while (clst < fs->n_fatent) {			/* Not a last link? */
 800278a:	69a3      	ldr	r3, [r4, #24]
 800278c:	429d      	cmp	r5, r3
 800278e:	d21b      	bcs.n	80027c8 <remove_chain+0x58>
			nxt = get_fat(fs, clst);			/* Get cluster status */
 8002790:	4629      	mov	r1, r5
 8002792:	4620      	mov	r0, r4
 8002794:	f7ff fd13 	bl	80021be <get_fat>
			if (nxt == 0) break;				/* Empty cluster? */
 8002798:	4606      	mov	r6, r0
 800279a:	b1a8      	cbz	r0, 80027c8 <remove_chain+0x58>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 800279c:	2801      	cmp	r0, #1
 800279e:	d015      	beq.n	80027cc <remove_chain+0x5c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80027a0:	f1b0 3fff 	cmp.w	r0, #4294967295
 80027a4:	d014      	beq.n	80027d0 <remove_chain+0x60>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
 80027a6:	2200      	movs	r2, #0
 80027a8:	4629      	mov	r1, r5
 80027aa:	4620      	mov	r0, r4
 80027ac:	f7ff fdc7 	bl	800233e <put_fat>
			if (res != FR_OK) break;
 80027b0:	4607      	mov	r7, r0
 80027b2:	b948      	cbnz	r0, 80027c8 <remove_chain+0x58>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
 80027b4:	6923      	ldr	r3, [r4, #16]
 80027b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027ba:	d0e5      	beq.n	8002788 <remove_chain+0x18>
				fs->free_clust++;
 80027bc:	3301      	adds	r3, #1
 80027be:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
 80027c0:	2301      	movs	r3, #1
 80027c2:	7163      	strb	r3, [r4, #5]
 80027c4:	e7e0      	b.n	8002788 <remove_chain+0x18>
		res = FR_INT_ERR;
 80027c6:	2702      	movs	r7, #2
}
 80027c8:	4638      	mov	r0, r7
 80027ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
 80027cc:	2702      	movs	r7, #2
 80027ce:	e7fb      	b.n	80027c8 <remove_chain+0x58>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
 80027d0:	2701      	movs	r7, #1
 80027d2:	e7f9      	b.n	80027c8 <remove_chain+0x58>

080027d4 <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
 80027d4:	4603      	mov	r3, r0
 80027d6:	b108      	cbz	r0, 80027dc <f_mount+0x8>
		return FR_INVALID_DRIVE;
 80027d8:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
 80027da:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
 80027dc:	4a06      	ldr	r2, [pc, #24]	; (80027f8 <f_mount+0x24>)
 80027de:	f852 2020 	ldr.w	r2, [r2, r0, lsl #2]
	if (rfs) {
 80027e2:	b102      	cbz	r2, 80027e6 <f_mount+0x12>
		rfs->fs_type = 0;		/* Clear old fs object */
 80027e4:	7010      	strb	r0, [r2, #0]
	if (fs) {
 80027e6:	b109      	cbz	r1, 80027ec <f_mount+0x18>
		fs->fs_type = 0;		/* Clear new fs object */
 80027e8:	2200      	movs	r2, #0
 80027ea:	700a      	strb	r2, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
 80027ec:	4a02      	ldr	r2, [pc, #8]	; (80027f8 <f_mount+0x24>)
 80027ee:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	return FR_OK;
 80027f2:	2000      	movs	r0, #0
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	200004ac 	.word	0x200004ac

080027fc <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 80027fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002800:	b08d      	sub	sp, #52	; 0x34
 8002802:	9101      	str	r1, [sp, #4]
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	if (!fp) return FR_INVALID_OBJECT;
 8002804:	2800      	cmp	r0, #0
 8002806:	f000 80a1 	beq.w	800294c <f_open+0x150>
 800280a:	4604      	mov	r4, r0
 800280c:	4615      	mov	r5, r2
	fp->fs = 0;			/* Clear file object */
 800280e:	2300      	movs	r3, #0
 8002810:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
 8002812:	f002 081f 	and.w	r8, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
 8002816:	f002 021e 	and.w	r2, r2, #30
 800281a:	a905      	add	r1, sp, #20
 800281c:	a801      	add	r0, sp, #4
 800281e:	f7ff fac7 	bl	8001db0 <chk_mounted>
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	if (res == FR_OK) {
 8002822:	4606      	mov	r6, r0
 8002824:	2800      	cmp	r0, #0
 8002826:	f040 8092 	bne.w	800294e <f_open+0x152>
		INIT_BUF(dj);
 800282a:	ab02      	add	r3, sp, #8
 800282c:	930b      	str	r3, [sp, #44]	; 0x2c
		res = follow_path(&dj, path);	/* Follow the file path */
 800282e:	9901      	ldr	r1, [sp, #4]
 8002830:	a805      	add	r0, sp, #20
 8002832:	f7ff ff1d 	bl	8002670 <follow_path>
		dir = dj.dir;
 8002836:	9f0a      	ldr	r7, [sp, #40]	; 0x28
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8002838:	4606      	mov	r6, r0
 800283a:	b908      	cbnz	r0, 8002840 <f_open+0x44>
			if (!dir)	/* Current dir itself */
 800283c:	2f00      	cmp	r7, #0
 800283e:	d033      	beq.n	80028a8 <f_open+0xac>
			else
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8002840:	f015 0f1c 	tst.w	r5, #28
 8002844:	d072      	beq.n	800292c <f_open+0x130>
			DWORD dw, cl;

			if (res != FR_OK) {					/* No file, create new */
 8002846:	2e00      	cmp	r6, #0
 8002848:	d035      	beq.n	80028b6 <f_open+0xba>
				if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
 800284a:	2e04      	cmp	r6, #4
 800284c:	d02e      	beq.n	80028ac <f_open+0xb0>
#if _FS_LOCK
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
#endif
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800284e:	f048 0808 	orr.w	r8, r8, #8
				dir = dj.dir;					/* New entry */
 8002852:	9f0a      	ldr	r7, [sp, #40]	; 0x28
				} else {
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
						res = FR_EXIST;
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8002854:	b916      	cbnz	r6, 800285c <f_open+0x60>
 8002856:	f018 0f08 	tst.w	r8, #8
 800285a:	d137      	bne.n	80028cc <f_open+0xd0>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
						res = FR_DENIED;
				}
			}
		}
		if (res == FR_OK) {
 800285c:	b946      	cbnz	r6, 8002870 <f_open+0x74>
			if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
 800285e:	f018 0f08 	tst.w	r8, #8
 8002862:	d001      	beq.n	8002868 <f_open+0x6c>
				mode |= FA__WRITTEN;
 8002864:	f048 0820 	orr.w	r8, r8, #32
			fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
 8002868:	9b05      	ldr	r3, [sp, #20]
 800286a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286c:	61e3      	str	r3, [r4, #28]
			fp->dir_ptr = dir;
 800286e:	6227      	str	r7, [r4, #32]
			}
		}
#endif
		FREE_BUF();

		if (res == FR_OK) {
 8002870:	2e00      	cmp	r6, #0
 8002872:	d16c      	bne.n	800294e <f_open+0x152>
			fp->flag = mode;					/* File access mode */
 8002874:	f884 8006 	strb.w	r8, [r4, #6]
			fp->sclust = ld_clust(dj.fs, dir);	/* File start cluster */
 8002878:	9d05      	ldr	r5, [sp, #20]
 800287a:	4639      	mov	r1, r7
 800287c:	4628      	mov	r0, r5
 800287e:	f7ff f93f 	bl	8001b00 <ld_clust>
 8002882:	6120      	str	r0, [r4, #16]
			fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
 8002884:	7ffa      	ldrb	r2, [r7, #31]
 8002886:	7fbb      	ldrb	r3, [r7, #30]
 8002888:	041b      	lsls	r3, r3, #16
 800288a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800288e:	7f7a      	ldrb	r2, [r7, #29]
 8002890:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002894:	7f3a      	ldrb	r2, [r7, #28]
 8002896:	4313      	orrs	r3, r2
 8002898:	60e3      	str	r3, [r4, #12]
			fp->fptr = 0;						/* File pointer */
 800289a:	2300      	movs	r3, #0
 800289c:	60a3      	str	r3, [r4, #8]
			fp->dsect = 0;
 800289e:	61a3      	str	r3, [r4, #24]
#if _USE_FASTSEEK
			fp->cltbl = 0;						/* Normal seek mode */
#endif
			fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
 80028a0:	6025      	str	r5, [r4, #0]
 80028a2:	88eb      	ldrh	r3, [r5, #6]
 80028a4:	80a3      	strh	r3, [r4, #4]
 80028a6:	e052      	b.n	800294e <f_open+0x152>
				res = FR_INVALID_NAME;
 80028a8:	2606      	movs	r6, #6
 80028aa:	e7c9      	b.n	8002840 <f_open+0x44>
					res = dir_register(&dj);
 80028ac:	a805      	add	r0, sp, #20
 80028ae:	f7ff ff41 	bl	8002734 <dir_register>
 80028b2:	4606      	mov	r6, r0
 80028b4:	e7cb      	b.n	800284e <f_open+0x52>
				if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 80028b6:	7afb      	ldrb	r3, [r7, #11]
 80028b8:	f013 0f11 	tst.w	r3, #17
 80028bc:	d104      	bne.n	80028c8 <f_open+0xcc>
					if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
 80028be:	f015 0f04 	tst.w	r5, #4
 80028c2:	d0c7      	beq.n	8002854 <f_open+0x58>
						res = FR_EXIST;
 80028c4:	2608      	movs	r6, #8
 80028c6:	e7c5      	b.n	8002854 <f_open+0x58>
					res = FR_DENIED;
 80028c8:	2607      	movs	r6, #7
 80028ca:	e7c3      	b.n	8002854 <f_open+0x58>
				dw = get_fattime();					/* Created time */
 80028cc:	f7ff f8c8 	bl	8001a60 <get_fattime>
				ST_DWORD(dir+DIR_CrtTime, dw);
 80028d0:	73b8      	strb	r0, [r7, #14]
 80028d2:	f3c0 2307 	ubfx	r3, r0, #8, #8
 80028d6:	73fb      	strb	r3, [r7, #15]
 80028d8:	f3c0 4307 	ubfx	r3, r0, #16, #8
 80028dc:	743b      	strb	r3, [r7, #16]
 80028de:	0e00      	lsrs	r0, r0, #24
 80028e0:	7478      	strb	r0, [r7, #17]
				dir[DIR_Attr] = 0;					/* Reset attribute */
 80028e2:	2500      	movs	r5, #0
 80028e4:	72fd      	strb	r5, [r7, #11]
				ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
 80028e6:	773d      	strb	r5, [r7, #28]
 80028e8:	777d      	strb	r5, [r7, #29]
 80028ea:	77bd      	strb	r5, [r7, #30]
 80028ec:	77fd      	strb	r5, [r7, #31]
				cl = ld_clust(dj.fs, dir);			/* Get start cluster */
 80028ee:	4639      	mov	r1, r7
 80028f0:	9805      	ldr	r0, [sp, #20]
 80028f2:	f7ff f905 	bl	8001b00 <ld_clust>
 80028f6:	4681      	mov	r9, r0
				st_clust(dir, 0);					/* cluster = 0 */
 80028f8:	4629      	mov	r1, r5
 80028fa:	4638      	mov	r0, r7
 80028fc:	f7ff f910 	bl	8001b20 <st_clust>
				dj.fs->wflag = 1;
 8002900:	9805      	ldr	r0, [sp, #20]
 8002902:	2301      	movs	r3, #1
 8002904:	7103      	strb	r3, [r0, #4]
				if (cl) {							/* Remove the cluster chain if exist */
 8002906:	f1b9 0f00 	cmp.w	r9, #0
 800290a:	d0a7      	beq.n	800285c <f_open+0x60>
					dw = dj.fs->winsect;
 800290c:	6b05      	ldr	r5, [r0, #48]	; 0x30
					res = remove_chain(dj.fs, cl);
 800290e:	4649      	mov	r1, r9
 8002910:	f7ff ff2e 	bl	8002770 <remove_chain>
					if (res == FR_OK) {
 8002914:	4606      	mov	r6, r0
 8002916:	2800      	cmp	r0, #0
 8002918:	d1a0      	bne.n	800285c <f_open+0x60>
						dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
 800291a:	9805      	ldr	r0, [sp, #20]
 800291c:	f109 33ff 	add.w	r3, r9, #4294967295
 8002920:	60c3      	str	r3, [r0, #12]
						res = move_window(dj.fs, dw);
 8002922:	4629      	mov	r1, r5
 8002924:	f7ff fa0c 	bl	8001d40 <move_window>
 8002928:	4606      	mov	r6, r0
 800292a:	e797      	b.n	800285c <f_open+0x60>
			if (res == FR_OK) {						/* Follow succeeded */
 800292c:	2e00      	cmp	r6, #0
 800292e:	d195      	bne.n	800285c <f_open+0x60>
				if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
 8002930:	7afb      	ldrb	r3, [r7, #11]
 8002932:	f013 0f10 	tst.w	r3, #16
 8002936:	d107      	bne.n	8002948 <f_open+0x14c>
					if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
 8002938:	f015 0f02 	tst.w	r5, #2
 800293c:	d08e      	beq.n	800285c <f_open+0x60>
 800293e:	f013 0f01 	tst.w	r3, #1
 8002942:	d08b      	beq.n	800285c <f_open+0x60>
						res = FR_DENIED;
 8002944:	2607      	movs	r6, #7
 8002946:	e789      	b.n	800285c <f_open+0x60>
					res = FR_NO_FILE;
 8002948:	2604      	movs	r6, #4
 800294a:	e787      	b.n	800285c <f_open+0x60>
	if (!fp) return FR_INVALID_OBJECT;
 800294c:	2609      	movs	r6, #9
		}
	}

	LEAVE_FF(dj.fs, res);
}
 800294e:	4630      	mov	r0, r6
 8002950:	b00d      	add	sp, #52	; 0x34
 8002952:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002956 <f_write>:
	FIL *fp,			/* Pointer to the file object */
	const void *buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT *bw			/* Pointer to number of bytes written */
)
{
 8002956:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800295a:	b083      	sub	sp, #12
 800295c:	4604      	mov	r4, r0
 800295e:	4688      	mov	r8, r1
 8002960:	4616      	mov	r6, r2
 8002962:	4699      	mov	r9, r3
	UINT wcnt, cc;
	const BYTE *wbuff = (const BYTE*)buff;
	BYTE csect;


	*bw = 0;	/* Clear write byte counter */
 8002964:	2300      	movs	r3, #0
 8002966:	f8c9 3000 	str.w	r3, [r9]

	res = validate(fp);						/* Check validity */
 800296a:	f7ff fa04 	bl	8001d76 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 800296e:	9001      	str	r0, [sp, #4]
 8002970:	2800      	cmp	r0, #0
 8002972:	f040 80de 	bne.w	8002b32 <f_write+0x1dc>
	if (fp->flag & FA__ERROR)				/* Aborted file? */
 8002976:	79a3      	ldrb	r3, [r4, #6]
 8002978:	f013 0f80 	tst.w	r3, #128	; 0x80
 800297c:	f040 80d7 	bne.w	8002b2e <f_write+0x1d8>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_WRITE))				/* Check access mode */
 8002980:	f013 0f02 	tst.w	r3, #2
 8002984:	d102      	bne.n	800298c <f_write+0x36>
		LEAVE_FF(fp->fs, FR_DENIED);
 8002986:	2307      	movs	r3, #7
 8002988:	9301      	str	r3, [sp, #4]
 800298a:	e0d2      	b.n	8002b32 <f_write+0x1dc>
	if ((DWORD)(fp->fsize + btw) < fp->fsize) btw = 0;	/* File size cannot reach 4GB */
 800298c:	68e3      	ldr	r3, [r4, #12]
 800298e:	42f3      	cmn	r3, r6
 8002990:	d370      	bcc.n	8002a74 <f_write+0x11e>
 8002992:	2600      	movs	r6, #0
 8002994:	e06e      	b.n	8002a74 <f_write+0x11e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
			if (!csect) {					/* On the cluster boundary? */
				if (fp->fptr == 0) {		/* On the top of the file? */
					clst = fp->sclust;		/* Follow from the origin */
					if (clst == 0)			/* When no cluster is allocated, */
						fp->sclust = clst = create_chain(fp->fs, 0);	/* Create a new cluster chain */
 8002996:	2100      	movs	r1, #0
 8002998:	f7ff fd5f 	bl	800245a <create_chain>
 800299c:	4603      	mov	r3, r0
 800299e:	6120      	str	r0, [r4, #16]
 80029a0:	e07c      	b.n	8002a9c <f_write+0x146>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = create_chain(fp->fs, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80029a2:	6961      	ldr	r1, [r4, #20]
 80029a4:	f7ff fd59 	bl	800245a <create_chain>
 80029a8:	4603      	mov	r3, r0
 80029aa:	e077      	b.n	8002a9c <f_write+0x146>
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 80029ac:	79a3      	ldrb	r3, [r4, #6]
 80029ae:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029b2:	71a3      	strb	r3, [r4, #6]
 80029b4:	2302      	movs	r3, #2
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	e0bb      	b.n	8002b32 <f_write+0x1dc>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 80029ba:	79a3      	ldrb	r3, [r4, #6]
 80029bc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029c0:	71a3      	strb	r3, [r4, #6]
 80029c2:	2301      	movs	r3, #1
 80029c4:	9301      	str	r3, [sp, #4]
 80029c6:	e0b4      	b.n	8002b32 <f_write+0x1dc>
#if _FS_TINY
			if (fp->fs->winsect == fp->dsect && sync_window(fp->fs))	/* Write-back sector cache */
				ABORT(fp->fs, FR_DISK_ERR);
#else
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 80029c8:	4621      	mov	r1, r4
 80029ca:	f851 0b24 	ldr.w	r0, [r1], #36
 80029ce:	2301      	movs	r3, #1
 80029d0:	69a2      	ldr	r2, [r4, #24]
 80029d2:	7840      	ldrb	r0, [r0, #1]
 80029d4:	f7ff f822 	bl	8001a1c <disk_write>
 80029d8:	b920      	cbnz	r0, 80029e4 <f_write+0x8e>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 80029da:	79a3      	ldrb	r3, [r4, #6]
 80029dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80029e0:	71a3      	strb	r3, [r4, #6]
 80029e2:	e067      	b.n	8002ab4 <f_write+0x15e>
					ABORT(fp->fs, FR_DISK_ERR);
 80029e4:	79a3      	ldrb	r3, [r4, #6]
 80029e6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029ea:	71a3      	strb	r3, [r4, #6]
 80029ec:	2301      	movs	r3, #1
 80029ee:	9301      	str	r3, [sp, #4]
 80029f0:	e09f      	b.n	8002b32 <f_write+0x1dc>
			}
#endif
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 80029f2:	79a3      	ldrb	r3, [r4, #6]
 80029f4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80029f8:	71a3      	strb	r3, [r4, #6]
 80029fa:	2302      	movs	r3, #2
 80029fc:	9301      	str	r3, [sp, #4]
 80029fe:	e098      	b.n	8002b32 <f_write+0x1dc>
			cc = btw / SS(fp->fs);			/* When remaining bytes >= sector size, */
			if (cc) {						/* Write maximum contiguous sectors directly */
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
					cc = fp->fs->csize - csect;
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
 8002a00:	79a3      	ldrb	r3, [r4, #6]
 8002a02:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002a06:	71a3      	strb	r3, [r4, #6]
 8002a08:	2301      	movs	r3, #1
 8002a0a:	9301      	str	r3, [sp, #4]
 8002a0c:	e091      	b.n	8002b32 <f_write+0x1dc>
					mem_cpy(fp->fs->win, wbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), SS(fp->fs));
					fp->fs->wflag = 0;
				}
#else
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fp->buf, wbuff + ((fp->dsect - sect) * SS(fp->fs)), SS(fp->fs));
 8002a0e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a12:	eb08 2141 	add.w	r1, r8, r1, lsl #9
 8002a16:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8002a1a:	f7ff f846 	bl	8001aaa <mem_cpy>
					fp->flag &= ~FA__DIRTY;
 8002a1e:	79a3      	ldrb	r3, [r4, #6]
 8002a20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002a24:	71a3      	strb	r3, [r4, #6]
 8002a26:	e065      	b.n	8002af4 <f_write+0x19e>
			if (fp->fptr >= fp->fsize) {	/* Avoid silly cache filling at growing edge */
				if (sync_window(fp->fs)) ABORT(fp->fs, FR_DISK_ERR);
				fp->fs->winsect = sect;
			}
#else
			if (fp->dsect != sect) {		/* Fill sector cache with file data */
 8002a28:	69a3      	ldr	r3, [r4, #24]
 8002a2a:	459b      	cmp	fp, r3
 8002a2c:	d003      	beq.n	8002a36 <f_write+0xe0>
				if (fp->fptr < fp->fsize &&
 8002a2e:	68a2      	ldr	r2, [r4, #8]
 8002a30:	68e3      	ldr	r3, [r4, #12]
 8002a32:	429a      	cmp	r2, r3
 8002a34:	d360      	bcc.n	8002af8 <f_write+0x1a2>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
						ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
 8002a36:	f8c4 b018 	str.w	fp, [r4, #24]
		}
		wcnt = SS(fp->fs) - ((UINT)fp->fptr % SS(fp->fs));/* Put partial sector into file I/O buffer */
 8002a3a:	68a0      	ldr	r0, [r4, #8]
 8002a3c:	f3c0 0008 	ubfx	r0, r0, #0, #9
 8002a40:	f5c0 7500 	rsb	r5, r0, #512	; 0x200
		if (wcnt > btw) wcnt = btw;
 8002a44:	42ae      	cmp	r6, r5
 8002a46:	d200      	bcs.n	8002a4a <f_write+0xf4>
 8002a48:	4635      	mov	r5, r6
		if (move_window(fp->fs, fp->dsect))	/* Move sector window */
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(&fp->fs->win[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
		fp->fs->wflag = 1;
#else
		mem_cpy(&fp->buf[fp->fptr % SS(fp->fs)], wbuff, wcnt);	/* Fit partial sector */
 8002a4a:	3020      	adds	r0, #32
 8002a4c:	4420      	add	r0, r4
 8002a4e:	462a      	mov	r2, r5
 8002a50:	4641      	mov	r1, r8
 8002a52:	3004      	adds	r0, #4
 8002a54:	f7ff f829 	bl	8001aaa <mem_cpy>
		fp->flag |= FA__DIRTY;
 8002a58:	79a3      	ldrb	r3, [r4, #6]
 8002a5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002a5e:	71a3      	strb	r3, [r4, #6]
		wbuff += wcnt, fp->fptr += wcnt, *bw += wcnt, btw -= wcnt) {
 8002a60:	44a8      	add	r8, r5
 8002a62:	68a3      	ldr	r3, [r4, #8]
 8002a64:	442b      	add	r3, r5
 8002a66:	60a3      	str	r3, [r4, #8]
 8002a68:	f8d9 3000 	ldr.w	r3, [r9]
 8002a6c:	442b      	add	r3, r5
 8002a6e:	f8c9 3000 	str.w	r3, [r9]
 8002a72:	1b76      	subs	r6, r6, r5
	for ( ;  btw;							/* Repeat until all data written */
 8002a74:	2e00      	cmp	r6, #0
 8002a76:	d050      	beq.n	8002b1a <f_write+0x1c4>
		if ((fp->fptr % SS(fp->fs)) == 0) {	/* On the sector boundary? */
 8002a78:	68a3      	ldr	r3, [r4, #8]
 8002a7a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8002a7e:	2a00      	cmp	r2, #0
 8002a80:	d1db      	bne.n	8002a3a <f_write+0xe4>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
 8002a82:	6820      	ldr	r0, [r4, #0]
 8002a84:	7887      	ldrb	r7, [r0, #2]
 8002a86:	3f01      	subs	r7, #1
 8002a88:	b2ff      	uxtb	r7, r7
			if (!csect) {					/* On the cluster boundary? */
 8002a8a:	ea17 2753 	ands.w	r7, r7, r3, lsr #9
 8002a8e:	d10d      	bne.n	8002aac <f_write+0x156>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d186      	bne.n	80029a2 <f_write+0x4c>
					clst = fp->sclust;		/* Follow from the origin */
 8002a94:	6923      	ldr	r3, [r4, #16]
					if (clst == 0)			/* When no cluster is allocated, */
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	f43f af7d 	beq.w	8002996 <f_write+0x40>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d03c      	beq.n	8002b1a <f_write+0x1c4>
				if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002aa0:	2b01      	cmp	r3, #1
 8002aa2:	d083      	beq.n	80029ac <f_write+0x56>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002aa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002aa8:	d087      	beq.n	80029ba <f_write+0x64>
				fp->clust = clst;			/* Update current cluster */
 8002aaa:	6163      	str	r3, [r4, #20]
			if (fp->flag & FA__DIRTY) {		/* Write-back sector cache */
 8002aac:	79a3      	ldrb	r3, [r4, #6]
 8002aae:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002ab2:	d189      	bne.n	80029c8 <f_write+0x72>
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
 8002ab4:	f8d4 a000 	ldr.w	sl, [r4]
 8002ab8:	6961      	ldr	r1, [r4, #20]
 8002aba:	4650      	mov	r0, sl
 8002abc:	f7ff fb73 	bl	80021a6 <clust2sect>
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
 8002ac0:	4683      	mov	fp, r0
 8002ac2:	2800      	cmp	r0, #0
 8002ac4:	d095      	beq.n	80029f2 <f_write+0x9c>
			sect += csect;
 8002ac6:	44bb      	add	fp, r7
			if (cc) {						/* Write maximum contiguous sectors directly */
 8002ac8:	0a75      	lsrs	r5, r6, #9
 8002aca:	d0ad      	beq.n	8002a28 <f_write+0xd2>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
 8002acc:	197b      	adds	r3, r7, r5
 8002ace:	f89a 2002 	ldrb.w	r2, [sl, #2]
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d900      	bls.n	8002ad8 <f_write+0x182>
					cc = fp->fs->csize - csect;
 8002ad6:	1bd5      	subs	r5, r2, r7
				if (disk_write(fp->fs->drv, wbuff, sect, (BYTE)cc) != RES_OK)
 8002ad8:	b2eb      	uxtb	r3, r5
 8002ada:	465a      	mov	r2, fp
 8002adc:	4641      	mov	r1, r8
 8002ade:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8002ae2:	f7fe ff9b 	bl	8001a1c <disk_write>
 8002ae6:	2800      	cmp	r0, #0
 8002ae8:	d18a      	bne.n	8002a00 <f_write+0xaa>
				if (fp->dsect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8002aea:	69a1      	ldr	r1, [r4, #24]
 8002aec:	eba1 010b 	sub.w	r1, r1, fp
 8002af0:	428d      	cmp	r5, r1
 8002af2:	d88c      	bhi.n	8002a0e <f_write+0xb8>
				wcnt = SS(fp->fs) * cc;		/* Number of bytes transferred */
 8002af4:	026d      	lsls	r5, r5, #9
				continue;
 8002af6:	e7b3      	b.n	8002a60 <f_write+0x10a>
					disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)
 8002af8:	2301      	movs	r3, #1
 8002afa:	465a      	mov	r2, fp
 8002afc:	f104 0124 	add.w	r1, r4, #36	; 0x24
 8002b00:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8002b04:	f7fe ff68 	bl	80019d8 <disk_read>
				if (fp->fptr < fp->fsize &&
 8002b08:	2800      	cmp	r0, #0
 8002b0a:	d094      	beq.n	8002a36 <f_write+0xe0>
						ABORT(fp->fs, FR_DISK_ERR);
 8002b0c:	79a3      	ldrb	r3, [r4, #6]
 8002b0e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002b12:	71a3      	strb	r3, [r4, #6]
 8002b14:	2301      	movs	r3, #1
 8002b16:	9301      	str	r3, [sp, #4]
 8002b18:	e00b      	b.n	8002b32 <f_write+0x1dc>
#endif
	}

	if (fp->fptr > fp->fsize) fp->fsize = fp->fptr;	/* Update file size if needed */
 8002b1a:	68a3      	ldr	r3, [r4, #8]
 8002b1c:	68e2      	ldr	r2, [r4, #12]
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d900      	bls.n	8002b24 <f_write+0x1ce>
 8002b22:	60e3      	str	r3, [r4, #12]
	fp->flag |= FA__WRITTEN;						/* Set file change flag */
 8002b24:	79a3      	ldrb	r3, [r4, #6]
 8002b26:	f043 0320 	orr.w	r3, r3, #32
 8002b2a:	71a3      	strb	r3, [r4, #6]

	LEAVE_FF(fp->fs, FR_OK);
 8002b2c:	e001      	b.n	8002b32 <f_write+0x1dc>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8002b2e:	2302      	movs	r3, #2
 8002b30:	9301      	str	r3, [sp, #4]
}
 8002b32:	9801      	ldr	r0, [sp, #4]
 8002b34:	b003      	add	sp, #12
 8002b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002b3a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
 8002b3a:	b538      	push	{r3, r4, r5, lr}
 8002b3c:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tm;
	BYTE *dir;


	res = validate(fp);					/* Check validity of the object */
 8002b3e:	f7ff f91a 	bl	8001d76 <validate>
	if (res == FR_OK) {
 8002b42:	4603      	mov	r3, r0
 8002b44:	b9d0      	cbnz	r0, 8002b7c <f_sync+0x42>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
 8002b46:	79a2      	ldrb	r2, [r4, #6]
 8002b48:	f012 0f20 	tst.w	r2, #32
 8002b4c:	d016      	beq.n	8002b7c <f_sync+0x42>
#if !_FS_TINY	/* Write-back dirty buffer */
			if (fp->flag & FA__DIRTY) {
 8002b4e:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002b52:	d00d      	beq.n	8002b70 <f_sync+0x36>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8002b54:	4621      	mov	r1, r4
 8002b56:	f851 0b24 	ldr.w	r0, [r1], #36
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	69a2      	ldr	r2, [r4, #24]
 8002b5e:	7840      	ldrb	r0, [r0, #1]
 8002b60:	f7fe ff5c 	bl	8001a1c <disk_write>
 8002b64:	2800      	cmp	r0, #0
 8002b66:	d137      	bne.n	8002bd8 <f_sync+0x9e>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8002b68:	79a3      	ldrb	r3, [r4, #6]
 8002b6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b6e:	71a3      	strb	r3, [r4, #6]
			}
#endif
			/* Update the directory entry */
			res = move_window(fp->fs, fp->dir_sect);
 8002b70:	69e1      	ldr	r1, [r4, #28]
 8002b72:	6820      	ldr	r0, [r4, #0]
 8002b74:	f7ff f8e4 	bl	8001d40 <move_window>
			if (res == FR_OK) {
 8002b78:	4603      	mov	r3, r0
 8002b7a:	b108      	cbz	r0, 8002b80 <f_sync+0x46>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	bd38      	pop	{r3, r4, r5, pc}
				dir = fp->dir_ptr;
 8002b80:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
 8002b82:	7aeb      	ldrb	r3, [r5, #11]
 8002b84:	f043 0320 	orr.w	r3, r3, #32
 8002b88:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
 8002b8a:	7b23      	ldrb	r3, [r4, #12]
 8002b8c:	772b      	strb	r3, [r5, #28]
 8002b8e:	89a3      	ldrh	r3, [r4, #12]
 8002b90:	0a1b      	lsrs	r3, r3, #8
 8002b92:	776b      	strb	r3, [r5, #29]
 8002b94:	7ba3      	ldrb	r3, [r4, #14]
 8002b96:	77ab      	strb	r3, [r5, #30]
 8002b98:	7be3      	ldrb	r3, [r4, #15]
 8002b9a:	77eb      	strb	r3, [r5, #31]
				st_clust(dir, fp->sclust);					/* Update start cluster */
 8002b9c:	6921      	ldr	r1, [r4, #16]
 8002b9e:	4628      	mov	r0, r5
 8002ba0:	f7fe ffbe 	bl	8001b20 <st_clust>
				tm = get_fattime();							/* Update updated time */
 8002ba4:	f7fe ff5c 	bl	8001a60 <get_fattime>
				ST_DWORD(dir+DIR_WrtTime, tm);
 8002ba8:	75a8      	strb	r0, [r5, #22]
 8002baa:	f3c0 2307 	ubfx	r3, r0, #8, #8
 8002bae:	75eb      	strb	r3, [r5, #23]
 8002bb0:	f3c0 4307 	ubfx	r3, r0, #16, #8
 8002bb4:	762b      	strb	r3, [r5, #24]
 8002bb6:	0e00      	lsrs	r0, r0, #24
 8002bb8:	7668      	strb	r0, [r5, #25]
				ST_WORD(dir+DIR_LstAccDate, 0);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	74ab      	strb	r3, [r5, #18]
 8002bbe:	74eb      	strb	r3, [r5, #19]
				fp->flag &= ~FA__WRITTEN;
 8002bc0:	79a3      	ldrb	r3, [r4, #6]
 8002bc2:	f023 0320 	bic.w	r3, r3, #32
 8002bc6:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
 8002bc8:	6823      	ldr	r3, [r4, #0]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	711a      	strb	r2, [r3, #4]
				res = sync_fs(fp->fs);
 8002bce:	6820      	ldr	r0, [r4, #0]
 8002bd0:	f7ff fa8c 	bl	80020ec <sync_fs>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	e7d1      	b.n	8002b7c <f_sync+0x42>
					LEAVE_FF(fp->fs, FR_DISK_ERR);
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e7cf      	b.n	8002b7c <f_sync+0x42>

08002bdc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
 8002bdc:	b510      	push	{r4, lr}
 8002bde:	4604      	mov	r4, r0
#endif
		if (res == FR_OK) fp->fs = 0;	/* Discard file object */
		LEAVE_FF(fs, res);
	}
#else
	res = f_sync(fp);		/* Flush cached data */
 8002be0:	f7ff ffab 	bl	8002b3a <f_sync>
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
 8002be4:	4603      	mov	r3, r0
 8002be6:	b908      	cbnz	r0, 8002bec <f_close+0x10>
 8002be8:	2200      	movs	r2, #0
 8002bea:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
 8002bec:	4618      	mov	r0, r3
 8002bee:	bd10      	pop	{r4, pc}

08002bf0 <f_lseek>:

FRESULT f_lseek (
	FIL *fp,		/* Pointer to the file object */
	DWORD ofs		/* File pointer from top of file */
)
{
 8002bf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	460d      	mov	r5, r1
	FRESULT res;


	res = validate(fp);					/* Check validity of the object */
 8002bf8:	f7ff f8bd 	bl	8001d76 <validate>
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
 8002bfc:	4680      	mov	r8, r0
 8002bfe:	2800      	cmp	r0, #0
 8002c00:	f040 80c6 	bne.w	8002d90 <f_lseek+0x1a0>
	if (fp->flag & FA__ERROR)			/* Check abort flag */
 8002c04:	79a3      	ldrb	r3, [r4, #6]
 8002c06:	f013 0f80 	tst.w	r3, #128	; 0x80
 8002c0a:	f040 80bf 	bne.w	8002d8c <f_lseek+0x19c>

	/* Normal Seek */
	{
		DWORD clst, bcs, nsect, ifptr;

		if (ofs > fp->fsize					/* In read-only mode, clip offset with the file size */
 8002c0e:	68e2      	ldr	r2, [r4, #12]
 8002c10:	42aa      	cmp	r2, r5
 8002c12:	d203      	bcs.n	8002c1c <f_lseek+0x2c>
#if !_FS_READONLY
			 && !(fp->flag & FA_WRITE)
 8002c14:	f013 0f02 	tst.w	r3, #2
 8002c18:	d100      	bne.n	8002c1c <f_lseek+0x2c>
#endif
			) ofs = fp->fsize;
 8002c1a:	4615      	mov	r5, r2

		ifptr = fp->fptr;
 8002c1c:	68a6      	ldr	r6, [r4, #8]
		fp->fptr = nsect = 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	60a3      	str	r3, [r4, #8]
		if (ofs) {
 8002c22:	b1cd      	cbz	r5, 8002c58 <f_lseek+0x68>
			bcs = (DWORD)fp->fs->csize * SS(fp->fs);	/* Cluster size (byte) */
 8002c24:	6820      	ldr	r0, [r4, #0]
 8002c26:	7887      	ldrb	r7, [r0, #2]
 8002c28:	027f      	lsls	r7, r7, #9
			if (ifptr > 0 &&
 8002c2a:	b16e      	cbz	r6, 8002c48 <f_lseek+0x58>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8002c2c:	1e6b      	subs	r3, r5, #1
 8002c2e:	fbb3 f3f7 	udiv	r3, r3, r7
 8002c32:	3e01      	subs	r6, #1
 8002c34:	fbb6 f2f7 	udiv	r2, r6, r7
			if (ifptr > 0 &&
 8002c38:	4293      	cmp	r3, r2
 8002c3a:	d305      	bcc.n	8002c48 <f_lseek+0x58>
				fp->fptr = (ifptr - 1) & ~(bcs - 1);	/* start from the current cluster */
 8002c3c:	427b      	negs	r3, r7
 8002c3e:	401e      	ands	r6, r3
 8002c40:	60a6      	str	r6, [r4, #8]
				ofs -= fp->fptr;
 8002c42:	1bae      	subs	r6, r5, r6
				clst = fp->clust;
 8002c44:	6965      	ldr	r5, [r4, #20]
 8002c46:	e005      	b.n	8002c54 <f_lseek+0x64>
			} else {									/* When seek to back cluster, */
				clst = fp->sclust;						/* start from the first cluster */
 8002c48:	6923      	ldr	r3, [r4, #16]
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d031      	beq.n	8002cb2 <f_lseek+0xc2>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
					fp->sclust = clst;
				}
#endif
				fp->clust = clst;
 8002c4e:	6163      	str	r3, [r4, #20]
 8002c50:	462e      	mov	r6, r5
 8002c52:	461d      	mov	r5, r3
			}
			if (clst != 0) {
 8002c54:	2d00      	cmp	r5, #0
 8002c56:	d158      	bne.n	8002d0a <f_lseek+0x11a>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
					nsect += ofs / SS(fp->fs);
				}
			}
		}
		if (fp->fptr % SS(fp->fs) && nsect != fp->dsect) {	/* Fill sector cache if needed */
 8002c58:	68a3      	ldr	r3, [r4, #8]
 8002c5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c5e:	b1f3      	cbz	r3, 8002c9e <f_lseek+0xae>
 8002c60:	69a2      	ldr	r2, [r4, #24]
 8002c62:	4295      	cmp	r5, r2
 8002c64:	d01b      	beq.n	8002c9e <f_lseek+0xae>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA__DIRTY) {			/* Write-back dirty sector cache */
 8002c66:	79a3      	ldrb	r3, [r4, #6]
 8002c68:	f013 0f40 	tst.w	r3, #64	; 0x40
 8002c6c:	d00c      	beq.n	8002c88 <f_lseek+0x98>
				if (disk_write(fp->fs->drv, fp->buf, fp->dsect, 1) != RES_OK)
 8002c6e:	4621      	mov	r1, r4
 8002c70:	f851 0b24 	ldr.w	r0, [r1], #36
 8002c74:	2301      	movs	r3, #1
 8002c76:	7840      	ldrb	r0, [r0, #1]
 8002c78:	f7fe fed0 	bl	8001a1c <disk_write>
 8002c7c:	2800      	cmp	r0, #0
 8002c7e:	d177      	bne.n	8002d70 <f_lseek+0x180>
					ABORT(fp->fs, FR_DISK_ERR);
				fp->flag &= ~FA__DIRTY;
 8002c80:	79a3      	ldrb	r3, [r4, #6]
 8002c82:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002c86:	71a3      	strb	r3, [r4, #6]
			}
#endif
			if (disk_read(fp->fs->drv, fp->buf, nsect, 1) != RES_OK)	/* Fill sector cache */
 8002c88:	4621      	mov	r1, r4
 8002c8a:	f851 0b24 	ldr.w	r0, [r1], #36
 8002c8e:	2301      	movs	r3, #1
 8002c90:	462a      	mov	r2, r5
 8002c92:	7840      	ldrb	r0, [r0, #1]
 8002c94:	f7fe fea0 	bl	80019d8 <disk_read>
 8002c98:	2800      	cmp	r0, #0
 8002c9a:	d170      	bne.n	8002d7e <f_lseek+0x18e>
				ABORT(fp->fs, FR_DISK_ERR);
#endif
			fp->dsect = nsect;
 8002c9c:	61a5      	str	r5, [r4, #24]
		}
#if !_FS_READONLY
		if (fp->fptr > fp->fsize) {			/* Set file change flag if the file size is extended */
 8002c9e:	68a3      	ldr	r3, [r4, #8]
 8002ca0:	68e2      	ldr	r2, [r4, #12]
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d974      	bls.n	8002d90 <f_lseek+0x1a0>
			fp->fsize = fp->fptr;
 8002ca6:	60e3      	str	r3, [r4, #12]
			fp->flag |= FA__WRITTEN;
 8002ca8:	79a3      	ldrb	r3, [r4, #6]
 8002caa:	f043 0320 	orr.w	r3, r3, #32
 8002cae:	71a3      	strb	r3, [r4, #6]
 8002cb0:	e06e      	b.n	8002d90 <f_lseek+0x1a0>
					clst = create_chain(fp->fs, 0);
 8002cb2:	2100      	movs	r1, #0
 8002cb4:	f7ff fbd1 	bl	800245a <create_chain>
 8002cb8:	4603      	mov	r3, r0
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002cba:	2801      	cmp	r0, #1
 8002cbc:	d004      	beq.n	8002cc8 <f_lseek+0xd8>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002cbe:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002cc2:	d008      	beq.n	8002cd6 <f_lseek+0xe6>
					fp->sclust = clst;
 8002cc4:	6120      	str	r0, [r4, #16]
 8002cc6:	e7c2      	b.n	8002c4e <f_lseek+0x5e>
					if (clst == 1) ABORT(fp->fs, FR_INT_ERR);
 8002cc8:	79a3      	ldrb	r3, [r4, #6]
 8002cca:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002cce:	71a3      	strb	r3, [r4, #6]
 8002cd0:	f04f 0802 	mov.w	r8, #2
 8002cd4:	e05c      	b.n	8002d90 <f_lseek+0x1a0>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002cd6:	79a3      	ldrb	r3, [r4, #6]
 8002cd8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002cdc:	71a3      	strb	r3, [r4, #6]
 8002cde:	f04f 0801 	mov.w	r8, #1
 8002ce2:	e055      	b.n	8002d90 <f_lseek+0x1a0>
						clst = get_fat(fp->fs, clst);	/* Follow cluster chain if not in write mode */
 8002ce4:	4629      	mov	r1, r5
 8002ce6:	6820      	ldr	r0, [r4, #0]
 8002ce8:	f7ff fa69 	bl	80021be <get_fat>
 8002cec:	4605      	mov	r5, r0
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002cee:	f1b5 3fff 	cmp.w	r5, #4294967295
 8002cf2:	d02a      	beq.n	8002d4a <f_lseek+0x15a>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8002cf4:	2d01      	cmp	r5, #1
 8002cf6:	d92f      	bls.n	8002d58 <f_lseek+0x168>
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	699b      	ldr	r3, [r3, #24]
 8002cfc:	429d      	cmp	r5, r3
 8002cfe:	d22b      	bcs.n	8002d58 <f_lseek+0x168>
					fp->clust = clst;
 8002d00:	6165      	str	r5, [r4, #20]
					fp->fptr += bcs;
 8002d02:	68a3      	ldr	r3, [r4, #8]
 8002d04:	443b      	add	r3, r7
 8002d06:	60a3      	str	r3, [r4, #8]
					ofs -= bcs;
 8002d08:	1bf6      	subs	r6, r6, r7
				while (ofs > bcs) {						/* Cluster following loop */
 8002d0a:	42be      	cmp	r6, r7
 8002d0c:	d90b      	bls.n	8002d26 <f_lseek+0x136>
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8002d0e:	79a3      	ldrb	r3, [r4, #6]
 8002d10:	f013 0f02 	tst.w	r3, #2
 8002d14:	d0e6      	beq.n	8002ce4 <f_lseek+0xf4>
						clst = create_chain(fp->fs, clst);	/* Force stretch if in write mode */
 8002d16:	4629      	mov	r1, r5
 8002d18:	6820      	ldr	r0, [r4, #0]
 8002d1a:	f7ff fb9e 	bl	800245a <create_chain>
						if (clst == 0) {				/* When disk gets full, clip file size */
 8002d1e:	4605      	mov	r5, r0
 8002d20:	2800      	cmp	r0, #0
 8002d22:	d1e4      	bne.n	8002cee <f_lseek+0xfe>
							ofs = bcs; break;
 8002d24:	463e      	mov	r6, r7
				fp->fptr += ofs;
 8002d26:	68a3      	ldr	r3, [r4, #8]
 8002d28:	4433      	add	r3, r6
 8002d2a:	60a3      	str	r3, [r4, #8]
				if (ofs % SS(fp->fs)) {
 8002d2c:	f3c6 0308 	ubfx	r3, r6, #0, #9
 8002d30:	b1e3      	cbz	r3, 8002d6c <f_lseek+0x17c>
					nsect = clust2sect(fp->fs, clst);	/* Current sector */
 8002d32:	4629      	mov	r1, r5
 8002d34:	6820      	ldr	r0, [r4, #0]
 8002d36:	f7ff fa36 	bl	80021a6 <clust2sect>
					if (!nsect) ABORT(fp->fs, FR_INT_ERR);
 8002d3a:	b9a0      	cbnz	r0, 8002d66 <f_lseek+0x176>
 8002d3c:	79a3      	ldrb	r3, [r4, #6]
 8002d3e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d42:	71a3      	strb	r3, [r4, #6]
 8002d44:	f04f 0802 	mov.w	r8, #2
 8002d48:	e022      	b.n	8002d90 <f_lseek+0x1a0>
					if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
 8002d4a:	79a3      	ldrb	r3, [r4, #6]
 8002d4c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d50:	71a3      	strb	r3, [r4, #6]
 8002d52:	f04f 0801 	mov.w	r8, #1
 8002d56:	e01b      	b.n	8002d90 <f_lseek+0x1a0>
					if (clst <= 1 || clst >= fp->fs->n_fatent) ABORT(fp->fs, FR_INT_ERR);
 8002d58:	79a3      	ldrb	r3, [r4, #6]
 8002d5a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d5e:	71a3      	strb	r3, [r4, #6]
 8002d60:	f04f 0802 	mov.w	r8, #2
 8002d64:	e014      	b.n	8002d90 <f_lseek+0x1a0>
					nsect += ofs / SS(fp->fs);
 8002d66:	eb00 2556 	add.w	r5, r0, r6, lsr #9
 8002d6a:	e775      	b.n	8002c58 <f_lseek+0x68>
		fp->fptr = nsect = 0;
 8002d6c:	2500      	movs	r5, #0
 8002d6e:	e773      	b.n	8002c58 <f_lseek+0x68>
					ABORT(fp->fs, FR_DISK_ERR);
 8002d70:	79a3      	ldrb	r3, [r4, #6]
 8002d72:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d76:	71a3      	strb	r3, [r4, #6]
 8002d78:	f04f 0801 	mov.w	r8, #1
 8002d7c:	e008      	b.n	8002d90 <f_lseek+0x1a0>
				ABORT(fp->fs, FR_DISK_ERR);
 8002d7e:	79a3      	ldrb	r3, [r4, #6]
 8002d80:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002d84:	71a3      	strb	r3, [r4, #6]
 8002d86:	f04f 0801 	mov.w	r8, #1
 8002d8a:	e001      	b.n	8002d90 <f_lseek+0x1a0>
		LEAVE_FF(fp->fs, FR_INT_ERR);
 8002d8c:	f04f 0802 	mov.w	r8, #2
		}
#endif
	}

	LEAVE_FF(fp->fs, res);
}
 8002d90:	4640      	mov	r0, r8
 8002d92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002d96 <f_getfree>:
FRESULT f_getfree (
	const TCHAR *path,	/* Path name of the logical drive number */
	DWORD *nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS **fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8002d96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	ab02      	add	r3, sp, #8
 8002d9e:	f843 0d04 	str.w	r0, [r3, #-4]!
 8002da2:	4689      	mov	r9, r1
 8002da4:	4614      	mov	r4, r2
	UINT i;
	BYTE fat, *p;


	/* Get drive number */
	res = chk_mounted(&path, fatfs, 0);
 8002da6:	2200      	movs	r2, #0
 8002da8:	4621      	mov	r1, r4
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7ff f800 	bl	8001db0 <chk_mounted>
	fs = *fatfs;
 8002db0:	6825      	ldr	r5, [r4, #0]
	if (res == FR_OK) {
 8002db2:	4680      	mov	r8, r0
 8002db4:	2800      	cmp	r0, #0
 8002db6:	d15d      	bne.n	8002e74 <f_getfree+0xde>
		/* If free_clust is valid, return it without full cluster scan */
		if (fs->free_clust <= fs->n_fatent - 2) {
 8002db8:	692b      	ldr	r3, [r5, #16]
 8002dba:	69ac      	ldr	r4, [r5, #24]
 8002dbc:	1ea2      	subs	r2, r4, #2
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d907      	bls.n	8002dd2 <f_getfree+0x3c>
			*nclst = fs->free_clust;
		} else {
			/* Get number of free clusters */
			fat = fs->fs_type;
 8002dc2:	782f      	ldrb	r7, [r5, #0]
			n = 0;
			if (fat == FS_FAT12) {
 8002dc4:	2f01      	cmp	r7, #1
 8002dc6:	d007      	beq.n	8002dd8 <f_getfree+0x42>
					if (stat == 1) { res = FR_INT_ERR; break; }
					if (stat == 0) n++;
				} while (++clst < fs->n_fatent);
			} else {
				clst = fs->n_fatent;
				sect = fs->fatbase;
 8002dc8:	6a69      	ldr	r1, [r5, #36]	; 0x24
				i = 0; p = 0;
 8002dca:	2200      	movs	r2, #0
 8002dcc:	4610      	mov	r0, r2
			n = 0;
 8002dce:	4616      	mov	r6, r2
 8002dd0:	e032      	b.n	8002e38 <f_getfree+0xa2>
			*nclst = fs->free_clust;
 8002dd2:	f8c9 3000 	str.w	r3, [r9]
 8002dd6:	e04d      	b.n	8002e74 <f_getfree+0xde>
 8002dd8:	2402      	movs	r4, #2
 8002dda:	2600      	movs	r6, #0
 8002ddc:	e003      	b.n	8002de6 <f_getfree+0x50>
				} while (++clst < fs->n_fatent);
 8002dde:	3401      	adds	r4, #1
 8002de0:	69ab      	ldr	r3, [r5, #24]
 8002de2:	429c      	cmp	r4, r3
 8002de4:	d241      	bcs.n	8002e6a <f_getfree+0xd4>
					stat = get_fat(fs, clst);
 8002de6:	4621      	mov	r1, r4
 8002de8:	4628      	mov	r0, r5
 8002dea:	f7ff f9e8 	bl	80021be <get_fat>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8002dee:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002df2:	d038      	beq.n	8002e66 <f_getfree+0xd0>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8002df4:	2801      	cmp	r0, #1
 8002df6:	d041      	beq.n	8002e7c <f_getfree+0xe6>
					if (stat == 0) n++;
 8002df8:	2800      	cmp	r0, #0
 8002dfa:	d1f0      	bne.n	8002dde <f_getfree+0x48>
 8002dfc:	3601      	adds	r6, #1
 8002dfe:	e7ee      	b.n	8002dde <f_getfree+0x48>
				do {
					if (!i) {
						res = move_window(fs, sect++);
 8002e00:	f101 0a01 	add.w	sl, r1, #1
 8002e04:	4628      	mov	r0, r5
 8002e06:	f7fe ff9b 	bl	8001d40 <move_window>
						if (res != FR_OK) break;
 8002e0a:	4680      	mov	r8, r0
 8002e0c:	bb68      	cbnz	r0, 8002e6a <f_getfree+0xd4>
						p = fs->win;
 8002e0e:	f105 0234 	add.w	r2, r5, #52	; 0x34
						res = move_window(fs, sect++);
 8002e12:	4651      	mov	r1, sl
						i = SS(fs);
 8002e14:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002e18:	e010      	b.n	8002e3c <f_getfree+0xa6>
					}
					if (fat == FS_FAT16) {
						if (LD_WORD(p) == 0) n++;
 8002e1a:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002e1e:	7813      	ldrb	r3, [r2, #0]
 8002e20:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8002e24:	b21b      	sxth	r3, r3
 8002e26:	b903      	cbnz	r3, 8002e2a <f_getfree+0x94>
 8002e28:	3601      	adds	r6, #1
						p += 2; i -= 2;
 8002e2a:	3202      	adds	r2, #2
 8002e2c:	3802      	subs	r0, #2
 8002e2e:	e001      	b.n	8002e34 <f_getfree+0x9e>
					} else {
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
						p += 4; i -= 4;
 8002e30:	3204      	adds	r2, #4
 8002e32:	3804      	subs	r0, #4
					}
				} while (--clst);
 8002e34:	3c01      	subs	r4, #1
 8002e36:	d018      	beq.n	8002e6a <f_getfree+0xd4>
					if (!i) {
 8002e38:	2800      	cmp	r0, #0
 8002e3a:	d0e1      	beq.n	8002e00 <f_getfree+0x6a>
					if (fat == FS_FAT16) {
 8002e3c:	2f02      	cmp	r7, #2
 8002e3e:	d0ec      	beq.n	8002e1a <f_getfree+0x84>
						if ((LD_DWORD(p) & 0x0FFFFFFF) == 0) n++;
 8002e40:	f892 e003 	ldrb.w	lr, [r2, #3]
 8002e44:	7893      	ldrb	r3, [r2, #2]
 8002e46:	041b      	lsls	r3, r3, #16
 8002e48:	ea43 630e 	orr.w	r3, r3, lr, lsl #24
 8002e4c:	f892 e001 	ldrb.w	lr, [r2, #1]
 8002e50:	ea43 230e 	orr.w	r3, r3, lr, lsl #8
 8002e54:	f892 e000 	ldrb.w	lr, [r2]
 8002e58:	ea43 030e 	orr.w	r3, r3, lr
 8002e5c:	f033 4370 	bics.w	r3, r3, #4026531840	; 0xf0000000
 8002e60:	d1e6      	bne.n	8002e30 <f_getfree+0x9a>
 8002e62:	3601      	adds	r6, #1
 8002e64:	e7e4      	b.n	8002e30 <f_getfree+0x9a>
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8002e66:	f04f 0801 	mov.w	r8, #1
			}
			fs->free_clust = n;
 8002e6a:	612e      	str	r6, [r5, #16]
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 8002e6c:	2f03      	cmp	r7, #3
 8002e6e:	d008      	beq.n	8002e82 <f_getfree+0xec>
			*nclst = n;
 8002e70:	f8c9 6000 	str.w	r6, [r9]
		}
	}
	LEAVE_FF(fs, res);
}
 8002e74:	4640      	mov	r0, r8
 8002e76:	b002      	add	sp, #8
 8002e78:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (stat == 1) { res = FR_INT_ERR; break; }
 8002e7c:	f04f 0802 	mov.w	r8, #2
 8002e80:	e7f3      	b.n	8002e6a <f_getfree+0xd4>
			if (fat == FS_FAT32) fs->fsi_flag = 1;
 8002e82:	2301      	movs	r3, #1
 8002e84:	716b      	strb	r3, [r5, #5]
 8002e86:	e7f3      	b.n	8002e70 <f_getfree+0xda>

08002e88 <f_putc>:

int f_putc (
	TCHAR c,	/* A character to be output */
	FIL* fp		/* Pointer to the file object */
)
{
 8002e88:	b530      	push	{r4, r5, lr}
 8002e8a:	b083      	sub	sp, #12
 8002e8c:	4604      	mov	r4, r0
 8002e8e:	460d      	mov	r5, r1
	UINT bw, btw;
	BYTE s[3];


#if _USE_STRFUNC >= 2
	if (c == '\n') f_putc ('\r', fp);	/* LF -> CRLF conversion */
 8002e90:	280a      	cmp	r0, #10
 8002e92:	d00d      	beq.n	8002eb0 <f_putc+0x28>
			s[2] = (BYTE)(0x80 | (c & 0x3F));
			btw = 3;
		}
	}
#else				/* Write the character without conversion */
	s[0] = (BYTE)c;
 8002e94:	f88d 4000 	strb.w	r4, [sp]
	btw = 1;
#endif
	f_write(fp, s, btw, &bw);		/* Write the char to the file */
 8002e98:	ab01      	add	r3, sp, #4
 8002e9a:	2201      	movs	r2, #1
 8002e9c:	4669      	mov	r1, sp
 8002e9e:	4628      	mov	r0, r5
 8002ea0:	f7ff fd59 	bl	8002956 <f_write>
	return (bw == btw) ? 1 : EOF;	/* Return the result */
 8002ea4:	9b01      	ldr	r3, [sp, #4]
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d106      	bne.n	8002eb8 <f_putc+0x30>
 8002eaa:	2001      	movs	r0, #1
}
 8002eac:	b003      	add	sp, #12
 8002eae:	bd30      	pop	{r4, r5, pc}
	if (c == '\n') f_putc ('\r', fp);	/* LF -> CRLF conversion */
 8002eb0:	200d      	movs	r0, #13
 8002eb2:	f7ff ffe9 	bl	8002e88 <f_putc>
 8002eb6:	e7ed      	b.n	8002e94 <f_putc+0xc>
	return (bw == btw) ? 1 : EOF;	/* Return the result */
 8002eb8:	f04f 30ff 	mov.w	r0, #4294967295
 8002ebc:	e7f6      	b.n	8002eac <f_putc+0x24>

08002ebe <f_puts>:

int f_puts (
	const TCHAR* str,	/* Pointer to the string to be output */
	FIL* fp				/* Pointer to the file object */
)
{
 8002ebe:	b570      	push	{r4, r5, r6, lr}
 8002ec0:	4604      	mov	r4, r0
 8002ec2:	460e      	mov	r6, r1
	int n;


	for (n = 0; *str; str++, n++) {
 8002ec4:	2500      	movs	r5, #0
 8002ec6:	7820      	ldrb	r0, [r4, #0]
 8002ec8:	b148      	cbz	r0, 8002ede <f_puts+0x20>
		if (f_putc(*str, fp) == EOF) return EOF;
 8002eca:	4631      	mov	r1, r6
 8002ecc:	f7ff ffdc 	bl	8002e88 <f_putc>
 8002ed0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002ed4:	d002      	beq.n	8002edc <f_puts+0x1e>
	for (n = 0; *str; str++, n++) {
 8002ed6:	3401      	adds	r4, #1
 8002ed8:	3501      	adds	r5, #1
 8002eda:	e7f4      	b.n	8002ec6 <f_puts+0x8>
		if (f_putc(*str, fp) == EOF) return EOF;
 8002edc:	4605      	mov	r5, r0
	}
	return n;
}
 8002ede:	4628      	mov	r0, r5
 8002ee0:	bd70      	pop	{r4, r5, r6, pc}

08002ee2 <UB_ATADrive_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die ATA-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_ATADrive_Init(void)
{
 8002ee2:	4770      	bx	lr

08002ee4 <ATA_disk_initialize>:
int ATA_disk_initialize(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee8:	4770      	bx	lr

08002eea <ATA_disk_status>:
int ATA_disk_status(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002eea:	f04f 30ff 	mov.w	r0, #4294967295
 8002eee:	4770      	bx	lr

08002ef0 <ATA_disk_read>:
int ATA_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef4:	4770      	bx	lr

08002ef6 <ATA_disk_write>:
int ATA_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002ef6:	f04f 30ff 	mov.w	r0, #4294967295
 8002efa:	4770      	bx	lr

08002efc <ATA_disk_ioctl>:
int ATA_disk_ioctl(BYTE cmd, void *buff)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8002efc:	f04f 30ff 	mov.w	r0, #4294967295
 8002f00:	4770      	bx	lr

08002f02 <NVIC_Configuration>:



//--------------------------------------------------------------
static void NVIC_Configuration(void)
{
 8002f02:	b510      	push	{r4, lr}
 8002f04:	b082      	sub	sp, #8
  NVIC_InitTypeDef NVIC_InitStructure;

  NVIC_PriorityGroupConfig(NVIC_PriorityGroup_1);
 8002f06:	f44f 60c0 	mov.w	r0, #1536	; 0x600
 8002f0a:	f7fd f963 	bl	80001d4 <NVIC_PriorityGroupConfig>

  NVIC_InitStructure.NVIC_IRQChannel = SDIO_IRQn;
 8002f0e:	2331      	movs	r3, #49	; 0x31
 8002f10:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0;
 8002f14:	2300      	movs	r3, #0
 8002f16:	f88d 3005 	strb.w	r3, [sp, #5]
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 8002f1a:	f88d 3006 	strb.w	r3, [sp, #6]
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8002f1e:	2401      	movs	r4, #1
 8002f20:	f88d 4007 	strb.w	r4, [sp, #7]
  NVIC_Init(&NVIC_InitStructure);
 8002f24:	a801      	add	r0, sp, #4
 8002f26:	f7fd f95f 	bl	80001e8 <NVIC_Init>
  NVIC_InitStructure.NVIC_IRQChannel = SD_SDIO_DMA_IRQn;
 8002f2a:	233b      	movs	r3, #59	; 0x3b
 8002f2c:	f88d 3004 	strb.w	r3, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 1;
 8002f30:	f88d 4005 	strb.w	r4, [sp, #5]
  NVIC_Init(&NVIC_InitStructure);
 8002f34:	a801      	add	r0, sp, #4
 8002f36:	f7fd f957 	bl	80001e8 <NVIC_Init>
}
 8002f3a:	b002      	add	sp, #8
 8002f3c:	bd10      	pop	{r4, pc}

08002f3e <CmdError>:
  }
}

//--------------------------------------------------------------
static SD_Error CmdError(void)
{
 8002f3e:	b510      	push	{r4, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t timeout;

  timeout = SDIO_CMD0TIMEOUT; /*!< 10000 */
 8002f40:	f44f 3480 	mov.w	r4, #65536	; 0x10000

  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 8002f44:	e000      	b.n	8002f48 <CmdError+0xa>
  {
    timeout--;
 8002f46:	3c01      	subs	r4, #1
  while ((timeout > 0) && (SDIO_GetFlagStatus(SDIO_FLAG_CMDSENT) == RESET))
 8002f48:	b124      	cbz	r4, 8002f54 <CmdError+0x16>
 8002f4a:	2080      	movs	r0, #128	; 0x80
 8002f4c:	f7fd fe6c 	bl	8000c28 <SDIO_GetFlagStatus>
 8002f50:	2800      	cmp	r0, #0
 8002f52:	d0f8      	beq.n	8002f46 <CmdError+0x8>
  }

  if (timeout == 0)
 8002f54:	b90c      	cbnz	r4, 8002f5a <CmdError+0x1c>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    return(errorstatus);
 8002f56:	2003      	movs	r0, #3

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);

  return(errorstatus);
}
 8002f58:	bd10      	pop	{r4, pc}
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002f5a:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002f5e:	f7fd fe6d 	bl	8000c3c <SDIO_ClearFlag>
  return(errorstatus);
 8002f62:	2000      	movs	r0, #0
 8002f64:	bd10      	pop	{r4, pc}
	...

08002f68 <CmdResp7Error>:

//--------------------------------------------------------------
static SD_Error CmdResp7Error(void)
{
 8002f68:	b508      	push	{r3, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t timeout = SDIO_CMD0TIMEOUT;

  status = SDIO->STA;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	; (8002fac <CmdResp7Error+0x44>)
 8002f6c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
  uint32_t timeout = SDIO_CMD0TIMEOUT;
 8002f6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 8002f72:	e002      	b.n	8002f7a <CmdResp7Error+0x12>
  {
    timeout--;
 8002f74:	3b01      	subs	r3, #1
    status = SDIO->STA;
 8002f76:	4a0d      	ldr	r2, [pc, #52]	; (8002fac <CmdResp7Error+0x44>)
 8002f78:	6b52      	ldr	r2, [r2, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) && (timeout > 0))
 8002f7a:	f012 0f45 	tst.w	r2, #69	; 0x45
 8002f7e:	d101      	bne.n	8002f84 <CmdResp7Error+0x1c>
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1f7      	bne.n	8002f74 <CmdResp7Error+0xc>
  }

  if ((timeout == 0) || (status & SDIO_FLAG_CTIMEOUT))
 8002f84:	b113      	cbz	r3, 8002f8c <CmdResp7Error+0x24>
 8002f86:	f012 0f04 	tst.w	r2, #4
 8002f8a:	d004      	beq.n	8002f96 <CmdResp7Error+0x2e>
  {
    /*!< Card is not V2.0 complient or card does not support the set voltage range */
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002f8c:	2004      	movs	r0, #4
 8002f8e:	f7fd fe55 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8002f92:	2003      	movs	r0, #3
 8002f94:	bd08      	pop	{r3, pc}
  }

  if (status & SDIO_FLAG_CMDREND)
 8002f96:	f012 0f40 	tst.w	r2, #64	; 0x40
 8002f9a:	d101      	bne.n	8002fa0 <CmdResp7Error+0x38>
    /*!< Card is SD V2.0 compliant */
    errorstatus = SD_OK;
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
    return(errorstatus);
  }
  return(errorstatus);
 8002f9c:	2000      	movs	r0, #0
}
 8002f9e:	bd08      	pop	{r3, pc}
    SDIO_ClearFlag(SDIO_FLAG_CMDREND);
 8002fa0:	2040      	movs	r0, #64	; 0x40
 8002fa2:	f7fd fe4b 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8002fa6:	2000      	movs	r0, #0
 8002fa8:	bd08      	pop	{r3, pc}
 8002faa:	bf00      	nop
 8002fac:	40012c00 	.word	0x40012c00

08002fb0 <CmdResp3Error>:
  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error CmdResp3Error(void)
{
 8002fb0:	b508      	push	{r3, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;
 8002fb2:	4b0b      	ldr	r3, [pc, #44]	; (8002fe0 <CmdResp3Error+0x30>)
 8002fb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8002fb6:	e001      	b.n	8002fbc <CmdResp3Error+0xc>
  {
    status = SDIO->STA;
 8002fb8:	4b09      	ldr	r3, [pc, #36]	; (8002fe0 <CmdResp3Error+0x30>)
 8002fba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8002fbc:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002fc0:	d0fa      	beq.n	8002fb8 <CmdResp3Error+0x8>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002fc2:	f013 0f04 	tst.w	r3, #4
 8002fc6:	d004      	beq.n	8002fd2 <CmdResp3Error+0x22>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8002fc8:	2004      	movs	r0, #4
 8002fca:	f7fd fe37 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8002fce:	2003      	movs	r0, #3
 8002fd0:	bd08      	pop	{r3, pc}
  }
  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8002fd2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8002fd6:	f7fd fe31 	bl	8000c3c <SDIO_ClearFlag>
  return(errorstatus);
 8002fda:	2000      	movs	r0, #0
}
 8002fdc:	bd08      	pop	{r3, pc}
 8002fde:	bf00      	nop
 8002fe0:	40012c00 	.word	0x40012c00

08002fe4 <CmdResp2Error>:

//--------------------------------------------------------------
static SD_Error CmdResp2Error(void)
{
 8002fe4:	b508      	push	{r3, lr}
  SD_Error errorstatus = SD_OK;
  uint32_t status;

  status = SDIO->STA;
 8002fe6:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <CmdResp2Error+0x40>)
 8002fe8:	6b5b      	ldr	r3, [r3, #52]	; 0x34

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8002fea:	e001      	b.n	8002ff0 <CmdResp2Error+0xc>
  {
    status = SDIO->STA;
 8002fec:	4b0d      	ldr	r3, [pc, #52]	; (8003024 <CmdResp2Error+0x40>)
 8002fee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8002ff0:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002ff4:	d0fa      	beq.n	8002fec <CmdResp2Error+0x8>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8002ff6:	f013 0f04 	tst.w	r3, #4
 8002ffa:	d108      	bne.n	800300e <CmdResp2Error+0x2a>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
    return(errorstatus);
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8002ffc:	f013 0f01 	tst.w	r3, #1
 8003000:	d10a      	bne.n	8003018 <CmdResp2Error+0x34>
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
    return(errorstatus);
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003002:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003006:	f7fd fe19 	bl	8000c3c <SDIO_ClearFlag>

  return(errorstatus);
 800300a:	2000      	movs	r0, #0
}
 800300c:	bd08      	pop	{r3, pc}
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 800300e:	2004      	movs	r0, #4
 8003010:	f7fd fe14 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8003014:	2003      	movs	r0, #3
 8003016:	bd08      	pop	{r3, pc}
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8003018:	2001      	movs	r0, #1
 800301a:	f7fd fe0f 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 800301e:	2001      	movs	r0, #1
 8003020:	bd08      	pop	{r3, pc}
 8003022:	bf00      	nop
 8003024:	40012c00 	.word	0x40012c00

08003028 <CmdResp1Error>:
{
 8003028:	b510      	push	{r4, lr}
 800302a:	4604      	mov	r4, r0
  status = SDIO->STA;
 800302c:	4b45      	ldr	r3, [pc, #276]	; (8003144 <CmdResp1Error+0x11c>)
 800302e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8003030:	e001      	b.n	8003036 <CmdResp1Error+0xe>
    status = SDIO->STA;
 8003032:	4b44      	ldr	r3, [pc, #272]	; (8003144 <CmdResp1Error+0x11c>)
 8003034:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)))
 8003036:	f013 0f45 	tst.w	r3, #69	; 0x45
 800303a:	d0fa      	beq.n	8003032 <CmdResp1Error+0xa>
  if (status & SDIO_FLAG_CTIMEOUT)
 800303c:	f013 0f04 	tst.w	r3, #4
 8003040:	d108      	bne.n	8003054 <CmdResp1Error+0x2c>
  else if (status & SDIO_FLAG_CCRCFAIL)
 8003042:	f013 0f01 	tst.w	r3, #1
 8003046:	d10a      	bne.n	800305e <CmdResp1Error+0x36>
  if (SDIO_GetCommandResponse() != cmd)
 8003048:	f7fd fdac 	bl	8000ba4 <SDIO_GetCommandResponse>
 800304c:	42a0      	cmp	r0, r4
 800304e:	d00b      	beq.n	8003068 <CmdResp1Error+0x40>
    return(errorstatus);
 8003050:	2010      	movs	r0, #16
 8003052:	bd10      	pop	{r4, pc}
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 8003054:	2004      	movs	r0, #4
 8003056:	f7fd fdf1 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 800305a:	2003      	movs	r0, #3
 800305c:	bd10      	pop	{r4, pc}
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 800305e:	2001      	movs	r0, #1
 8003060:	f7fd fdec 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8003064:	2001      	movs	r0, #1
 8003066:	bd10      	pop	{r4, pc}
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003068:	f240 50ff 	movw	r0, #1535	; 0x5ff
 800306c:	f7fd fde6 	bl	8000c3c <SDIO_ClearFlag>
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8003070:	2000      	movs	r0, #0
 8003072:	f7fd fd9d 	bl	8000bb0 <SDIO_GetResponse>
  if ((response_r1 & SD_OCR_ERRORBITS) == SD_ALLZERO)
 8003076:	4b34      	ldr	r3, [pc, #208]	; (8003148 <CmdResp1Error+0x120>)
 8003078:	4003      	ands	r3, r0
 800307a:	2b00      	cmp	r3, #0
 800307c:	d03f      	beq.n	80030fe <CmdResp1Error+0xd6>
  if (response_r1 & SD_OCR_ADDR_OUT_OF_RANGE)
 800307e:	2800      	cmp	r0, #0
 8003080:	db3f      	blt.n	8003102 <CmdResp1Error+0xda>
  if (response_r1 & SD_OCR_ADDR_MISALIGNED)
 8003082:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8003086:	d001      	beq.n	800308c <CmdResp1Error+0x64>
    return(SD_ADDR_MISALIGNED);
 8003088:	2009      	movs	r0, #9
 800308a:	bd10      	pop	{r4, pc}
  if (response_r1 & SD_OCR_BLOCK_LEN_ERR)
 800308c:	f010 5f00 	tst.w	r0, #536870912	; 0x20000000
 8003090:	d001      	beq.n	8003096 <CmdResp1Error+0x6e>
    return(SD_BLOCK_LEN_ERR);
 8003092:	200a      	movs	r0, #10
 8003094:	bd10      	pop	{r4, pc}
  if (response_r1 & SD_OCR_ERASE_SEQ_ERR)
 8003096:	f010 5f80 	tst.w	r0, #268435456	; 0x10000000
 800309a:	d001      	beq.n	80030a0 <CmdResp1Error+0x78>
    return(SD_ERASE_SEQ_ERR);
 800309c:	200b      	movs	r0, #11
 800309e:	bd10      	pop	{r4, pc}
  if (response_r1 & SD_OCR_BAD_ERASE_PARAM)
 80030a0:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
 80030a4:	d12f      	bne.n	8003106 <CmdResp1Error+0xde>
  if (response_r1 & SD_OCR_WRITE_PROT_VIOLATION)
 80030a6:	f010 6f80 	tst.w	r0, #67108864	; 0x4000000
 80030aa:	d12e      	bne.n	800310a <CmdResp1Error+0xe2>
  if (response_r1 & SD_OCR_LOCK_UNLOCK_FAILED)
 80030ac:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
 80030b0:	d12d      	bne.n	800310e <CmdResp1Error+0xe6>
  if (response_r1 & SD_OCR_COM_CRC_FAILED)
 80030b2:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 80030b6:	d12c      	bne.n	8003112 <CmdResp1Error+0xea>
  if (response_r1 & SD_OCR_ILLEGAL_CMD)
 80030b8:	f410 0f80 	tst.w	r0, #4194304	; 0x400000
 80030bc:	d12b      	bne.n	8003116 <CmdResp1Error+0xee>
  if (response_r1 & SD_OCR_CARD_ECC_FAILED)
 80030be:	f410 1f00 	tst.w	r0, #2097152	; 0x200000
 80030c2:	d12a      	bne.n	800311a <CmdResp1Error+0xf2>
  if (response_r1 & SD_OCR_CC_ERROR)
 80030c4:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 80030c8:	d129      	bne.n	800311e <CmdResp1Error+0xf6>
  if (response_r1 & SD_OCR_GENERAL_UNKNOWN_ERROR)
 80030ca:	f410 2f00 	tst.w	r0, #524288	; 0x80000
 80030ce:	d128      	bne.n	8003122 <CmdResp1Error+0xfa>
  if (response_r1 & SD_OCR_STREAM_READ_UNDERRUN)
 80030d0:	f410 2f80 	tst.w	r0, #262144	; 0x40000
 80030d4:	d127      	bne.n	8003126 <CmdResp1Error+0xfe>
  if (response_r1 & SD_OCR_STREAM_WRITE_OVERRUN)
 80030d6:	f410 3f00 	tst.w	r0, #131072	; 0x20000
 80030da:	d126      	bne.n	800312a <CmdResp1Error+0x102>
  if (response_r1 & SD_OCR_CID_CSD_OVERWRIETE)
 80030dc:	f410 3f80 	tst.w	r0, #65536	; 0x10000
 80030e0:	d125      	bne.n	800312e <CmdResp1Error+0x106>
  if (response_r1 & SD_OCR_WP_ERASE_SKIP)
 80030e2:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80030e6:	d124      	bne.n	8003132 <CmdResp1Error+0x10a>
  if (response_r1 & SD_OCR_CARD_ECC_DISABLED)
 80030e8:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80030ec:	d123      	bne.n	8003136 <CmdResp1Error+0x10e>
  if (response_r1 & SD_OCR_ERASE_RESET)
 80030ee:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80030f2:	d122      	bne.n	800313a <CmdResp1Error+0x112>
  if (response_r1 & SD_OCR_AKE_SEQ_ERROR)
 80030f4:	f010 0f08 	tst.w	r0, #8
 80030f8:	d021      	beq.n	800313e <CmdResp1Error+0x116>
    return(SD_AKE_SEQ_ERROR);
 80030fa:	201a      	movs	r0, #26
 80030fc:	bd10      	pop	{r4, pc}
    return(errorstatus);
 80030fe:	2000      	movs	r0, #0
 8003100:	bd10      	pop	{r4, pc}
    return(SD_ADDR_OUT_OF_RANGE);
 8003102:	201c      	movs	r0, #28
 8003104:	bd10      	pop	{r4, pc}
    return(SD_BAD_ERASE_PARAM);
 8003106:	200c      	movs	r0, #12
 8003108:	bd10      	pop	{r4, pc}
    return(SD_WRITE_PROT_VIOLATION);
 800310a:	200d      	movs	r0, #13
 800310c:	bd10      	pop	{r4, pc}
    return(SD_LOCK_UNLOCK_FAILED);
 800310e:	200e      	movs	r0, #14
 8003110:	bd10      	pop	{r4, pc}
    return(SD_COM_CRC_FAILED);
 8003112:	200f      	movs	r0, #15
 8003114:	bd10      	pop	{r4, pc}
    return(SD_ILLEGAL_CMD);
 8003116:	2010      	movs	r0, #16
 8003118:	bd10      	pop	{r4, pc}
    return(SD_CARD_ECC_FAILED);
 800311a:	2011      	movs	r0, #17
 800311c:	bd10      	pop	{r4, pc}
    return(SD_CC_ERROR);
 800311e:	2012      	movs	r0, #18
 8003120:	bd10      	pop	{r4, pc}
    return(SD_GENERAL_UNKNOWN_ERROR);
 8003122:	2013      	movs	r0, #19
 8003124:	bd10      	pop	{r4, pc}
    return(SD_STREAM_READ_UNDERRUN);
 8003126:	2014      	movs	r0, #20
 8003128:	bd10      	pop	{r4, pc}
    return(SD_STREAM_WRITE_OVERRUN);
 800312a:	2015      	movs	r0, #21
 800312c:	bd10      	pop	{r4, pc}
    return(SD_CID_CSD_OVERWRITE);
 800312e:	2016      	movs	r0, #22
 8003130:	bd10      	pop	{r4, pc}
    return(SD_WP_ERASE_SKIP);
 8003132:	2017      	movs	r0, #23
 8003134:	bd10      	pop	{r4, pc}
    return(SD_CARD_ECC_DISABLED);
 8003136:	2018      	movs	r0, #24
 8003138:	bd10      	pop	{r4, pc}
    return(SD_ERASE_RESET);
 800313a:	2019      	movs	r0, #25
 800313c:	bd10      	pop	{r4, pc}
  return(errorstatus);
 800313e:	2000      	movs	r0, #0
}
 8003140:	bd10      	pop	{r4, pc}
 8003142:	bf00      	nop
 8003144:	40012c00 	.word	0x40012c00
 8003148:	fdffe008 	.word	0xfdffe008

0800314c <CmdResp6Error>:

//--------------------------------------------------------------
static SD_Error CmdResp6Error(uint8_t cmd, uint16_t *prca)
{
 800314c:	b538      	push	{r3, r4, r5, lr}
 800314e:	4604      	mov	r4, r0
 8003150:	460d      	mov	r5, r1
  SD_Error errorstatus = SD_OK;
  uint32_t status;
  uint32_t response_r1;

  status = SDIO->STA;
 8003152:	4b1e      	ldr	r3, [pc, #120]	; (80031cc <CmdResp6Error+0x80>)
 8003154:	6b5b      	ldr	r3, [r3, #52]	; 0x34

  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 8003156:	e001      	b.n	800315c <CmdResp6Error+0x10>
  {
    status = SDIO->STA;
 8003158:	4b1c      	ldr	r3, [pc, #112]	; (80031cc <CmdResp6Error+0x80>)
 800315a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  while (!(status & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CTIMEOUT | SDIO_FLAG_CMDREND)))
 800315c:	f013 0f45 	tst.w	r3, #69	; 0x45
 8003160:	d0fa      	beq.n	8003158 <CmdResp6Error+0xc>
  }

  if (status & SDIO_FLAG_CTIMEOUT)
 8003162:	f013 0f04 	tst.w	r3, #4
 8003166:	d108      	bne.n	800317a <CmdResp6Error+0x2e>
  {
    errorstatus = SD_CMD_RSP_TIMEOUT;
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
    return(errorstatus);
  }
  else if (status & SDIO_FLAG_CCRCFAIL)
 8003168:	f013 0f01 	tst.w	r3, #1
 800316c:	d10a      	bne.n	8003184 <CmdResp6Error+0x38>
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
    return(errorstatus);
  }

  /*!< Check response received is of desired command */
  if (SDIO_GetCommandResponse() != cmd)
 800316e:	f7fd fd19 	bl	8000ba4 <SDIO_GetCommandResponse>
 8003172:	42a0      	cmp	r0, r4
 8003174:	d00b      	beq.n	800318e <CmdResp6Error+0x42>
  {
    errorstatus = SD_ILLEGAL_CMD;
    return(errorstatus);
 8003176:	2010      	movs	r0, #16
 8003178:	bd38      	pop	{r3, r4, r5, pc}
    SDIO_ClearFlag(SDIO_FLAG_CTIMEOUT);
 800317a:	2004      	movs	r0, #4
 800317c:	f7fd fd5e 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 8003180:	2003      	movs	r0, #3
 8003182:	bd38      	pop	{r3, r4, r5, pc}
    SDIO_ClearFlag(SDIO_FLAG_CCRCFAIL);
 8003184:	2001      	movs	r0, #1
 8003186:	f7fd fd59 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 800318a:	2001      	movs	r0, #1
 800318c:	bd38      	pop	{r3, r4, r5, pc}
  }

  /*!< Clear all the static flags */
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 800318e:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003192:	f7fd fd53 	bl	8000c3c <SDIO_ClearFlag>

  /*!< We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIO_RESP1);
 8003196:	2000      	movs	r0, #0
 8003198:	f7fd fd0a 	bl	8000bb0 <SDIO_GetResponse>

  if (SD_ALLZERO == (response_r1 & (SD_R6_GENERAL_UNKNOWN_ERROR | SD_R6_ILLEGAL_CMD | SD_R6_COM_CRC_FAILED)))
 800319c:	f410 4f60 	tst.w	r0, #57344	; 0xe000
 80031a0:	d004      	beq.n	80031ac <CmdResp6Error+0x60>
  {
    *prca = (uint16_t) (response_r1 >> 16);
    return(errorstatus);
  }

  if (response_r1 & SD_R6_GENERAL_UNKNOWN_ERROR)
 80031a2:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 80031a6:	d005      	beq.n	80031b4 <CmdResp6Error+0x68>
  {
    return(SD_GENERAL_UNKNOWN_ERROR);
 80031a8:	2013      	movs	r0, #19
 80031aa:	bd38      	pop	{r3, r4, r5, pc}
    *prca = (uint16_t) (response_r1 >> 16);
 80031ac:	0c00      	lsrs	r0, r0, #16
 80031ae:	8028      	strh	r0, [r5, #0]
    return(errorstatus);
 80031b0:	2000      	movs	r0, #0
 80031b2:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_R6_ILLEGAL_CMD)
 80031b4:	f410 4f80 	tst.w	r0, #16384	; 0x4000
 80031b8:	d001      	beq.n	80031be <CmdResp6Error+0x72>
  {
    return(SD_ILLEGAL_CMD);
 80031ba:	2010      	movs	r0, #16
 80031bc:	bd38      	pop	{r3, r4, r5, pc}
  }

  if (response_r1 & SD_R6_COM_CRC_FAILED)
 80031be:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 80031c2:	d001      	beq.n	80031c8 <CmdResp6Error+0x7c>
  {
    return(SD_COM_CRC_FAILED);
 80031c4:	200f      	movs	r0, #15
 80031c6:	bd38      	pop	{r3, r4, r5, pc}
  }

  return(errorstatus);
 80031c8:	2000      	movs	r0, #0
}
 80031ca:	bd38      	pop	{r3, r4, r5, pc}
 80031cc:	40012c00 	.word	0x40012c00

080031d0 <FindSCR>:
  return(errorstatus);
}

//--------------------------------------------------------------
static SD_Error FindSCR(uint16_t rca, uint32_t *pscr)
{
 80031d0:	b570      	push	{r4, r5, r6, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	460d      	mov	r5, r1
  uint32_t index = 0;
  SD_Error errorstatus = SD_OK;
  uint32_t tempscr[2] = {0, 0};
 80031d6:	2300      	movs	r3, #0
 80031d8:	9300      	str	r3, [sp, #0]
 80031da:	9301      	str	r3, [sp, #4]

  /*!< Set Block Size To 8 Bytes */
  /*!< Send CMD55 APP_CMD with argument as card's RCA */
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)8;
 80031dc:	4852      	ldr	r0, [pc, #328]	; (8003328 <FindSCR+0x158>)
 80031de:	2208      	movs	r2, #8
 80031e0:	6002      	str	r2, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 80031e2:	2410      	movs	r4, #16
 80031e4:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80031e6:	2240      	movs	r2, #64	; 0x40
 80031e8:	6082      	str	r2, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80031ea:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80031ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80031f0:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80031f2:	f7fd fcc1 	bl	8000b78 <SDIO_SendCommand>

  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80031f6:	4620      	mov	r0, r4
 80031f8:	f7ff ff16 	bl	8003028 <CmdResp1Error>

  if (errorstatus != SD_OK)
 80031fc:	4604      	mov	r4, r0
 80031fe:	b110      	cbz	r0, 8003206 <FindSCR+0x36>
  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);

  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);

  return(errorstatus);
}
 8003200:	4620      	mov	r0, r4
 8003202:	b002      	add	sp, #8
 8003204:	bd70      	pop	{r4, r5, r6, pc}
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8003206:	4b49      	ldr	r3, [pc, #292]	; (800332c <FindSCR+0x15c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	041b      	lsls	r3, r3, #16
 800320c:	4846      	ldr	r0, [pc, #280]	; (8003328 <FindSCR+0x158>)
 800320e:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003210:	2437      	movs	r4, #55	; 0x37
 8003212:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003214:	2340      	movs	r3, #64	; 0x40
 8003216:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003218:	2300      	movs	r3, #0
 800321a:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800321c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003220:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003222:	f7fd fca9 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003226:	4620      	mov	r0, r4
 8003228:	f7ff fefe 	bl	8003028 <CmdResp1Error>
  if (errorstatus != SD_OK)
 800322c:	4604      	mov	r4, r0
 800322e:	2800      	cmp	r0, #0
 8003230:	d1e6      	bne.n	8003200 <FindSCR+0x30>
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8003232:	483f      	ldr	r0, [pc, #252]	; (8003330 <FindSCR+0x160>)
 8003234:	f04f 33ff 	mov.w	r3, #4294967295
 8003238:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStructure.SDIO_DataLength = 8;
 800323a:	2308      	movs	r3, #8
 800323c:	6043      	str	r3, [r0, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = SDIO_DataBlockSize_8b;
 800323e:	2330      	movs	r3, #48	; 0x30
 8003240:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 8003242:	2302      	movs	r3, #2
 8003244:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 8003246:	2400      	movs	r4, #0
 8003248:	6104      	str	r4, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 800324a:	2301      	movs	r3, #1
 800324c:	6143      	str	r3, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 800324e:	f7fd fcbb 	bl	8000bc8 <SDIO_DataConfig>
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8003252:	4835      	ldr	r0, [pc, #212]	; (8003328 <FindSCR+0x158>)
 8003254:	6004      	str	r4, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_SEND_SCR;
 8003256:	2633      	movs	r6, #51	; 0x33
 8003258:	6046      	str	r6, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800325a:	2340      	movs	r3, #64	; 0x40
 800325c:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800325e:	60c4      	str	r4, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003260:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003264:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003266:	f7fd fc87 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SD_APP_SEND_SCR);
 800326a:	4630      	mov	r0, r6
 800326c:	f7ff fedc 	bl	8003028 <CmdResp1Error>
  if (errorstatus != SD_OK)
 8003270:	4604      	mov	r4, r0
 8003272:	2800      	cmp	r0, #0
 8003274:	d1c4      	bne.n	8003200 <FindSCR+0x30>
 8003276:	2600      	movs	r6, #0
  while (!(SDIO->STA & (SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND | SDIO_FLAG_STBITERR)))
 8003278:	4b2e      	ldr	r3, [pc, #184]	; (8003334 <FindSCR+0x164>)
 800327a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800327c:	f240 632a 	movw	r3, #1578	; 0x62a
 8003280:	421a      	tst	r2, r3
 8003282:	d10b      	bne.n	800329c <FindSCR+0xcc>
    if (SDIO_GetFlagStatus(SDIO_FLAG_RXDAVL) != RESET)
 8003284:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8003288:	f7fd fcce 	bl	8000c28 <SDIO_GetFlagStatus>
 800328c:	2800      	cmp	r0, #0
 800328e:	d0f3      	beq.n	8003278 <FindSCR+0xa8>
      *(tempscr + index) = SDIO_ReadData();
 8003290:	f7fd fcb0 	bl	8000bf4 <SDIO_ReadData>
 8003294:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
      index++;
 8003298:	3601      	adds	r6, #1
 800329a:	e7ed      	b.n	8003278 <FindSCR+0xa8>
  if (SDIO_GetFlagStatus(SDIO_FLAG_DTIMEOUT) != RESET)
 800329c:	2008      	movs	r0, #8
 800329e:	f7fd fcc3 	bl	8000c28 <SDIO_GetFlagStatus>
 80032a2:	b120      	cbz	r0, 80032ae <FindSCR+0xde>
    SDIO_ClearFlag(SDIO_FLAG_DTIMEOUT);
 80032a4:	2008      	movs	r0, #8
 80032a6:	f7fd fcc9 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 80032aa:	2404      	movs	r4, #4
 80032ac:	e7a8      	b.n	8003200 <FindSCR+0x30>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_DCRCFAIL) != RESET)
 80032ae:	2002      	movs	r0, #2
 80032b0:	f7fd fcba 	bl	8000c28 <SDIO_GetFlagStatus>
 80032b4:	b120      	cbz	r0, 80032c0 <FindSCR+0xf0>
    SDIO_ClearFlag(SDIO_FLAG_DCRCFAIL);
 80032b6:	2002      	movs	r0, #2
 80032b8:	f7fd fcc0 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 80032bc:	2402      	movs	r4, #2
 80032be:	e79f      	b.n	8003200 <FindSCR+0x30>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_RXOVERR) != RESET)
 80032c0:	2020      	movs	r0, #32
 80032c2:	f7fd fcb1 	bl	8000c28 <SDIO_GetFlagStatus>
 80032c6:	b120      	cbz	r0, 80032d2 <FindSCR+0x102>
    SDIO_ClearFlag(SDIO_FLAG_RXOVERR);
 80032c8:	2020      	movs	r0, #32
 80032ca:	f7fd fcb7 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 80032ce:	2406      	movs	r4, #6
 80032d0:	e796      	b.n	8003200 <FindSCR+0x30>
  else if (SDIO_GetFlagStatus(SDIO_FLAG_STBITERR) != RESET)
 80032d2:	f44f 7000 	mov.w	r0, #512	; 0x200
 80032d6:	f7fd fca7 	bl	8000c28 <SDIO_GetFlagStatus>
 80032da:	b128      	cbz	r0, 80032e8 <FindSCR+0x118>
    SDIO_ClearFlag(SDIO_FLAG_STBITERR);
 80032dc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80032e0:	f7fd fcac 	bl	8000c3c <SDIO_ClearFlag>
    return(errorstatus);
 80032e4:	2407      	movs	r4, #7
 80032e6:	e78b      	b.n	8003200 <FindSCR+0x30>
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 80032e8:	f240 50ff 	movw	r0, #1535	; 0x5ff
 80032ec:	f7fd fca6 	bl	8000c3c <SDIO_ClearFlag>
  *(pscr + 1) = ((tempscr[0] & SD_0TO7BITS) << 24) | ((tempscr[0] & SD_8TO15BITS) << 8) | ((tempscr[0] & SD_16TO23BITS) >> 8) | ((tempscr[0] & SD_24TO31BITS) >> 24);
 80032f0:	9a00      	ldr	r2, [sp, #0]
 80032f2:	0213      	lsls	r3, r2, #8
 80032f4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80032f8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80032fc:	0a11      	lsrs	r1, r2, #8
 80032fe:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
 8003302:	430b      	orrs	r3, r1
 8003304:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003308:	606b      	str	r3, [r5, #4]
  *(pscr) = ((tempscr[1] & SD_0TO7BITS) << 24) | ((tempscr[1] & SD_8TO15BITS) << 8) | ((tempscr[1] & SD_16TO23BITS) >> 8) | ((tempscr[1] & SD_24TO31BITS) >> 24);
 800330a:	9a01      	ldr	r2, [sp, #4]
 800330c:	0213      	lsls	r3, r2, #8
 800330e:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8003312:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8003316:	0a11      	lsrs	r1, r2, #8
 8003318:	f401 417f 	and.w	r1, r1, #65280	; 0xff00
 800331c:	430b      	orrs	r3, r1
 800331e:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8003322:	602b      	str	r3, [r5, #0]
  return(errorstatus);
 8003324:	e76c      	b.n	8003200 <FindSCR+0x30>
 8003326:	bf00      	nop
 8003328:	20000bc0 	.word	0x20000bc0
 800332c:	200004dc 	.word	0x200004dc
 8003330:	20000c48 	.word	0x20000c48
 8003334:	40012c00 	.word	0x40012c00

08003338 <SDEnWideBus>:
{
 8003338:	b510      	push	{r4, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	4604      	mov	r4, r0
  uint32_t scr[2] = {0, 0};
 800333e:	2000      	movs	r0, #0
 8003340:	9000      	str	r0, [sp, #0]
 8003342:	9001      	str	r0, [sp, #4]
  if (SDIO_GetResponse(SDIO_RESP1) & SD_CARD_LOCKED)
 8003344:	f7fd fc34 	bl	8000bb0 <SDIO_GetResponse>
 8003348:	f010 7f00 	tst.w	r0, #33554432	; 0x2000000
 800334c:	d003      	beq.n	8003356 <SDEnWideBus+0x1e>
    return(errorstatus);
 800334e:	230e      	movs	r3, #14
}
 8003350:	4618      	mov	r0, r3
 8003352:	b002      	add	sp, #8
 8003354:	bd10      	pop	{r4, pc}
  errorstatus = FindSCR(RCA, scr);
 8003356:	4669      	mov	r1, sp
 8003358:	4b32      	ldr	r3, [pc, #200]	; (8003424 <SDEnWideBus+0xec>)
 800335a:	8818      	ldrh	r0, [r3, #0]
 800335c:	f7ff ff38 	bl	80031d0 <FindSCR>
  if (errorstatus != SD_OK)
 8003360:	4603      	mov	r3, r0
 8003362:	2800      	cmp	r0, #0
 8003364:	d1f4      	bne.n	8003350 <SDEnWideBus+0x18>
  if (NewState == ENABLE)
 8003366:	2c01      	cmp	r4, #1
 8003368:	d005      	beq.n	8003376 <SDEnWideBus+0x3e>
    if ((scr[1] & SD_SINGLE_BUS_SUPPORT) != SD_ALLZERO)
 800336a:	9b01      	ldr	r3, [sp, #4]
 800336c:	f413 3f80 	tst.w	r3, #65536	; 0x10000
 8003370:	d130      	bne.n	80033d4 <SDEnWideBus+0x9c>
      return(errorstatus);
 8003372:	2325      	movs	r3, #37	; 0x25
 8003374:	e7ec      	b.n	8003350 <SDEnWideBus+0x18>
    if ((scr[1] & SD_WIDE_BUS_SUPPORT) != SD_ALLZERO)
 8003376:	9b01      	ldr	r3, [sp, #4]
 8003378:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 800337c:	d101      	bne.n	8003382 <SDEnWideBus+0x4a>
      return(errorstatus);
 800337e:	2325      	movs	r3, #37	; 0x25
 8003380:	e7e6      	b.n	8003350 <SDEnWideBus+0x18>
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8003382:	4b28      	ldr	r3, [pc, #160]	; (8003424 <SDEnWideBus+0xec>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	041b      	lsls	r3, r3, #16
 8003388:	4827      	ldr	r0, [pc, #156]	; (8003428 <SDEnWideBus+0xf0>)
 800338a:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 800338c:	2437      	movs	r4, #55	; 0x37
 800338e:	6044      	str	r4, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003390:	2340      	movs	r3, #64	; 0x40
 8003392:	6083      	str	r3, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003394:	2300      	movs	r3, #0
 8003396:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003398:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800339c:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 800339e:	f7fd fbeb 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80033a2:	4620      	mov	r0, r4
 80033a4:	f7ff fe40 	bl	8003028 <CmdResp1Error>
      if (errorstatus != SD_OK)
 80033a8:	4603      	mov	r3, r0
 80033aa:	2800      	cmp	r0, #0
 80033ac:	d1d0      	bne.n	8003350 <SDEnWideBus+0x18>
      SDIO_CmdInitStructure.SDIO_Argument = 0x2;
 80033ae:	481e      	ldr	r0, [pc, #120]	; (8003428 <SDEnWideBus+0xf0>)
 80033b0:	2302      	movs	r3, #2
 80033b2:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 80033b4:	2406      	movs	r4, #6
 80033b6:	6044      	str	r4, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80033b8:	2340      	movs	r3, #64	; 0x40
 80033ba:	6083      	str	r3, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80033bc:	2300      	movs	r3, #0
 80033be:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80033c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033c4:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80033c6:	f7fd fbd7 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 80033ca:	4620      	mov	r0, r4
 80033cc:	f7ff fe2c 	bl	8003028 <CmdResp1Error>
 80033d0:	4603      	mov	r3, r0
 80033d2:	e7bd      	b.n	8003350 <SDEnWideBus+0x18>
      SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 80033d4:	4b13      	ldr	r3, [pc, #76]	; (8003424 <SDEnWideBus+0xec>)
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	041b      	lsls	r3, r3, #16
 80033da:	4813      	ldr	r0, [pc, #76]	; (8003428 <SDEnWideBus+0xf0>)
 80033dc:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80033de:	2437      	movs	r4, #55	; 0x37
 80033e0:	6044      	str	r4, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80033e2:	2340      	movs	r3, #64	; 0x40
 80033e4:	6083      	str	r3, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80033e6:	2300      	movs	r3, #0
 80033e8:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80033ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80033ee:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80033f0:	f7fd fbc2 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80033f4:	4620      	mov	r0, r4
 80033f6:	f7ff fe17 	bl	8003028 <CmdResp1Error>
      if (errorstatus != SD_OK)
 80033fa:	4603      	mov	r3, r0
 80033fc:	2800      	cmp	r0, #0
 80033fe:	d1a7      	bne.n	8003350 <SDEnWideBus+0x18>
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8003400:	4809      	ldr	r0, [pc, #36]	; (8003428 <SDEnWideBus+0xf0>)
 8003402:	2300      	movs	r3, #0
 8003404:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_SD_SET_BUSWIDTH;
 8003406:	2406      	movs	r4, #6
 8003408:	6044      	str	r4, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800340a:	2240      	movs	r2, #64	; 0x40
 800340c:	6082      	str	r2, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800340e:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003410:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003414:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003416:	f7fd fbaf 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_SD_SET_BUSWIDTH);
 800341a:	4620      	mov	r0, r4
 800341c:	f7ff fe04 	bl	8003028 <CmdResp1Error>
 8003420:	4603      	mov	r3, r0
 8003422:	e795      	b.n	8003350 <SDEnWideBus+0x18>
 8003424:	200004dc 	.word	0x200004dc
 8003428:	20000bc0 	.word	0x20000bc0

0800342c <MMC_disk_ioctl>:
  switch (cmd) {
 800342c:	2802      	cmp	r0, #2
 800342e:	d009      	beq.n	8003444 <MMC_disk_ioctl+0x18>
 8003430:	2803      	cmp	r0, #3
 8003432:	d00b      	beq.n	800344c <MMC_disk_ioctl+0x20>
 8003434:	2801      	cmp	r0, #1
 8003436:	d001      	beq.n	800343c <MMC_disk_ioctl+0x10>
}
 8003438:	2000      	movs	r0, #0
 800343a:	4770      	bx	lr
      *(DWORD*)buff = 131072;  // 4*1024*32 = 131072
 800343c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003440:	600b      	str	r3, [r1, #0]
    break;
 8003442:	e7f9      	b.n	8003438 <MMC_disk_ioctl+0xc>
      *(WORD*)buff = 512;
 8003444:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003448:	800b      	strh	r3, [r1, #0]
    break;
 800344a:	e7f5      	b.n	8003438 <MMC_disk_ioctl+0xc>
      *(DWORD*)buff = 32;
 800344c:	2320      	movs	r3, #32
 800344e:	600b      	str	r3, [r1, #0]
    break;
 8003450:	e7f2      	b.n	8003438 <MMC_disk_ioctl+0xc>
	...

08003454 <SD_Detect>:
{
 8003454:	b500      	push	{lr}
 8003456:	b083      	sub	sp, #12
  __IO uint8_t status = SD_PRESENT;
 8003458:	2301      	movs	r3, #1
 800345a:	f88d 3007 	strb.w	r3, [sp, #7]
  if (GPIO_ReadInputDataBit(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != Bit_RESET)
 800345e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003462:	4806      	ldr	r0, [pc, #24]	; (800347c <SD_Detect+0x28>)
 8003464:	f7fd f948 	bl	80006f8 <GPIO_ReadInputDataBit>
 8003468:	b110      	cbz	r0, 8003470 <SD_Detect+0x1c>
    status = SD_NOT_PRESENT;
 800346a:	2300      	movs	r3, #0
 800346c:	f88d 3007 	strb.w	r3, [sp, #7]
  return status;
 8003470:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8003474:	b003      	add	sp, #12
 8003476:	f85d fb04 	ldr.w	pc, [sp], #4
 800347a:	bf00      	nop
 800347c:	40020000 	.word	0x40020000

08003480 <UB_SDCard_CheckMedia>:
{
 8003480:	b500      	push	{lr}
 8003482:	b083      	sub	sp, #12
  __IO uint8_t status = SD_NOT_PRESENT;
 8003484:	2300      	movs	r3, #0
 8003486:	f88d 3007 	strb.w	r3, [sp, #7]
  status=SD_Detect();
 800348a:	f7ff ffe3 	bl	8003454 <SD_Detect>
 800348e:	f88d 0007 	strb.w	r0, [sp, #7]
  return(status);
 8003492:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 8003496:	b003      	add	sp, #12
 8003498:	f85d fb04 	ldr.w	pc, [sp], #4

0800349c <MMC_disk_status>:
{
 800349c:	b508      	push	{r3, lr}
  state=SD_Detect();
 800349e:	f7ff ffd9 	bl	8003454 <SD_Detect>
  if(state==SD_PRESENT) {
 80034a2:	2801      	cmp	r0, #1
 80034a4:	d101      	bne.n	80034aa <MMC_disk_status+0xe>
    ret_wert=0;
 80034a6:	2000      	movs	r0, #0
 80034a8:	bd08      	pop	{r3, pc}
    ret_wert=-1;
 80034aa:	f04f 30ff 	mov.w	r0, #4294967295
}
 80034ae:	bd08      	pop	{r3, pc}

080034b0 <SD_PowerON>:
{
 80034b0:	b570      	push	{r4, r5, r6, lr}
 80034b2:	b082      	sub	sp, #8
  __IO SD_Error errorstatus = SD_OK;
 80034b4:	2400      	movs	r4, #0
 80034b6:	f88d 4007 	strb.w	r4, [sp, #7]
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_INIT_CLK_DIV;
 80034ba:	4863      	ldr	r0, [pc, #396]	; (8003648 <SD_PowerON+0x198>)
 80034bc:	2376      	movs	r3, #118	; 0x76
 80034be:	7503      	strb	r3, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 80034c0:	6004      	str	r4, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 80034c2:	6044      	str	r4, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 80034c4:	6084      	str	r4, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 80034c6:	60c4      	str	r4, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 80034c8:	6104      	str	r4, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 80034ca:	f7fd fb29 	bl	8000b20 <SDIO_Init>
  SDIO_SetPowerState(SDIO_PowerState_ON);
 80034ce:	2003      	movs	r0, #3
 80034d0:	f7fd fb44 	bl	8000b5c <SDIO_SetPowerState>
  SDIO_ClockCmd(ENABLE);
 80034d4:	2001      	movs	r0, #1
 80034d6:	f7fd fb3b 	bl	8000b50 <SDIO_ClockCmd>
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 80034da:	485c      	ldr	r0, [pc, #368]	; (800364c <SD_PowerON+0x19c>)
 80034dc:	6004      	str	r4, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_GO_IDLE_STATE;
 80034de:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_No;
 80034e0:	6084      	str	r4, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80034e2:	60c4      	str	r4, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80034e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034e8:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80034ea:	f7fd fb45 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdError();
 80034ee:	f7ff fd26 	bl	8002f3e <CmdError>
 80034f2:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus != SD_OK)
 80034f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80034fa:	b123      	cbz	r3, 8003506 <SD_PowerON+0x56>
    return(errorstatus);
 80034fc:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003500:	b2c0      	uxtb	r0, r0
}
 8003502:	b002      	add	sp, #8
 8003504:	bd70      	pop	{r4, r5, r6, pc}
  SDIO_CmdInitStructure.SDIO_Argument = SD_CHECK_PATTERN;
 8003506:	4851      	ldr	r0, [pc, #324]	; (800364c <SD_PowerON+0x19c>)
 8003508:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 800350c:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SDIO_SEND_IF_COND;
 800350e:	2308      	movs	r3, #8
 8003510:	6043      	str	r3, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003512:	2340      	movs	r3, #64	; 0x40
 8003514:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003516:	2300      	movs	r3, #0
 8003518:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800351a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800351e:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003520:	f7fd fb2a 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp7Error();
 8003524:	f7ff fd20 	bl	8002f68 <CmdResp7Error>
 8003528:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 800352c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003530:	b9eb      	cbnz	r3, 800356e <SD_PowerON+0xbe>
    CardType = SDIO_STD_CAPACITY_SD_CARD_V2_0; /*!< SD Card 2.0 */
 8003532:	2201      	movs	r2, #1
 8003534:	4b46      	ldr	r3, [pc, #280]	; (8003650 <SD_PowerON+0x1a0>)
 8003536:	601a      	str	r2, [r3, #0]
    SDType = SD_HIGH_CAPACITY;
 8003538:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 800353c:	4843      	ldr	r0, [pc, #268]	; (800364c <SD_PowerON+0x19c>)
 800353e:	2300      	movs	r3, #0
 8003540:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003542:	2437      	movs	r4, #55	; 0x37
 8003544:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003546:	2240      	movs	r2, #64	; 0x40
 8003548:	6082      	str	r2, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800354a:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800354c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003550:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003552:	f7fd fb11 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003556:	4620      	mov	r0, r4
 8003558:	f7ff fd66 	bl	8003028 <CmdResp1Error>
 800355c:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 8003560:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003564:	b1f3      	cbz	r3, 80035a4 <SD_PowerON+0xf4>
  return(errorstatus);
 8003566:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800356a:	b2c0      	uxtb	r0, r0
 800356c:	e7c9      	b.n	8003502 <SD_PowerON+0x52>
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 800356e:	4837      	ldr	r0, [pc, #220]	; (800364c <SD_PowerON+0x19c>)
 8003570:	2600      	movs	r6, #0
 8003572:	6006      	str	r6, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003574:	2437      	movs	r4, #55	; 0x37
 8003576:	6044      	str	r4, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003578:	2340      	movs	r3, #64	; 0x40
 800357a:	6083      	str	r3, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800357c:	60c6      	str	r6, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800357e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003582:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003584:	f7fd faf8 	bl	8000b78 <SDIO_SendCommand>
    errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003588:	4620      	mov	r0, r4
 800358a:	f7ff fd4d 	bl	8003028 <CmdResp1Error>
 800358e:	f88d 0007 	strb.w	r0, [sp, #7]
 8003592:	e7d3      	b.n	800353c <SD_PowerON+0x8c>
        return(errorstatus);
 8003594:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003598:	b2c0      	uxtb	r0, r0
 800359a:	e7b2      	b.n	8003502 <SD_PowerON+0x52>
        return(errorstatus);
 800359c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80035a0:	b2c0      	uxtb	r0, r0
 80035a2:	e7ae      	b.n	8003502 <SD_PowerON+0x52>
 80035a4:	2000      	movs	r0, #0
 80035a6:	4604      	mov	r4, r0
 80035a8:	4602      	mov	r2, r0
    while ((!validvoltage) && (count < SD_MAX_VOLT_TRIAL))
 80035aa:	2800      	cmp	r0, #0
 80035ac:	d139      	bne.n	8003622 <SD_PowerON+0x172>
 80035ae:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 80035b2:	429c      	cmp	r4, r3
 80035b4:	d835      	bhi.n	8003622 <SD_PowerON+0x172>
      SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 80035b6:	4825      	ldr	r0, [pc, #148]	; (800364c <SD_PowerON+0x19c>)
 80035b8:	2300      	movs	r3, #0
 80035ba:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 80035bc:	2537      	movs	r5, #55	; 0x37
 80035be:	6045      	str	r5, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80035c0:	2240      	movs	r2, #64	; 0x40
 80035c2:	6082      	str	r2, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80035c4:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80035c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035ca:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 80035cc:	f7fd fad4 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 80035d0:	4628      	mov	r0, r5
 80035d2:	f7ff fd29 	bl	8003028 <CmdResp1Error>
 80035d6:	f88d 0007 	strb.w	r0, [sp, #7]
      if (errorstatus != SD_OK)
 80035da:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d1d8      	bne.n	8003594 <SD_PowerON+0xe4>
      SDIO_CmdInitStructure.SDIO_Argument = SD_VOLTAGE_WINDOW_SD | SDType;
 80035e2:	f046 4300 	orr.w	r3, r6, #2147483648	; 0x80000000
 80035e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80035ea:	4818      	ldr	r0, [pc, #96]	; (800364c <SD_PowerON+0x19c>)
 80035ec:	6003      	str	r3, [r0, #0]
      SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SD_APP_OP_COND;
 80035ee:	2329      	movs	r3, #41	; 0x29
 80035f0:	6043      	str	r3, [r0, #4]
      SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80035f2:	2340      	movs	r3, #64	; 0x40
 80035f4:	6083      	str	r3, [r0, #8]
      SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80035f6:	2300      	movs	r3, #0
 80035f8:	60c3      	str	r3, [r0, #12]
      SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80035fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80035fe:	6103      	str	r3, [r0, #16]
      SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003600:	f7fd faba 	bl	8000b78 <SDIO_SendCommand>
      errorstatus = CmdResp3Error();
 8003604:	f7ff fcd4 	bl	8002fb0 <CmdResp3Error>
 8003608:	f88d 0007 	strb.w	r0, [sp, #7]
      if (errorstatus != SD_OK)
 800360c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003610:	2b00      	cmp	r3, #0
 8003612:	d1c3      	bne.n	800359c <SD_PowerON+0xec>
      response = SDIO_GetResponse(SDIO_RESP1);
 8003614:	2000      	movs	r0, #0
 8003616:	f7fd facb 	bl	8000bb0 <SDIO_GetResponse>
      validvoltage = (((response >> 31) == 1) ? 1 : 0);
 800361a:	4602      	mov	r2, r0
 800361c:	0fc0      	lsrs	r0, r0, #31
      count++;
 800361e:	3401      	adds	r4, #1
 8003620:	e7c3      	b.n	80035aa <SD_PowerON+0xfa>
    if (count >= SD_MAX_VOLT_TRIAL)
 8003622:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8003626:	429c      	cmp	r4, r3
 8003628:	d806      	bhi.n	8003638 <SD_PowerON+0x188>
    if (response &= SD_HIGH_CAPACITY)
 800362a:	f012 4f80 	tst.w	r2, #1073741824	; 0x40000000
 800362e:	d09a      	beq.n	8003566 <SD_PowerON+0xb6>
      CardType = SDIO_HIGH_CAPACITY_SD_CARD;
 8003630:	2202      	movs	r2, #2
 8003632:	4b07      	ldr	r3, [pc, #28]	; (8003650 <SD_PowerON+0x1a0>)
 8003634:	601a      	str	r2, [r3, #0]
 8003636:	e796      	b.n	8003566 <SD_PowerON+0xb6>
      errorstatus = SD_INVALID_VOLTRANGE;
 8003638:	231b      	movs	r3, #27
 800363a:	f88d 3007 	strb.w	r3, [sp, #7]
      return(errorstatus);
 800363e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003642:	b2c0      	uxtb	r0, r0
 8003644:	e75d      	b.n	8003502 <SD_PowerON+0x52>
 8003646:	bf00      	nop
 8003648:	20000c30 	.word	0x20000c30
 800364c:	20000bc0 	.word	0x20000bc0
 8003650:	200004d4 	.word	0x200004d4

08003654 <SD_InitializeCards>:
{
 8003654:	b530      	push	{r4, r5, lr}
 8003656:	b083      	sub	sp, #12
  uint16_t rca = 0x01;
 8003658:	2301      	movs	r3, #1
 800365a:	f8ad 3006 	strh.w	r3, [sp, #6]
  if (SDIO_GetPowerState() == SDIO_PowerState_OFF)
 800365e:	f7fd fa83 	bl	8000b68 <SDIO_GetPowerState>
 8003662:	b918      	cbnz	r0, 800366c <SD_InitializeCards+0x18>
    return(errorstatus);
 8003664:	2425      	movs	r4, #37	; 0x25
}
 8003666:	4620      	mov	r0, r4
 8003668:	b003      	add	sp, #12
 800366a:	bd30      	pop	{r4, r5, pc}
  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 800366c:	4b38      	ldr	r3, [pc, #224]	; (8003750 <SD_InitializeCards+0xfc>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	2b04      	cmp	r3, #4
 8003672:	d021      	beq.n	80036b8 <SD_InitializeCards+0x64>
    SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8003674:	4837      	ldr	r0, [pc, #220]	; (8003754 <SD_InitializeCards+0x100>)
 8003676:	2300      	movs	r3, #0
 8003678:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_ALL_SEND_CID;
 800367a:	2202      	movs	r2, #2
 800367c:	6042      	str	r2, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 800367e:	22c0      	movs	r2, #192	; 0xc0
 8003680:	6082      	str	r2, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003682:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003684:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003688:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 800368a:	f7fd fa75 	bl	8000b78 <SDIO_SendCommand>
    errorstatus = CmdResp2Error();
 800368e:	f7ff fca9 	bl	8002fe4 <CmdResp2Error>
    if (SD_OK != errorstatus)
 8003692:	4604      	mov	r4, r0
 8003694:	2800      	cmp	r0, #0
 8003696:	d1e6      	bne.n	8003666 <SD_InitializeCards+0x12>
    CID_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 8003698:	f7fd fa8a 	bl	8000bb0 <SDIO_GetResponse>
 800369c:	4c2e      	ldr	r4, [pc, #184]	; (8003758 <SD_InitializeCards+0x104>)
 800369e:	6020      	str	r0, [r4, #0]
    CID_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 80036a0:	2004      	movs	r0, #4
 80036a2:	f7fd fa85 	bl	8000bb0 <SDIO_GetResponse>
 80036a6:	6060      	str	r0, [r4, #4]
    CID_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 80036a8:	2008      	movs	r0, #8
 80036aa:	f7fd fa81 	bl	8000bb0 <SDIO_GetResponse>
 80036ae:	60a0      	str	r0, [r4, #8]
    CID_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 80036b0:	200c      	movs	r0, #12
 80036b2:	f7fd fa7d 	bl	8000bb0 <SDIO_GetResponse>
 80036b6:	60e0      	str	r0, [r4, #12]
  if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) ||  (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) ||  (SDIO_SECURE_DIGITAL_IO_COMBO_CARD == CardType)
 80036b8:	4b25      	ldr	r3, [pc, #148]	; (8003750 <SD_InitializeCards+0xfc>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	2b01      	cmp	r3, #1
 80036be:	d92f      	bls.n	8003720 <SD_InitializeCards+0xcc>
 80036c0:	2b06      	cmp	r3, #6
 80036c2:	d02d      	beq.n	8003720 <SD_InitializeCards+0xcc>
      ||  (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 80036c4:	2b02      	cmp	r3, #2
 80036c6:	d02b      	beq.n	8003720 <SD_InitializeCards+0xcc>
  if (SDIO_SECURE_DIGITAL_IO_CARD != CardType)
 80036c8:	4b21      	ldr	r3, [pc, #132]	; (8003750 <SD_InitializeCards+0xfc>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	2b04      	cmp	r3, #4
 80036ce:	d03d      	beq.n	800374c <SD_InitializeCards+0xf8>
    RCA = rca;
 80036d0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 80036d4:	4a21      	ldr	r2, [pc, #132]	; (800375c <SD_InitializeCards+0x108>)
 80036d6:	6013      	str	r3, [r2, #0]
    SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)(rca << 16);
 80036d8:	041b      	lsls	r3, r3, #16
 80036da:	481e      	ldr	r0, [pc, #120]	; (8003754 <SD_InitializeCards+0x100>)
 80036dc:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_CSD;
 80036de:	2309      	movs	r3, #9
 80036e0:	6043      	str	r3, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Long;
 80036e2:	23c0      	movs	r3, #192	; 0xc0
 80036e4:	6083      	str	r3, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80036e6:	2300      	movs	r3, #0
 80036e8:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80036ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80036ee:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 80036f0:	f7fd fa42 	bl	8000b78 <SDIO_SendCommand>
    errorstatus = CmdResp2Error();
 80036f4:	f7ff fc76 	bl	8002fe4 <CmdResp2Error>
    if (SD_OK != errorstatus)
 80036f8:	4604      	mov	r4, r0
 80036fa:	2800      	cmp	r0, #0
 80036fc:	d1b3      	bne.n	8003666 <SD_InitializeCards+0x12>
    CSD_Tab[0] = SDIO_GetResponse(SDIO_RESP1);
 80036fe:	f7fd fa57 	bl	8000bb0 <SDIO_GetResponse>
 8003702:	4d17      	ldr	r5, [pc, #92]	; (8003760 <SD_InitializeCards+0x10c>)
 8003704:	6028      	str	r0, [r5, #0]
    CSD_Tab[1] = SDIO_GetResponse(SDIO_RESP2);
 8003706:	2004      	movs	r0, #4
 8003708:	f7fd fa52 	bl	8000bb0 <SDIO_GetResponse>
 800370c:	6068      	str	r0, [r5, #4]
    CSD_Tab[2] = SDIO_GetResponse(SDIO_RESP3);
 800370e:	2008      	movs	r0, #8
 8003710:	f7fd fa4e 	bl	8000bb0 <SDIO_GetResponse>
 8003714:	60a8      	str	r0, [r5, #8]
    CSD_Tab[3] = SDIO_GetResponse(SDIO_RESP4);
 8003716:	200c      	movs	r0, #12
 8003718:	f7fd fa4a 	bl	8000bb0 <SDIO_GetResponse>
 800371c:	60e8      	str	r0, [r5, #12]
 800371e:	e7a2      	b.n	8003666 <SD_InitializeCards+0x12>
    SDIO_CmdInitStructure.SDIO_Argument = 0x00;
 8003720:	480c      	ldr	r0, [pc, #48]	; (8003754 <SD_InitializeCards+0x100>)
 8003722:	2300      	movs	r3, #0
 8003724:	6003      	str	r3, [r0, #0]
    SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_REL_ADDR;
 8003726:	2403      	movs	r4, #3
 8003728:	6044      	str	r4, [r0, #4]
    SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800372a:	2240      	movs	r2, #64	; 0x40
 800372c:	6082      	str	r2, [r0, #8]
    SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800372e:	60c3      	str	r3, [r0, #12]
    SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003730:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003734:	6103      	str	r3, [r0, #16]
    SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003736:	f7fd fa1f 	bl	8000b78 <SDIO_SendCommand>
    errorstatus = CmdResp6Error(SD_CMD_SET_REL_ADDR, &rca);
 800373a:	f10d 0106 	add.w	r1, sp, #6
 800373e:	4620      	mov	r0, r4
 8003740:	f7ff fd04 	bl	800314c <CmdResp6Error>
    if (SD_OK != errorstatus)
 8003744:	4604      	mov	r4, r0
 8003746:	2800      	cmp	r0, #0
 8003748:	d0be      	beq.n	80036c8 <SD_InitializeCards+0x74>
 800374a:	e78c      	b.n	8003666 <SD_InitializeCards+0x12>
  return(errorstatus);
 800374c:	2400      	movs	r4, #0
 800374e:	e78a      	b.n	8003666 <SD_InitializeCards+0x12>
 8003750:	200004d4 	.word	0x200004d4
 8003754:	20000bc0 	.word	0x20000bc0
 8003758:	200004b4 	.word	0x200004b4
 800375c:	200004dc 	.word	0x200004dc
 8003760:	200004c4 	.word	0x200004c4

08003764 <SD_GetCardInfo>:
{
 8003764:	b4f0      	push	{r4, r5, r6, r7}
 8003766:	4603      	mov	r3, r0
  cardinfo->CardType = (uint8_t)CardType;
 8003768:	4aa2      	ldr	r2, [pc, #648]	; (80039f4 <SD_GetCardInfo+0x290>)
 800376a:	6814      	ldr	r4, [r2, #0]
 800376c:	f880 4056 	strb.w	r4, [r0, #86]	; 0x56
  cardinfo->RCA = (uint16_t)RCA;
 8003770:	4aa1      	ldr	r2, [pc, #644]	; (80039f8 <SD_GetCardInfo+0x294>)
 8003772:	8812      	ldrh	r2, [r2, #0]
 8003774:	f8a0 2054 	strh.w	r2, [r0, #84]	; 0x54
  tmp = (uint8_t)((CSD_Tab[0] & 0xFF000000) >> 24);
 8003778:	4da0      	ldr	r5, [pc, #640]	; (80039fc <SD_GetCardInfo+0x298>)
 800377a:	682a      	ldr	r2, [r5, #0]
 800377c:	0e10      	lsrs	r0, r2, #24
 800377e:	b2c1      	uxtb	r1, r0
  cardinfo->SD_csd.CSDStruct = (tmp & 0xC0) >> 6;
 8003780:	098e      	lsrs	r6, r1, #6
 8003782:	701e      	strb	r6, [r3, #0]
  cardinfo->SD_csd.SysSpecVersion = (tmp & 0x3C) >> 2;
 8003784:	f3c0 0083 	ubfx	r0, r0, #2, #4
 8003788:	7058      	strb	r0, [r3, #1]
  cardinfo->SD_csd.Reserved1 = tmp & 0x03;
 800378a:	f001 0103 	and.w	r1, r1, #3
 800378e:	7099      	strb	r1, [r3, #2]
  tmp = (uint8_t)((CSD_Tab[0] & 0x00FF0000) >> 16);
 8003790:	f3c2 4107 	ubfx	r1, r2, #16, #8
  cardinfo->SD_csd.TAAC = tmp;
 8003794:	70d9      	strb	r1, [r3, #3]
  tmp = (uint8_t)((CSD_Tab[0] & 0x0000FF00) >> 8);
 8003796:	f3c2 2107 	ubfx	r1, r2, #8, #8
  cardinfo->SD_csd.NSAC = tmp;
 800379a:	7119      	strb	r1, [r3, #4]
  tmp = (uint8_t)(CSD_Tab[0] & 0x000000FF);
 800379c:	b2d2      	uxtb	r2, r2
  cardinfo->SD_csd.MaxBusClkFrec = tmp;
 800379e:	715a      	strb	r2, [r3, #5]
  tmp = (uint8_t)((CSD_Tab[1] & 0xFF000000) >> 24);
 80037a0:	6869      	ldr	r1, [r5, #4]
 80037a2:	0e0a      	lsrs	r2, r1, #24
  cardinfo->SD_csd.CardComdClasses = tmp << 4;
 80037a4:	0112      	lsls	r2, r2, #4
 80037a6:	80da      	strh	r2, [r3, #6]
  tmp = (uint8_t)((CSD_Tab[1] & 0x00FF0000) >> 16);
 80037a8:	f3c1 4007 	ubfx	r0, r1, #16, #8
  cardinfo->SD_csd.CardComdClasses |= (tmp & 0xF0) >> 4;
 80037ac:	88da      	ldrh	r2, [r3, #6]
 80037ae:	b292      	uxth	r2, r2
 80037b0:	ea42 1210 	orr.w	r2, r2, r0, lsr #4
 80037b4:	80da      	strh	r2, [r3, #6]
  cardinfo->SD_csd.RdBlockLen = tmp & 0x0F;
 80037b6:	f000 000f 	and.w	r0, r0, #15
 80037ba:	7218      	strb	r0, [r3, #8]
  tmp = (uint8_t)((CSD_Tab[1] & 0x0000FF00) >> 8);
 80037bc:	0a08      	lsrs	r0, r1, #8
 80037be:	b2c2      	uxtb	r2, r0
  cardinfo->SD_csd.PartBlockRead = (tmp & 0x80) >> 7;
 80037c0:	09d5      	lsrs	r5, r2, #7
 80037c2:	725d      	strb	r5, [r3, #9]
  cardinfo->SD_csd.WrBlockMisalign = (tmp & 0x40) >> 6;
 80037c4:	f3c0 1580 	ubfx	r5, r0, #6, #1
 80037c8:	729d      	strb	r5, [r3, #10]
  cardinfo->SD_csd.RdBlockMisalign = (tmp & 0x20) >> 5;
 80037ca:	f3c0 1540 	ubfx	r5, r0, #5, #1
 80037ce:	72dd      	strb	r5, [r3, #11]
  cardinfo->SD_csd.DSRImpl = (tmp & 0x10) >> 4;
 80037d0:	f3c0 1500 	ubfx	r5, r0, #4, #1
 80037d4:	731d      	strb	r5, [r3, #12]
  cardinfo->SD_csd.Reserved2 = 0; /*!< Reserved */
 80037d6:	2500      	movs	r5, #0
 80037d8:	735d      	strb	r5, [r3, #13]
  if ((CardType == SDIO_STD_CAPACITY_SD_CARD_V1_1) || (CardType == SDIO_STD_CAPACITY_SD_CARD_V2_0))
 80037da:	2c01      	cmp	r4, #1
 80037dc:	f240 80a9 	bls.w	8003932 <SD_GetCardInfo+0x1ce>
  else if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 80037e0:	2c02      	cmp	r4, #2
 80037e2:	f000 80e6 	beq.w	80039b2 <SD_GetCardInfo+0x24e>
  cardinfo->SD_csd.EraseGrSize = (tmp & 0x40) >> 6;
 80037e6:	f3c2 1180 	ubfx	r1, r2, #6, #1
 80037ea:	7659      	strb	r1, [r3, #25]
  cardinfo->SD_csd.EraseGrMul = (tmp & 0x3F) << 1;
 80037ec:	0052      	lsls	r2, r2, #1
 80037ee:	f002 027e 	and.w	r2, r2, #126	; 0x7e
 80037f2:	769a      	strb	r2, [r3, #26]
  tmp = (uint8_t)(CSD_Tab[2] & 0x000000FF);
 80037f4:	4881      	ldr	r0, [pc, #516]	; (80039fc <SD_GetCardInfo+0x298>)
 80037f6:	7a02      	ldrb	r2, [r0, #8]
  cardinfo->SD_csd.EraseGrMul |= (tmp & 0x80) >> 7;
 80037f8:	7e99      	ldrb	r1, [r3, #26]
 80037fa:	ea41 11d2 	orr.w	r1, r1, r2, lsr #7
 80037fe:	7699      	strb	r1, [r3, #26]
  cardinfo->SD_csd.WrProtectGrSize = (tmp & 0x7F);
 8003800:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003804:	76da      	strb	r2, [r3, #27]
  tmp = (uint8_t)((CSD_Tab[3] & 0xFF000000) >> 24);
 8003806:	68c1      	ldr	r1, [r0, #12]
 8003808:	0e0a      	lsrs	r2, r1, #24
  cardinfo->SD_csd.WrProtectGrEnable = (tmp & 0x80) >> 7;
 800380a:	09d0      	lsrs	r0, r2, #7
 800380c:	7718      	strb	r0, [r3, #28]
  cardinfo->SD_csd.ManDeflECC = (tmp & 0x60) >> 5;
 800380e:	f3c2 1041 	ubfx	r0, r2, #5, #2
 8003812:	7758      	strb	r0, [r3, #29]
  cardinfo->SD_csd.WrSpeedFact = (tmp & 0x1C) >> 2;
 8003814:	f3c2 0082 	ubfx	r0, r2, #2, #3
 8003818:	7798      	strb	r0, [r3, #30]
  cardinfo->SD_csd.MaxWrBlockLen = (tmp & 0x03) << 2;
 800381a:	0092      	lsls	r2, r2, #2
 800381c:	f002 020c 	and.w	r2, r2, #12
 8003820:	77da      	strb	r2, [r3, #31]
  tmp = (uint8_t)((CSD_Tab[3] & 0x00FF0000) >> 16);
 8003822:	0c08      	lsrs	r0, r1, #16
 8003824:	b2c2      	uxtb	r2, r0
  cardinfo->SD_csd.MaxWrBlockLen |= (tmp & 0xC0) >> 6;
 8003826:	7fdc      	ldrb	r4, [r3, #31]
 8003828:	ea44 1492 	orr.w	r4, r4, r2, lsr #6
 800382c:	77dc      	strb	r4, [r3, #31]
  cardinfo->SD_csd.WriteBlockPaPartial = (tmp & 0x20) >> 5;
 800382e:	f3c0 1040 	ubfx	r0, r0, #5, #1
 8003832:	f883 0020 	strb.w	r0, [r3, #32]
  cardinfo->SD_csd.Reserved3 = 0;
 8003836:	2000      	movs	r0, #0
 8003838:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
  cardinfo->SD_csd.ContentProtectAppli = (tmp & 0x01);
 800383c:	f002 0201 	and.w	r2, r2, #1
 8003840:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  tmp = (uint8_t)((CSD_Tab[3] & 0x0000FF00) >> 8);
 8003844:	0a0a      	lsrs	r2, r1, #8
 8003846:	b2d4      	uxtb	r4, r2
  cardinfo->SD_csd.FileFormatGrouop = (tmp & 0x80) >> 7;
 8003848:	09e5      	lsrs	r5, r4, #7
 800384a:	f883 5023 	strb.w	r5, [r3, #35]	; 0x23
  cardinfo->SD_csd.CopyFlag = (tmp & 0x40) >> 6;
 800384e:	f3c2 1580 	ubfx	r5, r2, #6, #1
 8003852:	f883 5024 	strb.w	r5, [r3, #36]	; 0x24
  cardinfo->SD_csd.PermWrProtect = (tmp & 0x20) >> 5;
 8003856:	f3c2 1540 	ubfx	r5, r2, #5, #1
 800385a:	f883 5025 	strb.w	r5, [r3, #37]	; 0x25
  cardinfo->SD_csd.TempWrProtect = (tmp & 0x10) >> 4;
 800385e:	f3c2 1500 	ubfx	r5, r2, #4, #1
 8003862:	f883 5026 	strb.w	r5, [r3, #38]	; 0x26
  cardinfo->SD_csd.FileFormat = (tmp & 0x0C) >> 2;
 8003866:	f3c2 0281 	ubfx	r2, r2, #2, #2
 800386a:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  cardinfo->SD_csd.ECC = (tmp & 0x03);
 800386e:	f004 0403 	and.w	r4, r4, #3
 8003872:	f883 4028 	strb.w	r4, [r3, #40]	; 0x28
  cardinfo->SD_csd.CSD_CRC = (tmp & 0xFE) >> 1;
 8003876:	f3c1 0146 	ubfx	r1, r1, #1, #7
 800387a:	f883 1029 	strb.w	r1, [r3, #41]	; 0x29
  cardinfo->SD_csd.Reserved4 = 1;
 800387e:	2401      	movs	r4, #1
 8003880:	f883 402a 	strb.w	r4, [r3, #42]	; 0x2a
  tmp = (uint8_t)((CID_Tab[0] & 0xFF000000) >> 24);
 8003884:	4d5e      	ldr	r5, [pc, #376]	; (8003a00 <SD_GetCardInfo+0x29c>)
 8003886:	682a      	ldr	r2, [r5, #0]
 8003888:	0e11      	lsrs	r1, r2, #24
  cardinfo->SD_cid.ManufacturerID = tmp;
 800388a:	f883 102c 	strb.w	r1, [r3, #44]	; 0x2c
  tmp = (uint8_t)((CID_Tab[0] & 0x00FF0000) >> 16);
 800388e:	f3c2 4107 	ubfx	r1, r2, #16, #8
  cardinfo->SD_cid.OEM_AppliID = tmp << 8;
 8003892:	0209      	lsls	r1, r1, #8
 8003894:	85d9      	strh	r1, [r3, #46]	; 0x2e
  tmp = (uint8_t)((CID_Tab[0] & 0x000000FF00) >> 8);
 8003896:	f3c2 2607 	ubfx	r6, r2, #8, #8
  cardinfo->SD_cid.OEM_AppliID |= tmp;
 800389a:	8dd9      	ldrh	r1, [r3, #46]	; 0x2e
 800389c:	b289      	uxth	r1, r1
 800389e:	4331      	orrs	r1, r6
 80038a0:	85d9      	strh	r1, [r3, #46]	; 0x2e
  cardinfo->SD_cid.ProdName1 = tmp << 24;
 80038a2:	0612      	lsls	r2, r2, #24
 80038a4:	631a      	str	r2, [r3, #48]	; 0x30
  tmp = (uint8_t)((CID_Tab[1] & 0xFF000000) >> 24);
 80038a6:	686a      	ldr	r2, [r5, #4]
 80038a8:	0e16      	lsrs	r6, r2, #24
  cardinfo->SD_cid.ProdName1 |= tmp << 16;
 80038aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80038ac:	ea41 4106 	orr.w	r1, r1, r6, lsl #16
 80038b0:	6319      	str	r1, [r3, #48]	; 0x30
  tmp = (uint8_t)((CID_Tab[1] & 0x00FF0000) >> 16);
 80038b2:	0c11      	lsrs	r1, r2, #16
  cardinfo->SD_cid.ProdName1 |= tmp << 8;
 80038b4:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80038b6:	0209      	lsls	r1, r1, #8
 80038b8:	b289      	uxth	r1, r1
 80038ba:	4331      	orrs	r1, r6
 80038bc:	6319      	str	r1, [r3, #48]	; 0x30
  cardinfo->SD_cid.ProdName1 |= tmp;
 80038be:	6b1e      	ldr	r6, [r3, #48]	; 0x30
 80038c0:	f3c2 2107 	ubfx	r1, r2, #8, #8
 80038c4:	4331      	orrs	r1, r6
 80038c6:	6319      	str	r1, [r3, #48]	; 0x30
  tmp = (uint8_t)(CID_Tab[1] & 0x000000FF);
 80038c8:	b2d2      	uxtb	r2, r2
  cardinfo->SD_cid.ProdName2 = tmp;
 80038ca:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  tmp = (uint8_t)((CID_Tab[2] & 0xFF000000) >> 24);
 80038ce:	68aa      	ldr	r2, [r5, #8]
 80038d0:	0e11      	lsrs	r1, r2, #24
  cardinfo->SD_cid.ProdRev = tmp;
 80038d2:	f883 1035 	strb.w	r1, [r3, #53]	; 0x35
  tmp = (uint8_t)((CID_Tab[2] & 0x00FF0000) >> 16);
 80038d6:	0c11      	lsrs	r1, r2, #16
  cardinfo->SD_cid.ProdSN = tmp << 24;
 80038d8:	0609      	lsls	r1, r1, #24
 80038da:	6399      	str	r1, [r3, #56]	; 0x38
  tmp = (uint8_t)((CID_Tab[2] & 0x0000FF00) >> 8);
 80038dc:	0a11      	lsrs	r1, r2, #8
  cardinfo->SD_cid.ProdSN |= tmp << 16;
 80038de:	6b9e      	ldr	r6, [r3, #56]	; 0x38
 80038e0:	0409      	lsls	r1, r1, #16
 80038e2:	f401 017f 	and.w	r1, r1, #16711680	; 0xff0000
 80038e6:	4331      	orrs	r1, r6
 80038e8:	6399      	str	r1, [r3, #56]	; 0x38
  cardinfo->SD_cid.ProdSN |= tmp << 8;
 80038ea:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80038ec:	0212      	lsls	r2, r2, #8
 80038ee:	b292      	uxth	r2, r2
 80038f0:	430a      	orrs	r2, r1
 80038f2:	639a      	str	r2, [r3, #56]	; 0x38
  tmp = (uint8_t)((CID_Tab[3] & 0xFF000000) >> 24);
 80038f4:	68ea      	ldr	r2, [r5, #12]
  cardinfo->SD_cid.ProdSN |= tmp;
 80038f6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80038f8:	ea41 6112 	orr.w	r1, r1, r2, lsr #24
 80038fc:	6399      	str	r1, [r3, #56]	; 0x38
  tmp = (uint8_t)((CID_Tab[3] & 0x00FF0000) >> 16);
 80038fe:	0c11      	lsrs	r1, r2, #16
  cardinfo->SD_cid.Reserved1 |= (tmp & 0xF0) >> 4;
 8003900:	f893 503c 	ldrb.w	r5, [r3, #60]	; 0x3c
 8003904:	f3c1 1603 	ubfx	r6, r1, #4, #4
 8003908:	4335      	orrs	r5, r6
 800390a:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
  cardinfo->SD_cid.ManufactDate = (tmp & 0x0F) << 8;
 800390e:	0209      	lsls	r1, r1, #8
 8003910:	f401 6170 	and.w	r1, r1, #3840	; 0xf00
 8003914:	87d9      	strh	r1, [r3, #62]	; 0x3e
  tmp = (uint8_t)((CID_Tab[3] & 0x0000FF00) >> 8);
 8003916:	f3c2 2507 	ubfx	r5, r2, #8, #8
  cardinfo->SD_cid.ManufactDate |= tmp;
 800391a:	8fd9      	ldrh	r1, [r3, #62]	; 0x3e
 800391c:	b289      	uxth	r1, r1
 800391e:	4329      	orrs	r1, r5
 8003920:	87d9      	strh	r1, [r3, #62]	; 0x3e
  cardinfo->SD_cid.CID_CRC = (tmp & 0xFE) >> 1;
 8003922:	f3c2 0246 	ubfx	r2, r2, #1, #7
 8003926:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  cardinfo->SD_cid.Reserved2 = 1;
 800392a:	f883 4041 	strb.w	r4, [r3, #65]	; 0x41
}
 800392e:	bcf0      	pop	{r4, r5, r6, r7}
 8003930:	4770      	bx	lr
    cardinfo->SD_csd.DeviceSize = (tmp & 0x03) << 10;
 8003932:	0280      	lsls	r0, r0, #10
 8003934:	f400 6040 	and.w	r0, r0, #3072	; 0xc00
 8003938:	6118      	str	r0, [r3, #16]
    cardinfo->SD_csd.DeviceSize |= (tmp) << 2;
 800393a:	691a      	ldr	r2, [r3, #16]
 800393c:	0089      	lsls	r1, r1, #2
 800393e:	f401 717f 	and.w	r1, r1, #1020	; 0x3fc
 8003942:	4311      	orrs	r1, r2
 8003944:	6119      	str	r1, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 8003946:	4a2d      	ldr	r2, [pc, #180]	; (80039fc <SD_GetCardInfo+0x298>)
 8003948:	6892      	ldr	r2, [r2, #8]
 800394a:	0e10      	lsrs	r0, r2, #24
 800394c:	b2c1      	uxtb	r1, r0
    cardinfo->SD_csd.DeviceSize |= (tmp & 0xC0) >> 6;
 800394e:	691c      	ldr	r4, [r3, #16]
 8003950:	ea44 1491 	orr.w	r4, r4, r1, lsr #6
 8003954:	611c      	str	r4, [r3, #16]
    cardinfo->SD_csd.MaxRdCurrentVDDMin = (tmp & 0x38) >> 3;
 8003956:	f3c0 00c2 	ubfx	r0, r0, #3, #3
 800395a:	7518      	strb	r0, [r3, #20]
    cardinfo->SD_csd.MaxRdCurrentVDDMax = (tmp & 0x07);
 800395c:	f001 0107 	and.w	r1, r1, #7
 8003960:	7559      	strb	r1, [r3, #21]
    tmp = (uint8_t)((CSD_Tab[2] & 0x00FF0000) >> 16);
 8003962:	0c11      	lsrs	r1, r2, #16
    cardinfo->SD_csd.MaxWrCurrentVDDMin = (tmp & 0xE0) >> 5;
 8003964:	f3c1 1042 	ubfx	r0, r1, #5, #3
 8003968:	7598      	strb	r0, [r3, #22]
    cardinfo->SD_csd.MaxWrCurrentVDDMax = (tmp & 0x1C) >> 2;
 800396a:	f3c1 0082 	ubfx	r0, r1, #2, #3
 800396e:	75d8      	strb	r0, [r3, #23]
    cardinfo->SD_csd.DeviceSizeMul = (tmp & 0x03) << 1;
 8003970:	0049      	lsls	r1, r1, #1
 8003972:	f001 0106 	and.w	r1, r1, #6
 8003976:	7619      	strb	r1, [r3, #24]
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 8003978:	f3c2 2207 	ubfx	r2, r2, #8, #8
    cardinfo->SD_csd.DeviceSizeMul |= (tmp & 0x80) >> 7;
 800397c:	7e19      	ldrb	r1, [r3, #24]
 800397e:	ea41 11d2 	orr.w	r1, r1, r2, lsr #7
 8003982:	7619      	strb	r1, [r3, #24]
    cardinfo->CardCapacity = (cardinfo->SD_csd.DeviceSize + 1) ;
 8003984:	691d      	ldr	r5, [r3, #16]
 8003986:	3501      	adds	r5, #1
    cardinfo->CardCapacity *= (1 << (cardinfo->SD_csd.DeviceSizeMul + 2));
 8003988:	7e18      	ldrb	r0, [r3, #24]
 800398a:	3002      	adds	r0, #2
 800398c:	2401      	movs	r4, #1
 800398e:	fa04 f000 	lsl.w	r0, r4, r0
 8003992:	17c7      	asrs	r7, r0, #31
 8003994:	fba5 0100 	umull	r0, r1, r5, r0
 8003998:	fb05 1107 	mla	r1, r5, r7, r1
    cardinfo->CardBlockSize = 1 << (cardinfo->SD_csd.RdBlockLen);
 800399c:	7a1d      	ldrb	r5, [r3, #8]
 800399e:	b2ed      	uxtb	r5, r5
 80039a0:	40ac      	lsls	r4, r5
 80039a2:	651c      	str	r4, [r3, #80]	; 0x50
    cardinfo->CardCapacity *= cardinfo->CardBlockSize;
 80039a4:	fba0 6704 	umull	r6, r7, r0, r4
 80039a8:	fb04 7701 	mla	r7, r4, r1, r7
 80039ac:	e9c3 6712 	strd	r6, r7, [r3, #72]	; 0x48
 80039b0:	e719      	b.n	80037e6 <SD_GetCardInfo+0x82>
    cardinfo->SD_csd.DeviceSize = (tmp & 0x3F) << 16;
 80039b2:	0409      	lsls	r1, r1, #16
 80039b4:	f401 117c 	and.w	r1, r1, #4128768	; 0x3f0000
 80039b8:	6119      	str	r1, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0xFF000000) >> 24);
 80039ba:	4a10      	ldr	r2, [pc, #64]	; (80039fc <SD_GetCardInfo+0x298>)
 80039bc:	6892      	ldr	r2, [r2, #8]
 80039be:	0e10      	lsrs	r0, r2, #24
    cardinfo->SD_csd.DeviceSize |= (tmp << 8);
 80039c0:	6919      	ldr	r1, [r3, #16]
 80039c2:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 80039c6:	6119      	str	r1, [r3, #16]
    cardinfo->SD_csd.DeviceSize |= (tmp);
 80039c8:	6918      	ldr	r0, [r3, #16]
 80039ca:	f3c2 4107 	ubfx	r1, r2, #16, #8
 80039ce:	4301      	orrs	r1, r0
 80039d0:	6119      	str	r1, [r3, #16]
    tmp = (uint8_t)((CSD_Tab[2] & 0x0000FF00) >> 8);
 80039d2:	f3c2 2207 	ubfx	r2, r2, #8, #8
    cardinfo->CardCapacity = ((uint64_t)cardinfo->SD_csd.DeviceSize + 1) * 512 * 1024;
 80039d6:	6918      	ldr	r0, [r3, #16]
 80039d8:	2100      	movs	r1, #0
 80039da:	3001      	adds	r0, #1
 80039dc:	f141 0100 	adc.w	r1, r1, #0
 80039e0:	04c9      	lsls	r1, r1, #19
 80039e2:	ea41 3150 	orr.w	r1, r1, r0, lsr #13
 80039e6:	04c0      	lsls	r0, r0, #19
 80039e8:	6498      	str	r0, [r3, #72]	; 0x48
 80039ea:	64d9      	str	r1, [r3, #76]	; 0x4c
    cardinfo->CardBlockSize = 512;    
 80039ec:	f44f 7100 	mov.w	r1, #512	; 0x200
 80039f0:	6519      	str	r1, [r3, #80]	; 0x50
 80039f2:	e6f8      	b.n	80037e6 <SD_GetCardInfo+0x82>
 80039f4:	200004d4 	.word	0x200004d4
 80039f8:	200004dc 	.word	0x200004dc
 80039fc:	200004c4 	.word	0x200004c4
 8003a00:	200004b4 	.word	0x200004b4

08003a04 <SD_EnableWideBusOperation>:
{
 8003a04:	b510      	push	{r4, lr}
  if (SDIO_MULTIMEDIA_CARD == CardType)
 8003a06:	4b1a      	ldr	r3, [pc, #104]	; (8003a70 <SD_EnableWideBusOperation+0x6c>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	2b03      	cmp	r3, #3
 8003a0c:	d029      	beq.n	8003a62 <SD_EnableWideBusOperation+0x5e>
  else if ((SDIO_STD_CAPACITY_SD_CARD_V1_1 == CardType) || (SDIO_STD_CAPACITY_SD_CARD_V2_0 == CardType) || (SDIO_HIGH_CAPACITY_SD_CARD == CardType))
 8003a0e:	2b02      	cmp	r3, #2
 8003a10:	d82a      	bhi.n	8003a68 <SD_EnableWideBusOperation+0x64>
    if (SDIO_BusWide_8b == WideMode)
 8003a12:	f5b0 5f80 	cmp.w	r0, #4096	; 0x1000
 8003a16:	d029      	beq.n	8003a6c <SD_EnableWideBusOperation+0x68>
    else if (SDIO_BusWide_4b == WideMode)
 8003a18:	f5b0 6f00 	cmp.w	r0, #2048	; 0x800
 8003a1c:	d00f      	beq.n	8003a3e <SD_EnableWideBusOperation+0x3a>
      errorstatus = SDEnWideBus(DISABLE);
 8003a1e:	2000      	movs	r0, #0
 8003a20:	f7ff fc8a 	bl	8003338 <SDEnWideBus>
      if (SD_OK == errorstatus)
 8003a24:	4604      	mov	r4, r0
 8003a26:	b9e8      	cbnz	r0, 8003a64 <SD_EnableWideBusOperation+0x60>
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8003a28:	4812      	ldr	r0, [pc, #72]	; (8003a74 <SD_EnableWideBusOperation+0x70>)
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	7503      	strb	r3, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003a2e:	6003      	str	r3, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003a30:	6043      	str	r3, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003a32:	6083      	str	r3, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8003a34:	60c3      	str	r3, [r0, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003a36:	6103      	str	r3, [r0, #16]
        SDIO_Init(&SDIO_InitStructure);
 8003a38:	f7fd f872 	bl	8000b20 <SDIO_Init>
 8003a3c:	e012      	b.n	8003a64 <SD_EnableWideBusOperation+0x60>
      errorstatus = SDEnWideBus(ENABLE);
 8003a3e:	2001      	movs	r0, #1
 8003a40:	f7ff fc7a 	bl	8003338 <SDEnWideBus>
      if (SD_OK == errorstatus)
 8003a44:	4604      	mov	r4, r0
 8003a46:	b968      	cbnz	r0, 8003a64 <SD_EnableWideBusOperation+0x60>
        SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV; 
 8003a48:	480a      	ldr	r0, [pc, #40]	; (8003a74 <SD_EnableWideBusOperation+0x70>)
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	7503      	strb	r3, [r0, #20]
        SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003a4e:	6003      	str	r3, [r0, #0]
        SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003a50:	6043      	str	r3, [r0, #4]
        SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003a52:	6083      	str	r3, [r0, #8]
        SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_4b;
 8003a54:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a58:	60c2      	str	r2, [r0, #12]
        SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003a5a:	6103      	str	r3, [r0, #16]
        SDIO_Init(&SDIO_InitStructure);
 8003a5c:	f7fd f860 	bl	8000b20 <SDIO_Init>
 8003a60:	e000      	b.n	8003a64 <SD_EnableWideBusOperation+0x60>
    return(errorstatus);
 8003a62:	2427      	movs	r4, #39	; 0x27
}
 8003a64:	4620      	mov	r0, r4
 8003a66:	bd10      	pop	{r4, pc}
  SD_Error errorstatus = SD_OK;
 8003a68:	2400      	movs	r4, #0
 8003a6a:	e7fb      	b.n	8003a64 <SD_EnableWideBusOperation+0x60>
      return(errorstatus);
 8003a6c:	2427      	movs	r4, #39	; 0x27
 8003a6e:	e7f9      	b.n	8003a64 <SD_EnableWideBusOperation+0x60>
 8003a70:	200004d4 	.word	0x200004d4
 8003a74:	20000c30 	.word	0x20000c30

08003a78 <SD_SelectDeselect>:
{
 8003a78:	b510      	push	{r4, lr}
  SDIO_CmdInitStructure.SDIO_Argument =  (uint32_t)addr;
 8003a7a:	4b09      	ldr	r3, [pc, #36]	; (8003aa0 <SD_SelectDeselect+0x28>)
 8003a7c:	6018      	str	r0, [r3, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEL_DESEL_CARD;
 8003a7e:	2407      	movs	r4, #7
 8003a80:	605c      	str	r4, [r3, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003a82:	2240      	movs	r2, #64	; 0x40
 8003a84:	609a      	str	r2, [r3, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003a86:	2200      	movs	r2, #0
 8003a88:	60da      	str	r2, [r3, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003a8a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a8e:	611a      	str	r2, [r3, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003a90:	4618      	mov	r0, r3
 8003a92:	f7fd f871 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SEL_DESEL_CARD);
 8003a96:	4620      	mov	r0, r4
 8003a98:	f7ff fac6 	bl	8003028 <CmdResp1Error>
}
 8003a9c:	bd10      	pop	{r4, pc}
 8003a9e:	bf00      	nop
 8003aa0:	20000bc0 	.word	0x20000bc0

08003aa4 <SD_Init>:
{
 8003aa4:	b500      	push	{lr}
 8003aa6:	b083      	sub	sp, #12
  __IO SD_Error errorstatus = SD_OK;
 8003aa8:	2300      	movs	r3, #0
 8003aaa:	f88d 3007 	strb.w	r3, [sp, #7]
  SDIO_DeInit();
 8003aae:	f7fd f82b 	bl	8000b08 <SDIO_DeInit>
  errorstatus = SD_PowerON();
 8003ab2:	f7ff fcfd 	bl	80034b0 <SD_PowerON>
 8003ab6:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus != SD_OK)
 8003aba:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003abe:	b12b      	cbz	r3, 8003acc <SD_Init+0x28>
    return(errorstatus);
 8003ac0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003ac4:	b2c0      	uxtb	r0, r0
}
 8003ac6:	b003      	add	sp, #12
 8003ac8:	f85d fb04 	ldr.w	pc, [sp], #4
  errorstatus = SD_InitializeCards();
 8003acc:	f7ff fdc2 	bl	8003654 <SD_InitializeCards>
 8003ad0:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus != SD_OK)
 8003ad4:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003ad8:	b11b      	cbz	r3, 8003ae2 <SD_Init+0x3e>
    return(errorstatus);
 8003ada:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003ade:	b2c0      	uxtb	r0, r0
 8003ae0:	e7f1      	b.n	8003ac6 <SD_Init+0x22>
  SDIO_InitStructure.SDIO_ClockDiv = SDIO_TRANSFER_CLK_DIV;
 8003ae2:	4815      	ldr	r0, [pc, #84]	; (8003b38 <SD_Init+0x94>)
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	7503      	strb	r3, [r0, #20]
  SDIO_InitStructure.SDIO_ClockEdge = SDIO_ClockEdge_Rising;
 8003ae8:	6003      	str	r3, [r0, #0]
  SDIO_InitStructure.SDIO_ClockBypass = SDIO_ClockBypass_Disable;
 8003aea:	6043      	str	r3, [r0, #4]
  SDIO_InitStructure.SDIO_ClockPowerSave = SDIO_ClockPowerSave_Disable;
 8003aec:	6083      	str	r3, [r0, #8]
  SDIO_InitStructure.SDIO_BusWide = SDIO_BusWide_1b;
 8003aee:	60c3      	str	r3, [r0, #12]
  SDIO_InitStructure.SDIO_HardwareFlowControl = SDIO_HardwareFlowControl_Disable;
 8003af0:	6103      	str	r3, [r0, #16]
  SDIO_Init(&SDIO_InitStructure);
 8003af2:	f7fd f815 	bl	8000b20 <SDIO_Init>
  errorstatus = SD_GetCardInfo(&SDCardInfo);
 8003af6:	4811      	ldr	r0, [pc, #68]	; (8003b3c <SD_Init+0x98>)
 8003af8:	f7ff fe34 	bl	8003764 <SD_GetCardInfo>
 8003afc:	f88d 0007 	strb.w	r0, [sp, #7]
  if (errorstatus == SD_OK)
 8003b00:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b04:	b133      	cbz	r3, 8003b14 <SD_Init+0x70>
  if (errorstatus == SD_OK)
 8003b06:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8003b0a:	b16b      	cbz	r3, 8003b28 <SD_Init+0x84>
  return(errorstatus);
 8003b0c:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8003b10:	b2c0      	uxtb	r0, r0
 8003b12:	e7d8      	b.n	8003ac6 <SD_Init+0x22>
    errorstatus = SD_SelectDeselect((uint32_t) (SDCardInfo.RCA << 16));
 8003b14:	4b09      	ldr	r3, [pc, #36]	; (8003b3c <SD_Init+0x98>)
 8003b16:	f8b3 0054 	ldrh.w	r0, [r3, #84]	; 0x54
 8003b1a:	0400      	lsls	r0, r0, #16
 8003b1c:	2100      	movs	r1, #0
 8003b1e:	f7ff ffab 	bl	8003a78 <SD_SelectDeselect>
 8003b22:	f88d 0007 	strb.w	r0, [sp, #7]
 8003b26:	e7ee      	b.n	8003b06 <SD_Init+0x62>
    errorstatus = SD_EnableWideBusOperation(SDIO_BusWide_4b);
 8003b28:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003b2c:	f7ff ff6a 	bl	8003a04 <SD_EnableWideBusOperation>
 8003b30:	f88d 0007 	strb.w	r0, [sp, #7]
 8003b34:	e7ea      	b.n	8003b0c <SD_Init+0x68>
 8003b36:	bf00      	nop
 8003b38:	20000c30 	.word	0x20000c30
 8003b3c:	20000bd8 	.word	0x20000bd8

08003b40 <MMC_disk_initialize>:
{
 8003b40:	b508      	push	{r3, lr}
  res=SD_Init();
 8003b42:	f7ff ffaf 	bl	8003aa4 <SD_Init>
  if(res == SD_OK) {
 8003b46:	b900      	cbnz	r0, 8003b4a <MMC_disk_initialize+0xa>
}
 8003b48:	bd08      	pop	{r3, pc}
    ret_wert=-1;
 8003b4a:	f04f 30ff 	mov.w	r0, #4294967295
  return(ret_wert);
 8003b4e:	e7fb      	b.n	8003b48 <MMC_disk_initialize+0x8>

08003b50 <SD_StopTransfer>:
{
 8003b50:	b510      	push	{r4, lr}
  SDIO_CmdInitStructure.SDIO_Argument = 0x0;
 8003b52:	4808      	ldr	r0, [pc, #32]	; (8003b74 <SD_StopTransfer+0x24>)
 8003b54:	2300      	movs	r3, #0
 8003b56:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_STOP_TRANSMISSION;
 8003b58:	240c      	movs	r4, #12
 8003b5a:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003b5c:	2240      	movs	r2, #64	; 0x40
 8003b5e:	6082      	str	r2, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003b60:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003b62:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b66:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003b68:	f7fd f806 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_STOP_TRANSMISSION);
 8003b6c:	4620      	mov	r0, r4
 8003b6e:	f7ff fa5b 	bl	8003028 <CmdResp1Error>
}
 8003b72:	bd10      	pop	{r4, pc}
 8003b74:	20000bc0 	.word	0x20000bc0

08003b78 <SD_WaitReadOperation>:
{
 8003b78:	b538      	push	{r3, r4, r5, lr}
  timeout = SD_DATATIMEOUT;
 8003b7a:	f04f 33ff 	mov.w	r3, #4294967295
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8003b7e:	e000      	b.n	8003b82 <SD_WaitReadOperation+0xa>
    timeout--;
 8003b80:	3b01      	subs	r3, #1
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8003b82:	4a19      	ldr	r2, [pc, #100]	; (8003be8 <SD_WaitReadOperation+0x70>)
 8003b84:	6812      	ldr	r2, [r2, #0]
 8003b86:	b93a      	cbnz	r2, 8003b98 <SD_WaitReadOperation+0x20>
 8003b88:	4a18      	ldr	r2, [pc, #96]	; (8003bec <SD_WaitReadOperation+0x74>)
 8003b8a:	6812      	ldr	r2, [r2, #0]
 8003b8c:	b922      	cbnz	r2, 8003b98 <SD_WaitReadOperation+0x20>
 8003b8e:	4a18      	ldr	r2, [pc, #96]	; (8003bf0 <SD_WaitReadOperation+0x78>)
 8003b90:	7812      	ldrb	r2, [r2, #0]
 8003b92:	b90a      	cbnz	r2, 8003b98 <SD_WaitReadOperation+0x20>
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1f3      	bne.n	8003b80 <SD_WaitReadOperation+0x8>
  DMAEndOfTransfer = 0x00;
 8003b98:	2200      	movs	r2, #0
 8003b9a:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <SD_WaitReadOperation+0x70>)
 8003b9c:	601a      	str	r2, [r3, #0]
  timeout = SD_DATATIMEOUT;
 8003b9e:	f04f 34ff 	mov.w	r4, #4294967295
  while(((SDIO->STA & SDIO_FLAG_RXACT)) && (timeout > 0))
 8003ba2:	4b14      	ldr	r3, [pc, #80]	; (8003bf4 <SD_WaitReadOperation+0x7c>)
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ba6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8003baa:	d002      	beq.n	8003bb2 <SD_WaitReadOperation+0x3a>
 8003bac:	b10c      	cbz	r4, 8003bb2 <SD_WaitReadOperation+0x3a>
    timeout--;  
 8003bae:	3c01      	subs	r4, #1
 8003bb0:	e7f7      	b.n	8003ba2 <SD_WaitReadOperation+0x2a>
  if (StopCondition == 1)
 8003bb2:	4b11      	ldr	r3, [pc, #68]	; (8003bf8 <SD_WaitReadOperation+0x80>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	2b01      	cmp	r3, #1
 8003bb8:	d00f      	beq.n	8003bda <SD_WaitReadOperation+0x62>
  SD_Error errorstatus = SD_OK;
 8003bba:	2500      	movs	r5, #0
  if ((timeout == 0) && (errorstatus == SD_OK))
 8003bbc:	b90c      	cbnz	r4, 8003bc2 <SD_WaitReadOperation+0x4a>
 8003bbe:	b905      	cbnz	r5, 8003bc2 <SD_WaitReadOperation+0x4a>
    errorstatus = SD_DATA_TIMEOUT;
 8003bc0:	2504      	movs	r5, #4
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003bc2:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003bc6:	f7fd f839 	bl	8000c3c <SDIO_ClearFlag>
  if (TransferError != SD_OK)
 8003bca:	4b09      	ldr	r3, [pc, #36]	; (8003bf0 <SD_WaitReadOperation+0x78>)
 8003bcc:	781b      	ldrb	r3, [r3, #0]
 8003bce:	b113      	cbz	r3, 8003bd6 <SD_WaitReadOperation+0x5e>
    return(TransferError);
 8003bd0:	4b07      	ldr	r3, [pc, #28]	; (8003bf0 <SD_WaitReadOperation+0x78>)
 8003bd2:	781d      	ldrb	r5, [r3, #0]
 8003bd4:	b2ed      	uxtb	r5, r5
}
 8003bd6:	4628      	mov	r0, r5
 8003bd8:	bd38      	pop	{r3, r4, r5, pc}
    errorstatus = SD_StopTransfer();
 8003bda:	f7ff ffb9 	bl	8003b50 <SD_StopTransfer>
 8003bde:	4605      	mov	r5, r0
    StopCondition = 0;
 8003be0:	2200      	movs	r2, #0
 8003be2:	4b05      	ldr	r3, [pc, #20]	; (8003bf8 <SD_WaitReadOperation+0x80>)
 8003be4:	601a      	str	r2, [r3, #0]
 8003be6:	e7e9      	b.n	8003bbc <SD_WaitReadOperation+0x44>
 8003be8:	200004d8 	.word	0x200004d8
 8003bec:	200004e4 	.word	0x200004e4
 8003bf0:	200004e8 	.word	0x200004e8
 8003bf4:	40012c00 	.word	0x40012c00
 8003bf8:	200004e0 	.word	0x200004e0

08003bfc <SD_WaitWriteOperation>:
{
 8003bfc:	b538      	push	{r3, r4, r5, lr}
  timeout = SD_DATATIMEOUT;
 8003bfe:	f04f 33ff 	mov.w	r3, #4294967295
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8003c02:	e000      	b.n	8003c06 <SD_WaitWriteOperation+0xa>
    timeout--;
 8003c04:	3b01      	subs	r3, #1
  while ((DMAEndOfTransfer == 0x00) && (TransferEnd == 0) && (TransferError == SD_OK) && (timeout > 0))
 8003c06:	4a19      	ldr	r2, [pc, #100]	; (8003c6c <SD_WaitWriteOperation+0x70>)
 8003c08:	6812      	ldr	r2, [r2, #0]
 8003c0a:	b93a      	cbnz	r2, 8003c1c <SD_WaitWriteOperation+0x20>
 8003c0c:	4a18      	ldr	r2, [pc, #96]	; (8003c70 <SD_WaitWriteOperation+0x74>)
 8003c0e:	6812      	ldr	r2, [r2, #0]
 8003c10:	b922      	cbnz	r2, 8003c1c <SD_WaitWriteOperation+0x20>
 8003c12:	4a18      	ldr	r2, [pc, #96]	; (8003c74 <SD_WaitWriteOperation+0x78>)
 8003c14:	7812      	ldrb	r2, [r2, #0]
 8003c16:	b90a      	cbnz	r2, 8003c1c <SD_WaitWriteOperation+0x20>
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d1f3      	bne.n	8003c04 <SD_WaitWriteOperation+0x8>
  DMAEndOfTransfer = 0x00;
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	4b13      	ldr	r3, [pc, #76]	; (8003c6c <SD_WaitWriteOperation+0x70>)
 8003c20:	601a      	str	r2, [r3, #0]
  timeout = SD_DATATIMEOUT;
 8003c22:	f04f 34ff 	mov.w	r4, #4294967295
  while(((SDIO->STA & SDIO_FLAG_TXACT)) && (timeout > 0))
 8003c26:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <SD_WaitWriteOperation+0x7c>)
 8003c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c2a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
 8003c2e:	d002      	beq.n	8003c36 <SD_WaitWriteOperation+0x3a>
 8003c30:	b10c      	cbz	r4, 8003c36 <SD_WaitWriteOperation+0x3a>
    timeout--;  
 8003c32:	3c01      	subs	r4, #1
 8003c34:	e7f7      	b.n	8003c26 <SD_WaitWriteOperation+0x2a>
  if (StopCondition == 1)
 8003c36:	4b11      	ldr	r3, [pc, #68]	; (8003c7c <SD_WaitWriteOperation+0x80>)
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2b01      	cmp	r3, #1
 8003c3c:	d00f      	beq.n	8003c5e <SD_WaitWriteOperation+0x62>
  SD_Error errorstatus = SD_OK;
 8003c3e:	2500      	movs	r5, #0
  if ((timeout == 0) && (errorstatus == SD_OK))
 8003c40:	b90c      	cbnz	r4, 8003c46 <SD_WaitWriteOperation+0x4a>
 8003c42:	b905      	cbnz	r5, 8003c46 <SD_WaitWriteOperation+0x4a>
    errorstatus = SD_DATA_TIMEOUT;
 8003c44:	2504      	movs	r5, #4
  SDIO_ClearFlag(SDIO_STATIC_FLAGS);
 8003c46:	f240 50ff 	movw	r0, #1535	; 0x5ff
 8003c4a:	f7fc fff7 	bl	8000c3c <SDIO_ClearFlag>
  if (TransferError != SD_OK)
 8003c4e:	4b09      	ldr	r3, [pc, #36]	; (8003c74 <SD_WaitWriteOperation+0x78>)
 8003c50:	781b      	ldrb	r3, [r3, #0]
 8003c52:	b113      	cbz	r3, 8003c5a <SD_WaitWriteOperation+0x5e>
    return(TransferError);
 8003c54:	4b07      	ldr	r3, [pc, #28]	; (8003c74 <SD_WaitWriteOperation+0x78>)
 8003c56:	781d      	ldrb	r5, [r3, #0]
 8003c58:	b2ed      	uxtb	r5, r5
}
 8003c5a:	4628      	mov	r0, r5
 8003c5c:	bd38      	pop	{r3, r4, r5, pc}
    errorstatus = SD_StopTransfer();
 8003c5e:	f7ff ff77 	bl	8003b50 <SD_StopTransfer>
 8003c62:	4605      	mov	r5, r0
    StopCondition = 0;
 8003c64:	2200      	movs	r2, #0
 8003c66:	4b05      	ldr	r3, [pc, #20]	; (8003c7c <SD_WaitWriteOperation+0x80>)
 8003c68:	601a      	str	r2, [r3, #0]
 8003c6a:	e7e9      	b.n	8003c40 <SD_WaitWriteOperation+0x44>
 8003c6c:	200004d8 	.word	0x200004d8
 8003c70:	200004e4 	.word	0x200004e4
 8003c74:	200004e8 	.word	0x200004e8
 8003c78:	40012c00 	.word	0x40012c00
 8003c7c:	200004e0 	.word	0x200004e0

08003c80 <SD_SendStatus>:
{
 8003c80:	b538      	push	{r3, r4, r5, lr}
  if (pcardstatus == NULL)
 8003c82:	b1c8      	cbz	r0, 8003cb8 <SD_SendStatus+0x38>
 8003c84:	4605      	mov	r5, r0
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) RCA << 16;
 8003c86:	4b0e      	ldr	r3, [pc, #56]	; (8003cc0 <SD_SendStatus+0x40>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	041b      	lsls	r3, r3, #16
 8003c8c:	480d      	ldr	r0, [pc, #52]	; (8003cc4 <SD_SendStatus+0x44>)
 8003c8e:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SEND_STATUS;
 8003c90:	240d      	movs	r4, #13
 8003c92:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003c94:	2340      	movs	r3, #64	; 0x40
 8003c96:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003c98:	2300      	movs	r3, #0
 8003c9a:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003c9c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003ca0:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003ca2:	f7fc ff69 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SEND_STATUS);
 8003ca6:	4620      	mov	r0, r4
 8003ca8:	f7ff f9be 	bl	8003028 <CmdResp1Error>
  if (errorstatus != SD_OK)
 8003cac:	4604      	mov	r4, r0
 8003cae:	b920      	cbnz	r0, 8003cba <SD_SendStatus+0x3a>
  *pcardstatus = SDIO_GetResponse(SDIO_RESP1);
 8003cb0:	f7fc ff7e 	bl	8000bb0 <SDIO_GetResponse>
 8003cb4:	6028      	str	r0, [r5, #0]
  return(errorstatus);
 8003cb6:	e000      	b.n	8003cba <SD_SendStatus+0x3a>
    return(errorstatus);
 8003cb8:	2426      	movs	r4, #38	; 0x26
}
 8003cba:	4620      	mov	r0, r4
 8003cbc:	bd38      	pop	{r3, r4, r5, pc}
 8003cbe:	bf00      	nop
 8003cc0:	200004dc 	.word	0x200004dc
 8003cc4:	20000bc0 	.word	0x20000bc0

08003cc8 <SD_GetState>:
{
 8003cc8:	b500      	push	{lr}
 8003cca:	b083      	sub	sp, #12
  uint32_t resp1 = 0;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	9301      	str	r3, [sp, #4]
  if(SD_Detect()== SD_PRESENT)
 8003cd0:	f7ff fbc0 	bl	8003454 <SD_Detect>
 8003cd4:	2801      	cmp	r0, #1
 8003cd6:	d003      	beq.n	8003ce0 <SD_GetState+0x18>
    return SD_CARD_ERROR;
 8003cd8:	20ff      	movs	r0, #255	; 0xff
}
 8003cda:	b003      	add	sp, #12
 8003cdc:	f85d fb04 	ldr.w	pc, [sp], #4
    if (SD_SendStatus(&resp1) != SD_OK)
 8003ce0:	a801      	add	r0, sp, #4
 8003ce2:	f7ff ffcd 	bl	8003c80 <SD_SendStatus>
 8003ce6:	b108      	cbz	r0, 8003cec <SD_GetState+0x24>
      return SD_CARD_ERROR;
 8003ce8:	20ff      	movs	r0, #255	; 0xff
 8003cea:	e7f6      	b.n	8003cda <SD_GetState+0x12>
      return (SDCardState)((resp1 >> 9) & 0x0F);
 8003cec:	9801      	ldr	r0, [sp, #4]
 8003cee:	f3c0 2043 	ubfx	r0, r0, #9, #4
 8003cf2:	e7f2      	b.n	8003cda <SD_GetState+0x12>

08003cf4 <SD_GetStatus>:
{
 8003cf4:	b508      	push	{r3, lr}
  cardstate = SD_GetState();
 8003cf6:	f7ff ffe7 	bl	8003cc8 <SD_GetState>
  if (cardstate == SD_CARD_TRANSFER)
 8003cfa:	2804      	cmp	r0, #4
 8003cfc:	d005      	beq.n	8003d0a <SD_GetStatus+0x16>
  else if(cardstate == SD_CARD_ERROR)
 8003cfe:	28ff      	cmp	r0, #255	; 0xff
 8003d00:	d001      	beq.n	8003d06 <SD_GetStatus+0x12>
    return(SD_TRANSFER_BUSY);
 8003d02:	2001      	movs	r0, #1
}
 8003d04:	bd08      	pop	{r3, pc}
    return (SD_TRANSFER_ERROR);
 8003d06:	2002      	movs	r0, #2
 8003d08:	bd08      	pop	{r3, pc}
    return(SD_TRANSFER_OK);
 8003d0a:	2000      	movs	r0, #0
 8003d0c:	bd08      	pop	{r3, pc}
	...

08003d10 <SD_ProcessIRQSrc>:
{ 
 8003d10:	b508      	push	{r3, lr}
  if (SDIO_GetITStatus(SDIO_IT_DATAEND) != RESET)
 8003d12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d16:	f7fc ff97 	bl	8000c48 <SDIO_GetITStatus>
 8003d1a:	b9e0      	cbnz	r0, 8003d56 <SD_ProcessIRQSrc+0x46>
  else if (SDIO_GetITStatus(SDIO_IT_DCRCFAIL) != RESET)
 8003d1c:	2002      	movs	r0, #2
 8003d1e:	f7fc ff93 	bl	8000c48 <SDIO_GetITStatus>
 8003d22:	bb50      	cbnz	r0, 8003d7a <SD_ProcessIRQSrc+0x6a>
  else if (SDIO_GetITStatus(SDIO_IT_DTIMEOUT) != RESET)
 8003d24:	2008      	movs	r0, #8
 8003d26:	f7fc ff8f 	bl	8000c48 <SDIO_GetITStatus>
 8003d2a:	bb68      	cbnz	r0, 8003d88 <SD_ProcessIRQSrc+0x78>
  else if (SDIO_GetITStatus(SDIO_IT_RXOVERR) != RESET)
 8003d2c:	2020      	movs	r0, #32
 8003d2e:	f7fc ff8b 	bl	8000c48 <SDIO_GetITStatus>
 8003d32:	bb80      	cbnz	r0, 8003d96 <SD_ProcessIRQSrc+0x86>
  else if (SDIO_GetITStatus(SDIO_IT_TXUNDERR) != RESET)
 8003d34:	2010      	movs	r0, #16
 8003d36:	f7fc ff87 	bl	8000c48 <SDIO_GetITStatus>
 8003d3a:	bb98      	cbnz	r0, 8003da4 <SD_ProcessIRQSrc+0x94>
  else if (SDIO_GetITStatus(SDIO_IT_STBITERR) != RESET)
 8003d3c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d40:	f7fc ff82 	bl	8000c48 <SDIO_GetITStatus>
 8003d44:	b188      	cbz	r0, 8003d6a <SD_ProcessIRQSrc+0x5a>
    SDIO_ClearITPendingBit(SDIO_IT_STBITERR);
 8003d46:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003d4a:	f7fc ff87 	bl	8000c5c <SDIO_ClearITPendingBit>
    TransferError = SD_START_BIT_ERR;
 8003d4e:	2207      	movs	r2, #7
 8003d50:	4b18      	ldr	r3, [pc, #96]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003d52:	701a      	strb	r2, [r3, #0]
 8003d54:	e009      	b.n	8003d6a <SD_ProcessIRQSrc+0x5a>
    TransferError = SD_OK;
 8003d56:	2200      	movs	r2, #0
 8003d58:	4b16      	ldr	r3, [pc, #88]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003d5a:	701a      	strb	r2, [r3, #0]
    SDIO_ClearITPendingBit(SDIO_IT_DATAEND);
 8003d5c:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003d60:	f7fc ff7c 	bl	8000c5c <SDIO_ClearITPendingBit>
    TransferEnd = 1;
 8003d64:	2201      	movs	r2, #1
 8003d66:	4b14      	ldr	r3, [pc, #80]	; (8003db8 <SD_ProcessIRQSrc+0xa8>)
 8003d68:	601a      	str	r2, [r3, #0]
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND |
 8003d6a:	2100      	movs	r1, #0
 8003d6c:	f24c 303a 	movw	r0, #49978	; 0xc33a
 8003d70:	f7fc ff4c 	bl	8000c0c <SDIO_ITConfig>
  return(TransferError);
 8003d74:	4b0f      	ldr	r3, [pc, #60]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003d76:	7818      	ldrb	r0, [r3, #0]
}
 8003d78:	bd08      	pop	{r3, pc}
    SDIO_ClearITPendingBit(SDIO_IT_DCRCFAIL);
 8003d7a:	2002      	movs	r0, #2
 8003d7c:	f7fc ff6e 	bl	8000c5c <SDIO_ClearITPendingBit>
      TransferError = SD_DATA_CRC_FAIL;
 8003d80:	2202      	movs	r2, #2
 8003d82:	4b0c      	ldr	r3, [pc, #48]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003d84:	701a      	strb	r2, [r3, #0]
 8003d86:	e7f0      	b.n	8003d6a <SD_ProcessIRQSrc+0x5a>
    SDIO_ClearITPendingBit(SDIO_IT_DTIMEOUT);
 8003d88:	2008      	movs	r0, #8
 8003d8a:	f7fc ff67 	bl	8000c5c <SDIO_ClearITPendingBit>
    TransferError = SD_DATA_TIMEOUT;
 8003d8e:	2204      	movs	r2, #4
 8003d90:	4b08      	ldr	r3, [pc, #32]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003d92:	701a      	strb	r2, [r3, #0]
 8003d94:	e7e9      	b.n	8003d6a <SD_ProcessIRQSrc+0x5a>
    SDIO_ClearITPendingBit(SDIO_IT_RXOVERR);
 8003d96:	2020      	movs	r0, #32
 8003d98:	f7fc ff60 	bl	8000c5c <SDIO_ClearITPendingBit>
    TransferError = SD_RX_OVERRUN;
 8003d9c:	2206      	movs	r2, #6
 8003d9e:	4b05      	ldr	r3, [pc, #20]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003da0:	701a      	strb	r2, [r3, #0]
 8003da2:	e7e2      	b.n	8003d6a <SD_ProcessIRQSrc+0x5a>
    SDIO_ClearITPendingBit(SDIO_IT_TXUNDERR);
 8003da4:	2010      	movs	r0, #16
 8003da6:	f7fc ff59 	bl	8000c5c <SDIO_ClearITPendingBit>
    TransferError = SD_TX_UNDERRUN;
 8003daa:	2205      	movs	r2, #5
 8003dac:	4b01      	ldr	r3, [pc, #4]	; (8003db4 <SD_ProcessIRQSrc+0xa4>)
 8003dae:	701a      	strb	r2, [r3, #0]
 8003db0:	e7db      	b.n	8003d6a <SD_ProcessIRQSrc+0x5a>
 8003db2:	bf00      	nop
 8003db4:	200004e8 	.word	0x200004e8
 8003db8:	200004e4 	.word	0x200004e4

08003dbc <SD_ProcessDMAIRQ>:
{
 8003dbc:	b508      	push	{r3, lr}
  if(DMA2->LISR & SD_SDIO_DMA_FLAG_TCIF)
 8003dbe:	4b07      	ldr	r3, [pc, #28]	; (8003ddc <SD_ProcessDMAIRQ+0x20>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f013 5fc0 	tst.w	r3, #402653184	; 0x18000000
 8003dc6:	d100      	bne.n	8003dca <SD_ProcessDMAIRQ+0xe>
 8003dc8:	bd08      	pop	{r3, pc}
    DMAEndOfTransfer = 0x01;
 8003dca:	2201      	movs	r2, #1
 8003dcc:	4b04      	ldr	r3, [pc, #16]	; (8003de0 <SD_ProcessDMAIRQ+0x24>)
 8003dce:	601a      	str	r2, [r3, #0]
    DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_TCIF|SD_SDIO_DMA_FLAG_FEIF);
 8003dd0:	f04f 51c2 	mov.w	r1, #406847488	; 0x18400000
 8003dd4:	4803      	ldr	r0, [pc, #12]	; (8003de4 <SD_ProcessDMAIRQ+0x28>)
 8003dd6:	f7fc fc13 	bl	8000600 <DMA_ClearFlag>
}
 8003dda:	e7f5      	b.n	8003dc8 <SD_ProcessDMAIRQ+0xc>
 8003ddc:	40026400 	.word	0x40026400
 8003de0:	200004d8 	.word	0x200004d8
 8003de4:	40026458 	.word	0x40026458

08003de8 <SD_LowLevel_Init>:
  GPIO_Init(GPIOC, &GPIO_InitStructure);
}

//--------------------------------------------------------------
void SD_LowLevel_Init(void)
{
 8003de8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003dea:	b083      	sub	sp, #12
  GPIO_InitTypeDef  GPIO_InitStructure;

  /* GPIOC and GPIOD Periph clock enable */
  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC | RCC_AHB1Periph_GPIOD | SD_DETECT_GPIO_CLK, ENABLE);
 8003dec:	2101      	movs	r1, #1
 8003dee:	200d      	movs	r0, #13
 8003df0:	f7fc fe22 	bl	8000a38 <RCC_AHB1PeriphClockCmd>

  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8, GPIO_AF_SDIO);
 8003df4:	4c2b      	ldr	r4, [pc, #172]	; (8003ea4 <SD_LowLevel_Init+0xbc>)
 8003df6:	220c      	movs	r2, #12
 8003df8:	2108      	movs	r1, #8
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	f7fc fc87 	bl	800070e <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource9, GPIO_AF_SDIO);
 8003e00:	220c      	movs	r2, #12
 8003e02:	2109      	movs	r1, #9
 8003e04:	4620      	mov	r0, r4
 8003e06:	f7fc fc82 	bl	800070e <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10, GPIO_AF_SDIO);
 8003e0a:	220c      	movs	r2, #12
 8003e0c:	210a      	movs	r1, #10
 8003e0e:	4620      	mov	r0, r4
 8003e10:	f7fc fc7d 	bl	800070e <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource11, GPIO_AF_SDIO);
 8003e14:	220c      	movs	r2, #12
 8003e16:	210b      	movs	r1, #11
 8003e18:	4620      	mov	r0, r4
 8003e1a:	f7fc fc78 	bl	800070e <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource12, GPIO_AF_SDIO);
 8003e1e:	220c      	movs	r2, #12
 8003e20:	4611      	mov	r1, r2
 8003e22:	4620      	mov	r0, r4
 8003e24:	f7fc fc73 	bl	800070e <GPIO_PinAFConfig>
  GPIO_PinAFConfig(GPIOD, GPIO_PinSource2, GPIO_AF_SDIO);
 8003e28:	4f1f      	ldr	r7, [pc, #124]	; (8003ea8 <SD_LowLevel_Init+0xc0>)
 8003e2a:	220c      	movs	r2, #12
 8003e2c:	2102      	movs	r1, #2
 8003e2e:	4638      	mov	r0, r7
 8003e30:	f7fc fc6d 	bl	800070e <GPIO_PinAFConfig>

  /* Configure PC.08, PC.09, PC.10, PC.11 pins: D0, D1, D2, D3 pins */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11;
 8003e34:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8003e38:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
 8003e3a:	2302      	movs	r3, #2
 8003e3c:	f88d 3005 	strb.w	r3, [sp, #5]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003e40:	f88d 3004 	strb.w	r3, [sp, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003e44:	2600      	movs	r6, #0
 8003e46:	f88d 6006 	strb.w	r6, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003e4a:	2501      	movs	r5, #1
 8003e4c:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003e50:	4669      	mov	r1, sp
 8003e52:	4620      	mov	r0, r4
 8003e54:	f7fc fc0b 	bl	800066e <GPIO_Init>

  /* Configure PD.02 CMD line */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2;
 8003e58:	2304      	movs	r3, #4
 8003e5a:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOD, &GPIO_InitStructure);
 8003e5c:	4669      	mov	r1, sp
 8003e5e:	4638      	mov	r0, r7
 8003e60:	f7fc fc05 	bl	800066e <GPIO_Init>

  /* Configure PC.12 pin: CLK pin */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12;
 8003e64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003e68:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003e6a:	f88d 6007 	strb.w	r6, [sp, #7]
  GPIO_Init(GPIOC, &GPIO_InitStructure);
 8003e6e:	4669      	mov	r1, sp
 8003e70:	4620      	mov	r0, r4
 8003e72:	f7fc fbfc 	bl	800066e <GPIO_Init>
  
  /*!< Configure SD_SPI_DETECT_PIN pin: SD Card detect pin */
  GPIO_InitStructure.GPIO_Pin = SD_DETECT_PIN;
 8003e76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003e7a:	9300      	str	r3, [sp, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003e7c:	f88d 6004 	strb.w	r6, [sp, #4]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;
 8003e80:	f88d 5007 	strb.w	r5, [sp, #7]
  GPIO_Init(SD_DETECT_GPIO_PORT, &GPIO_InitStructure);
 8003e84:	4669      	mov	r1, sp
 8003e86:	4809      	ldr	r0, [pc, #36]	; (8003eac <SD_LowLevel_Init+0xc4>)
 8003e88:	f7fc fbf1 	bl	800066e <GPIO_Init>

  /* Enable the SDIO APB2 Clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_SDIO, ENABLE);
 8003e8c:	4629      	mov	r1, r5
 8003e8e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003e92:	f7fc fded 	bl	8000a70 <RCC_APB2PeriphClockCmd>

  /* Enable the DMA2 Clock */
  RCC_AHB1PeriphClockCmd(SD_SDIO_DMA_CLK, ENABLE);
 8003e96:	4629      	mov	r1, r5
 8003e98:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8003e9c:	f7fc fdcc 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
}
 8003ea0:	b003      	add	sp, #12
 8003ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ea4:	40020800 	.word	0x40020800
 8003ea8:	40020c00 	.word	0x40020c00
 8003eac:	40020000 	.word	0x40020000

08003eb0 <UB_SDCard_Init>:
{
 8003eb0:	b508      	push	{r3, lr}
  NVIC_Configuration();
 8003eb2:	f7ff f826 	bl	8002f02 <NVIC_Configuration>
  SD_LowLevel_Init();
 8003eb6:	f7ff ff97 	bl	8003de8 <SD_LowLevel_Init>
 8003eba:	bd08      	pop	{r3, pc}

08003ebc <SD_LowLevel_DMA_TxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_TxConfig(uint32_t *BufferSRC, uint32_t BufferSize)
{
 8003ebc:	b570      	push	{r4, r5, r6, lr}
 8003ebe:	b090      	sub	sp, #64	; 0x40
 8003ec0:	4606      	mov	r6, r0
 8003ec2:	460d      	mov	r5, r1
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 8003ec4:	4c20      	ldr	r4, [pc, #128]	; (8003f48 <SD_LowLevel_DMA_TxConfig+0x8c>)
 8003ec6:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 8003eca:	4620      	mov	r0, r4
 8003ecc:	f7fc fb98 	bl	8000600 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 8003ed0:	2100      	movs	r1, #0
 8003ed2:	4620      	mov	r0, r4
 8003ed4:	f7fc fb7e 	bl	80005d4 <DMA_Cmd>

  /* DMA2 Stream3  or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 8003ed8:	4620      	mov	r0, r4
 8003eda:	f7fc faa3 	bl	8000424 <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 8003ede:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8003ee2:	9301      	str	r3, [sp, #4]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 8003ee4:	4b19      	ldr	r3, [pc, #100]	; (8003f4c <SD_LowLevel_DMA_TxConfig+0x90>)
 8003ee6:	9302      	str	r3, [sp, #8]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferSRC;
 8003ee8:	9603      	str	r6, [sp, #12]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_MemoryToPeripheral;
 8003eea:	2340      	movs	r3, #64	; 0x40
 8003eec:	9304      	str	r3, [sp, #16]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 8003eee:	9505      	str	r5, [sp, #20]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	9306      	str	r3, [sp, #24]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 8003ef4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003ef8:	9207      	str	r2, [sp, #28]
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 8003efa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003efe:	9208      	str	r2, [sp, #32]
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 8003f00:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003f04:	9209      	str	r2, [sp, #36]	; 0x24
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8003f06:	930a      	str	r3, [sp, #40]	; 0x28
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8003f08:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8003f0c:	930b      	str	r3, [sp, #44]	; 0x2c
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8003f0e:	2304      	movs	r3, #4
 8003f10:	930c      	str	r3, [sp, #48]	; 0x30
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 8003f12:	2303      	movs	r3, #3
 8003f14:	930d      	str	r3, [sp, #52]	; 0x34
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8003f16:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003f1a:	930e      	str	r3, [sp, #56]	; 0x38
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8003f1c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003f20:	930f      	str	r3, [sp, #60]	; 0x3c
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 8003f22:	a901      	add	r1, sp, #4
 8003f24:	4620      	mov	r0, r4
 8003f26:	f7fc fb29 	bl	800057c <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	2110      	movs	r1, #16
 8003f2e:	4620      	mov	r0, r4
 8003f30:	f7fc fb80 	bl	8000634 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 8003f34:	2120      	movs	r1, #32
 8003f36:	4620      	mov	r0, r4
 8003f38:	f7fc fb57 	bl	80005ea <DMA_FlowControllerConfig>

  /* DMA2 Stream3  or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8003f3c:	2101      	movs	r1, #1
 8003f3e:	4620      	mov	r0, r4
 8003f40:	f7fc fb48 	bl	80005d4 <DMA_Cmd>
    
}
 8003f44:	b010      	add	sp, #64	; 0x40
 8003f46:	bd70      	pop	{r4, r5, r6, pc}
 8003f48:	40026458 	.word	0x40026458
 8003f4c:	40012c80 	.word	0x40012c80

08003f50 <SD_WriteMultiBlocks>:
{
 8003f50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f54:	4681      	mov	r9, r0
 8003f56:	4617      	mov	r7, r2
 8003f58:	4698      	mov	r8, r3
 8003f5a:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8003f5e:	9e09      	ldr	r6, [sp, #36]	; 0x24
  TransferError = SD_OK;
 8003f60:	2300      	movs	r3, #0
 8003f62:	4a41      	ldr	r2, [pc, #260]	; (8004068 <SD_WriteMultiBlocks+0x118>)
 8003f64:	7013      	strb	r3, [r2, #0]
  TransferEnd = 0;
 8003f66:	4a41      	ldr	r2, [pc, #260]	; (800406c <SD_WriteMultiBlocks+0x11c>)
 8003f68:	6013      	str	r3, [r2, #0]
  StopCondition = 1;
 8003f6a:	2501      	movs	r5, #1
 8003f6c:	4a40      	ldr	r2, [pc, #256]	; (8004070 <SD_WriteMultiBlocks+0x120>)
 8003f6e:	6015      	str	r5, [r2, #0]
  SDIO->DCTRL = 0x0;
 8003f70:	4a40      	ldr	r2, [pc, #256]	; (8004074 <SD_WriteMultiBlocks+0x124>)
 8003f72:	62d3      	str	r3, [r2, #44]	; 0x2c
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8003f74:	4629      	mov	r1, r5
 8003f76:	f240 302a 	movw	r0, #810	; 0x32a
 8003f7a:	f7fc fe47 	bl	8000c0c <SDIO_ITConfig>
  SD_LowLevel_DMA_TxConfig((uint32_t *)writebuff, (NumberOfBlocks * BlockSize));
 8003f7e:	fb06 f104 	mul.w	r1, r6, r4
 8003f82:	4648      	mov	r0, r9
 8003f84:	f7ff ff9a 	bl	8003ebc <SD_LowLevel_DMA_TxConfig>
  SDIO_DMACmd(ENABLE);
 8003f88:	4628      	mov	r0, r5
 8003f8a:	f7fc fe39 	bl	8000c00 <SDIO_DMACmd>
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 8003f8e:	4b3a      	ldr	r3, [pc, #232]	; (8004078 <SD_WriteMultiBlocks+0x128>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d015      	beq.n	8003fc2 <SD_WriteMultiBlocks+0x72>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8003f96:	4625      	mov	r5, r4
 8003f98:	4838      	ldr	r0, [pc, #224]	; (800407c <SD_WriteMultiBlocks+0x12c>)
 8003f9a:	6004      	str	r4, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8003f9c:	2410      	movs	r4, #16
 8003f9e:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003fa0:	2340      	movs	r3, #64	; 0x40
 8003fa2:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003fa8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fac:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003fae:	f7fc fde3 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 8003fb2:	4620      	mov	r0, r4
 8003fb4:	f7ff f838 	bl	8003028 <CmdResp1Error>
  if (SD_OK != errorstatus)
 8003fb8:	4604      	mov	r4, r0
 8003fba:	b140      	cbz	r0, 8003fce <SD_WriteMultiBlocks+0x7e>
}
 8003fbc:	4620      	mov	r0, r4
 8003fbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    WriteAddr /= 512;
 8003fc2:	0a7b      	lsrs	r3, r7, #9
 8003fc4:	ea43 57c8 	orr.w	r7, r3, r8, lsl #23
    BlockSize = 512;
 8003fc8:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003fcc:	e7e3      	b.n	8003f96 <SD_WriteMultiBlocks+0x46>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) (RCA << 16);
 8003fce:	4b2c      	ldr	r3, [pc, #176]	; (8004080 <SD_WriteMultiBlocks+0x130>)
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	041b      	lsls	r3, r3, #16
 8003fd4:	4829      	ldr	r0, [pc, #164]	; (800407c <SD_WriteMultiBlocks+0x12c>)
 8003fd6:	6003      	str	r3, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_APP_CMD;
 8003fd8:	2437      	movs	r4, #55	; 0x37
 8003fda:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8003fdc:	2340      	movs	r3, #64	; 0x40
 8003fde:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8003fe4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003fe8:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8003fea:	f7fc fdc5 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_APP_CMD);
 8003fee:	4620      	mov	r0, r4
 8003ff0:	f7ff f81a 	bl	8003028 <CmdResp1Error>
  if (errorstatus != SD_OK)
 8003ff4:	4604      	mov	r4, r0
 8003ff6:	2800      	cmp	r0, #0
 8003ff8:	d1e0      	bne.n	8003fbc <SD_WriteMultiBlocks+0x6c>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)NumberOfBlocks;
 8003ffa:	4820      	ldr	r0, [pc, #128]	; (800407c <SD_WriteMultiBlocks+0x12c>)
 8003ffc:	6006      	str	r6, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCK_COUNT;
 8003ffe:	2417      	movs	r4, #23
 8004000:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004002:	2340      	movs	r3, #64	; 0x40
 8004004:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 8004006:	2300      	movs	r3, #0
 8004008:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 800400a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800400e:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004010:	f7fc fdb2 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCK_COUNT);
 8004014:	4620      	mov	r0, r4
 8004016:	f7ff f807 	bl	8003028 <CmdResp1Error>
  if (errorstatus != SD_OK)
 800401a:	4604      	mov	r4, r0
 800401c:	2800      	cmp	r0, #0
 800401e:	d1cd      	bne.n	8003fbc <SD_WriteMultiBlocks+0x6c>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)WriteAddr;
 8004020:	4816      	ldr	r0, [pc, #88]	; (800407c <SD_WriteMultiBlocks+0x12c>)
 8004022:	6007      	str	r7, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_WRITE_MULT_BLOCK;
 8004024:	2419      	movs	r4, #25
 8004026:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 8004028:	2340      	movs	r3, #64	; 0x40
 800402a:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800402c:	2300      	movs	r3, #0
 800402e:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 8004030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004034:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 8004036:	f7fc fd9f 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_WRITE_MULT_BLOCK);
 800403a:	4620      	mov	r0, r4
 800403c:	f7fe fff4 	bl	8003028 <CmdResp1Error>
  if (SD_OK != errorstatus)
 8004040:	4604      	mov	r4, r0
 8004042:	2800      	cmp	r0, #0
 8004044:	d1ba      	bne.n	8003fbc <SD_WriteMultiBlocks+0x6c>
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 8004046:	480f      	ldr	r0, [pc, #60]	; (8004084 <SD_WriteMultiBlocks+0x134>)
 8004048:	f04f 33ff 	mov.w	r3, #4294967295
 800404c:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 800404e:	fb05 f606 	mul.w	r6, r5, r6
 8004052:	6046      	str	r6, [r0, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 8004054:	2390      	movs	r3, #144	; 0x90
 8004056:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToCard;
 8004058:	2300      	movs	r3, #0
 800405a:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 800405c:	6103      	str	r3, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 800405e:	2301      	movs	r3, #1
 8004060:	6143      	str	r3, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 8004062:	f7fc fdb1 	bl	8000bc8 <SDIO_DataConfig>
  return(errorstatus);
 8004066:	e7a9      	b.n	8003fbc <SD_WriteMultiBlocks+0x6c>
 8004068:	200004e8 	.word	0x200004e8
 800406c:	200004e4 	.word	0x200004e4
 8004070:	200004e0 	.word	0x200004e0
 8004074:	40012c00 	.word	0x40012c00
 8004078:	200004d4 	.word	0x200004d4
 800407c:	20000bc0 	.word	0x20000bc0
 8004080:	200004dc 	.word	0x200004dc
 8004084:	20000c48 	.word	0x20000c48

08004088 <MMC_disk_write>:
{
 8004088:	b510      	push	{r4, lr}
 800408a:	b082      	sub	sp, #8
  SD_WriteMultiBlocks((BYTE *)buff, sector << 9, 512, 1);
 800408c:	2301      	movs	r3, #1
 800408e:	9301      	str	r3, [sp, #4]
 8004090:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004094:	9300      	str	r3, [sp, #0]
 8004096:	024a      	lsls	r2, r1, #9
 8004098:	2300      	movs	r3, #0
 800409a:	f7ff ff59 	bl	8003f50 <SD_WriteMultiBlocks>
  status = SD_WaitWriteOperation();
 800409e:	f7ff fdad 	bl	8003bfc <SD_WaitWriteOperation>
 80040a2:	4604      	mov	r4, r0
  while(SD_GetStatus() != SD_TRANSFER_OK);     
 80040a4:	f7ff fe26 	bl	8003cf4 <SD_GetStatus>
 80040a8:	2800      	cmp	r0, #0
 80040aa:	d1fb      	bne.n	80040a4 <MMC_disk_write+0x1c>
  if (status == SD_OK) {
 80040ac:	b90c      	cbnz	r4, 80040b2 <MMC_disk_write+0x2a>
}
 80040ae:	b002      	add	sp, #8
 80040b0:	bd10      	pop	{r4, pc}
    ret_wert=-1;
 80040b2:	f04f 30ff 	mov.w	r0, #4294967295
  return(ret_wert);
 80040b6:	e7fa      	b.n	80040ae <MMC_disk_write+0x26>

080040b8 <SD_LowLevel_DMA_RxConfig>:

//--------------------------------------------------------------
void SD_LowLevel_DMA_RxConfig(uint32_t *BufferDST, uint32_t BufferSize)
{
 80040b8:	b570      	push	{r4, r5, r6, lr}
 80040ba:	b090      	sub	sp, #64	; 0x40
 80040bc:	4606      	mov	r6, r0
 80040be:	460d      	mov	r5, r1
  DMA_InitTypeDef SDDMA_InitStructure;

  DMA_ClearFlag(SD_SDIO_DMA_STREAM, SD_SDIO_DMA_FLAG_FEIF | SD_SDIO_DMA_FLAG_DMEIF | SD_SDIO_DMA_FLAG_TEIF | SD_SDIO_DMA_FLAG_HTIF | SD_SDIO_DMA_FLAG_TCIF);
 80040c0:	4c20      	ldr	r4, [pc, #128]	; (8004144 <SD_LowLevel_DMA_RxConfig+0x8c>)
 80040c2:	f04f 51fa 	mov.w	r1, #524288000	; 0x1f400000
 80040c6:	4620      	mov	r0, r4
 80040c8:	f7fc fa9a 	bl	8000600 <DMA_ClearFlag>

  /* DMA2 Stream3  or Stream6 disable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, DISABLE);
 80040cc:	2100      	movs	r1, #0
 80040ce:	4620      	mov	r0, r4
 80040d0:	f7fc fa80 	bl	80005d4 <DMA_Cmd>

  /* DMA2 Stream3 or Stream6 Config */
  DMA_DeInit(SD_SDIO_DMA_STREAM);
 80040d4:	4620      	mov	r0, r4
 80040d6:	f7fc f9a5 	bl	8000424 <DMA_DeInit>

  SDDMA_InitStructure.DMA_Channel = SD_SDIO_DMA_CHANNEL;
 80040da:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80040de:	9301      	str	r3, [sp, #4]
  SDDMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)SDIO_FIFO_ADDRESS;
 80040e0:	4b19      	ldr	r3, [pc, #100]	; (8004148 <SD_LowLevel_DMA_RxConfig+0x90>)
 80040e2:	9302      	str	r3, [sp, #8]
  SDDMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t)BufferDST;
 80040e4:	9603      	str	r6, [sp, #12]
  SDDMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralToMemory;
 80040e6:	2300      	movs	r3, #0
 80040e8:	9304      	str	r3, [sp, #16]
  SDDMA_InitStructure.DMA_BufferSize = BufferSize;
 80040ea:	9505      	str	r5, [sp, #20]
  SDDMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 80040ec:	9306      	str	r3, [sp, #24]
  SDDMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
 80040ee:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80040f2:	9207      	str	r2, [sp, #28]
  SDDMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_Word;
 80040f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80040f8:	9208      	str	r2, [sp, #32]
  SDDMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_Word;
 80040fa:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80040fe:	9209      	str	r2, [sp, #36]	; 0x24
  SDDMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
 8004100:	930a      	str	r3, [sp, #40]	; 0x28
  SDDMA_InitStructure.DMA_Priority = DMA_Priority_VeryHigh;
 8004102:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8004106:	930b      	str	r3, [sp, #44]	; 0x2c
  SDDMA_InitStructure.DMA_FIFOMode = DMA_FIFOMode_Enable;
 8004108:	2304      	movs	r3, #4
 800410a:	930c      	str	r3, [sp, #48]	; 0x30
  SDDMA_InitStructure.DMA_FIFOThreshold = DMA_FIFOThreshold_Full;
 800410c:	2303      	movs	r3, #3
 800410e:	930d      	str	r3, [sp, #52]	; 0x34
  SDDMA_InitStructure.DMA_MemoryBurst = DMA_MemoryBurst_INC4;
 8004110:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8004114:	930e      	str	r3, [sp, #56]	; 0x38
  SDDMA_InitStructure.DMA_PeripheralBurst = DMA_PeripheralBurst_INC4;
 8004116:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800411a:	930f      	str	r3, [sp, #60]	; 0x3c
  DMA_Init(SD_SDIO_DMA_STREAM, &SDDMA_InitStructure);
 800411c:	a901      	add	r1, sp, #4
 800411e:	4620      	mov	r0, r4
 8004120:	f7fc fa2c 	bl	800057c <DMA_Init>
  DMA_ITConfig(SD_SDIO_DMA_STREAM, DMA_IT_TC, ENABLE);
 8004124:	2201      	movs	r2, #1
 8004126:	2110      	movs	r1, #16
 8004128:	4620      	mov	r0, r4
 800412a:	f7fc fa83 	bl	8000634 <DMA_ITConfig>
  DMA_FlowControllerConfig(SD_SDIO_DMA_STREAM, DMA_FlowCtrl_Peripheral);
 800412e:	2120      	movs	r1, #32
 8004130:	4620      	mov	r0, r4
 8004132:	f7fc fa5a 	bl	80005ea <DMA_FlowControllerConfig>

  /* DMA2 Stream3 or Stream6 enable */
  DMA_Cmd(SD_SDIO_DMA_STREAM, ENABLE);
 8004136:	2101      	movs	r1, #1
 8004138:	4620      	mov	r0, r4
 800413a:	f7fc fa4b 	bl	80005d4 <DMA_Cmd>
}
 800413e:	b010      	add	sp, #64	; 0x40
 8004140:	bd70      	pop	{r4, r5, r6, pc}
 8004142:	bf00      	nop
 8004144:	40026458 	.word	0x40026458
 8004148:	40012c80 	.word	0x40012c80

0800414c <SD_ReadMultiBlocks>:
{
 800414c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004150:	4681      	mov	r9, r0
 8004152:	4616      	mov	r6, r2
 8004154:	4698      	mov	r8, r3
 8004156:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 800415a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  TransferError = SD_OK;
 800415c:	2300      	movs	r3, #0
 800415e:	4a2b      	ldr	r2, [pc, #172]	; (800420c <SD_ReadMultiBlocks+0xc0>)
 8004160:	7013      	strb	r3, [r2, #0]
  TransferEnd = 0;
 8004162:	4a2b      	ldr	r2, [pc, #172]	; (8004210 <SD_ReadMultiBlocks+0xc4>)
 8004164:	6013      	str	r3, [r2, #0]
  StopCondition = 1;
 8004166:	2501      	movs	r5, #1
 8004168:	4a2a      	ldr	r2, [pc, #168]	; (8004214 <SD_ReadMultiBlocks+0xc8>)
 800416a:	6015      	str	r5, [r2, #0]
  SDIO->DCTRL = 0x0;
 800416c:	4a2a      	ldr	r2, [pc, #168]	; (8004218 <SD_ReadMultiBlocks+0xcc>)
 800416e:	62d3      	str	r3, [r2, #44]	; 0x2c
  SDIO_ITConfig(SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_DATAEND | SDIO_IT_RXOVERR | SDIO_IT_STBITERR, ENABLE);
 8004170:	4629      	mov	r1, r5
 8004172:	f240 302a 	movw	r0, #810	; 0x32a
 8004176:	f7fc fd49 	bl	8000c0c <SDIO_ITConfig>
  SD_LowLevel_DMA_RxConfig((uint32_t *)readbuff, (NumberOfBlocks * BlockSize));
 800417a:	fb07 f104 	mul.w	r1, r7, r4
 800417e:	4648      	mov	r0, r9
 8004180:	f7ff ff9a 	bl	80040b8 <SD_LowLevel_DMA_RxConfig>
  SDIO_DMACmd(ENABLE);
 8004184:	4628      	mov	r0, r5
 8004186:	f7fc fd3b 	bl	8000c00 <SDIO_DMACmd>
  if (CardType == SDIO_HIGH_CAPACITY_SD_CARD)
 800418a:	4b24      	ldr	r3, [pc, #144]	; (800421c <SD_ReadMultiBlocks+0xd0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b02      	cmp	r3, #2
 8004190:	d014      	beq.n	80041bc <SD_ReadMultiBlocks+0x70>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t) BlockSize;
 8004192:	4823      	ldr	r0, [pc, #140]	; (8004220 <SD_ReadMultiBlocks+0xd4>)
 8004194:	6004      	str	r4, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_SET_BLOCKLEN;
 8004196:	2510      	movs	r5, #16
 8004198:	6045      	str	r5, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 800419a:	2340      	movs	r3, #64	; 0x40
 800419c:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 800419e:	2300      	movs	r3, #0
 80041a0:	60c3      	str	r3, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80041a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041a6:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80041a8:	f7fc fce6 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_SET_BLOCKLEN);
 80041ac:	4628      	mov	r0, r5
 80041ae:	f7fe ff3b 	bl	8003028 <CmdResp1Error>
  if (SD_OK != errorstatus)
 80041b2:	4603      	mov	r3, r0
 80041b4:	b140      	cbz	r0, 80041c8 <SD_ReadMultiBlocks+0x7c>
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ReadAddr /= 512;
 80041bc:	0a73      	lsrs	r3, r6, #9
 80041be:	ea43 56c8 	orr.w	r6, r3, r8, lsl #23
    BlockSize = 512;
 80041c2:	f44f 7400 	mov.w	r4, #512	; 0x200
 80041c6:	e7e4      	b.n	8004192 <SD_ReadMultiBlocks+0x46>
  SDIO_DataInitStructure.SDIO_DataTimeOut = SD_DATATIMEOUT;
 80041c8:	4816      	ldr	r0, [pc, #88]	; (8004224 <SD_ReadMultiBlocks+0xd8>)
 80041ca:	f04f 33ff 	mov.w	r3, #4294967295
 80041ce:	6003      	str	r3, [r0, #0]
  SDIO_DataInitStructure.SDIO_DataLength = NumberOfBlocks * BlockSize;
 80041d0:	fb04 f407 	mul.w	r4, r4, r7
 80041d4:	6044      	str	r4, [r0, #4]
  SDIO_DataInitStructure.SDIO_DataBlockSize = (uint32_t) 9 << 4;
 80041d6:	2390      	movs	r3, #144	; 0x90
 80041d8:	6083      	str	r3, [r0, #8]
  SDIO_DataInitStructure.SDIO_TransferDir = SDIO_TransferDir_ToSDIO;
 80041da:	2302      	movs	r3, #2
 80041dc:	60c3      	str	r3, [r0, #12]
  SDIO_DataInitStructure.SDIO_TransferMode = SDIO_TransferMode_Block;
 80041de:	2500      	movs	r5, #0
 80041e0:	6105      	str	r5, [r0, #16]
  SDIO_DataInitStructure.SDIO_DPSM = SDIO_DPSM_Enable;
 80041e2:	2301      	movs	r3, #1
 80041e4:	6143      	str	r3, [r0, #20]
  SDIO_DataConfig(&SDIO_DataInitStructure);
 80041e6:	f7fc fcef 	bl	8000bc8 <SDIO_DataConfig>
  SDIO_CmdInitStructure.SDIO_Argument = (uint32_t)ReadAddr;
 80041ea:	480d      	ldr	r0, [pc, #52]	; (8004220 <SD_ReadMultiBlocks+0xd4>)
 80041ec:	6006      	str	r6, [r0, #0]
  SDIO_CmdInitStructure.SDIO_CmdIndex = SD_CMD_READ_MULT_BLOCK;
 80041ee:	2412      	movs	r4, #18
 80041f0:	6044      	str	r4, [r0, #4]
  SDIO_CmdInitStructure.SDIO_Response = SDIO_Response_Short;
 80041f2:	2340      	movs	r3, #64	; 0x40
 80041f4:	6083      	str	r3, [r0, #8]
  SDIO_CmdInitStructure.SDIO_Wait = SDIO_Wait_No;
 80041f6:	60c5      	str	r5, [r0, #12]
  SDIO_CmdInitStructure.SDIO_CPSM = SDIO_CPSM_Enable;
 80041f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041fc:	6103      	str	r3, [r0, #16]
  SDIO_SendCommand(&SDIO_CmdInitStructure);
 80041fe:	f7fc fcbb 	bl	8000b78 <SDIO_SendCommand>
  errorstatus = CmdResp1Error(SD_CMD_READ_MULT_BLOCK);
 8004202:	4620      	mov	r0, r4
 8004204:	f7fe ff10 	bl	8003028 <CmdResp1Error>
 8004208:	4603      	mov	r3, r0
 800420a:	e7d4      	b.n	80041b6 <SD_ReadMultiBlocks+0x6a>
 800420c:	200004e8 	.word	0x200004e8
 8004210:	200004e4 	.word	0x200004e4
 8004214:	200004e0 	.word	0x200004e0
 8004218:	40012c00 	.word	0x40012c00
 800421c:	200004d4 	.word	0x200004d4
 8004220:	20000bc0 	.word	0x20000bc0
 8004224:	20000c48 	.word	0x20000c48

08004228 <MMC_disk_read>:
{
 8004228:	b510      	push	{r4, lr}
 800422a:	b082      	sub	sp, #8
  SD_ReadMultiBlocks(buff, sector << 9, 512, 1);
 800422c:	2301      	movs	r3, #1
 800422e:	9301      	str	r3, [sp, #4]
 8004230:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004234:	9300      	str	r3, [sp, #0]
 8004236:	024a      	lsls	r2, r1, #9
 8004238:	2300      	movs	r3, #0
 800423a:	f7ff ff87 	bl	800414c <SD_ReadMultiBlocks>
  status =  SD_WaitReadOperation();
 800423e:	f7ff fc9b 	bl	8003b78 <SD_WaitReadOperation>
 8004242:	4604      	mov	r4, r0
  while(SD_GetStatus() != SD_TRANSFER_OK);
 8004244:	f7ff fd56 	bl	8003cf4 <SD_GetStatus>
 8004248:	2800      	cmp	r0, #0
 800424a:	d1fb      	bne.n	8004244 <MMC_disk_read+0x1c>
  if (status == SD_OK) {
 800424c:	b90c      	cbnz	r4, 8004252 <MMC_disk_read+0x2a>
}
 800424e:	b002      	add	sp, #8
 8004250:	bd10      	pop	{r4, pc}
    ret_wert=-1;
 8004252:	f04f 30ff 	mov.w	r0, #4294967295
  return(ret_wert);
 8004256:	e7fa      	b.n	800424e <MMC_disk_read+0x26>

08004258 <SDIO_IRQHandler>:

//--------------------------------------------------------------
// Interrupt-Funktionen
//--------------------------------------------------------------
void SDIO_IRQHandler(void)
{
 8004258:	b508      	push	{r3, lr}
  /* Process All SDIO Interrupt Sources */
  SD_ProcessIRQSrc();
 800425a:	f7ff fd59 	bl	8003d10 <SD_ProcessIRQSrc>
 800425e:	bd08      	pop	{r3, pc}

08004260 <DMA2_Stream3_IRQHandler>:
}


void SD_SDIO_DMA_IRQHANDLER(void)
{
 8004260:	b508      	push	{r3, lr}
  /* Process DMA2 Stream3 or DMA2 Stream6 Interrupt Sources */
  SD_ProcessDMAIRQ();
 8004262:	f7ff fdab 	bl	8003dbc <SD_ProcessDMAIRQ>
 8004266:	bd08      	pop	{r3, pc}

08004268 <UB_USBDisk_Init>:
//--------------------------------------------------------------
// init der Hardware fuer die USB-Funktionen
// muss vor der Benutzung einmal gemacht werden
//--------------------------------------------------------------
void UB_USBDisk_Init(void)
{
 8004268:	4770      	bx	lr

0800426a <USB_disk_initialize>:
int USB_disk_initialize(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 800426a:	f04f 30ff 	mov.w	r0, #4294967295
 800426e:	4770      	bx	lr

08004270 <USB_disk_status>:
int USB_disk_status(void)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8004270:	f04f 30ff 	mov.w	r0, #4294967295
 8004274:	4770      	bx	lr

08004276 <USB_disk_read>:
int USB_disk_read(BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8004276:	f04f 30ff 	mov.w	r0, #4294967295
 800427a:	4770      	bx	lr

0800427c <USB_disk_write>:
int USB_disk_write(const BYTE *buff, DWORD sector, BYTE count)
{
  int ret_wert=-1;

  return(ret_wert);
}
 800427c:	f04f 30ff 	mov.w	r0, #4294967295
 8004280:	4770      	bx	lr

08004282 <USB_disk_ioctl>:
int USB_disk_ioctl(BYTE cmd, void *buff)
{
  int ret_wert=-1;

  return(ret_wert);
}
 8004282:	f04f 30ff 	mov.w	r0, #4294967295
 8004286:	4770      	bx	lr

08004288 <i2c_init_tmp>:
void P_I2C_timeout(I2C_TypeDef* I2Cx);

static uint8_t ret_wert[4] = {0};

void i2c_init_tmp(I2C_TypeDef* I2Cx)
{
 8004288:	b5f0      	push	{r4, r5, r6, r7, lr}
 800428a:	b087      	sub	sp, #28
 800428c:	4604      	mov	r4, r0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 800428e:	2101      	movs	r1, #1
 8004290:	2002      	movs	r0, #2
 8004292:	f7fc fbd1 	bl	8000a38 <RCC_AHB1PeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_I2C1, ENABLE);
 8004296:	2101      	movs	r1, #1
 8004298:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 800429c:	f7fc fbda 	bl	8000a54 <RCC_APB1PeriphClockCmd>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1);
 80042a0:	4f20      	ldr	r7, [pc, #128]	; (8004324 <i2c_init_tmp+0x9c>)
 80042a2:	2204      	movs	r2, #4
 80042a4:	2106      	movs	r1, #6
 80042a6:	4638      	mov	r0, r7
 80042a8:	f7fc fa31 	bl	800070e <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_I2C1);
 80042ac:	2204      	movs	r2, #4
 80042ae:	2107      	movs	r1, #7
 80042b0:	4638      	mov	r0, r7
 80042b2:	f7fc fa2c 	bl	800070e <GPIO_PinAFConfig>

	GPIO_InitTypeDef  GPIO_InitStruct;
	GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 80042b6:	2302      	movs	r3, #2
 80042b8:	f88d 3014 	strb.w	r3, [sp, #20]
	GPIO_InitStruct.GPIO_OType = GPIO_OType_OD;
 80042bc:	2501      	movs	r5, #1
 80042be:	f88d 5016 	strb.w	r5, [sp, #22]
	GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 80042c2:	23c0      	movs	r3, #192	; 0xc0
 80042c4:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80042c6:	2600      	movs	r6, #0
 80042c8:	f88d 6017 	strb.w	r6, [sp, #23]
	GPIO_InitStruct.GPIO_Speed = GPIO_Speed_2MHz;
 80042cc:	f88d 6015 	strb.w	r6, [sp, #21]
	GPIO_Init(GPIOB, &GPIO_InitStruct);
 80042d0:	a904      	add	r1, sp, #16
 80042d2:	4638      	mov	r0, r7
 80042d4:	f7fc f9cb 	bl	800066e <GPIO_Init>


	I2C_DeInit(I2Cx);
 80042d8:	4620      	mov	r0, r4
 80042da:	f7fc fa2f 	bl	800073c <I2C_DeInit>
	I2C_InitTypeDef I2CInitStruct;
	I2CInitStruct.I2C_Ack = I2C_Ack_Enable;
 80042de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80042e2:	f8ad 300a 	strh.w	r3, [sp, #10]
	I2CInitStruct.I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
 80042e6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80042ea:	f8ad 300c 	strh.w	r3, [sp, #12]
	I2CInitStruct.I2C_ClockSpeed = 20000;
 80042ee:	f644 6320 	movw	r3, #20000	; 0x4e20
 80042f2:	9300      	str	r3, [sp, #0]
	I2CInitStruct.I2C_DutyCycle = I2C_DutyCycle_2;
 80042f4:	f64b 73ff 	movw	r3, #49151	; 0xbfff
 80042f8:	f8ad 3006 	strh.w	r3, [sp, #6]
	I2CInitStruct.I2C_Mode = I2C_Mode_I2C;
 80042fc:	f8ad 6004 	strh.w	r6, [sp, #4]
	I2CInitStruct.I2C_OwnAddress1 = 0x88;
 8004300:	2388      	movs	r3, #136	; 0x88
 8004302:	f8ad 3008 	strh.w	r3, [sp, #8]
	I2C_Init(I2Cx, &I2CInitStruct);
 8004306:	4669      	mov	r1, sp
 8004308:	4620      	mov	r0, r4
 800430a:	f7fc fa49 	bl	80007a0 <I2C_Init>

	I2C_Cmd(I2Cx, ENABLE);
 800430e:	4629      	mov	r1, r5
 8004310:	4620      	mov	r0, r4
 8004312:	f7fc fab3 	bl	800087c <I2C_Cmd>

	I2C_AcknowledgeConfig(I2Cx, ENABLE);
 8004316:	4629      	mov	r1, r5
 8004318:	4620      	mov	r0, r4
 800431a:	f7fc fae2 	bl	80008e2 <I2C_AcknowledgeConfig>
}
 800431e:	b007      	add	sp, #28
 8004320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004322:	bf00      	nop
 8004324:	40020400 	.word	0x40020400

08004328 <P_I2C_timeout>:
// interne Funktion
// wird bei einem Timeout aufgerufen
// Stop, Reset und reinit der I2C-Schnittstelle
//--------------------------------------------------------------
void P_I2C_timeout(I2C_TypeDef* I2Cx)
{
 8004328:	b510      	push	{r4, lr}
 800432a:	4604      	mov	r4, r0
    // Stop und Reset
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800432c:	2101      	movs	r1, #1
 800432e:	f7fc fac1 	bl	80008b4 <I2C_GenerateSTOP>
    //for (uint16_t i = 0; i < 0x2000; i++);

    // I2C deinit
    //I2C_DeInit(I2Cx);
    // I2C init
    i2c_init_tmp(I2Cx);
 8004332:	4620      	mov	r0, r4
 8004334:	f7ff ffa8 	bl	8004288 <i2c_init_tmp>
 8004338:	bd10      	pop	{r4, pc}
	...

0800433c <UB_I2C_Read>:
{
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	4604      	mov	r4, r0
 8004340:	460e      	mov	r6, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 8004342:	2101      	movs	r1, #1
 8004344:	f7fc faa8 	bl	8000898 <I2C_GenerateSTART>
    timeout=I2C_TIMEOUT;
 8004348:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 800434c:	492c      	ldr	r1, [pc, #176]	; (8004400 <UB_I2C_Read+0xc4>)
 800434e:	4620      	mov	r0, r4
 8004350:	f7fc fada 	bl	8000908 <I2C_GetFlagStatus>
 8004354:	b938      	cbnz	r0, 8004366 <UB_I2C_Read+0x2a>
        if(timeout!=0)
 8004356:	b10d      	cbz	r5, 800435c <UB_I2C_Read+0x20>
            timeout--;
 8004358:	3d01      	subs	r5, #1
 800435a:	e7f7      	b.n	800434c <UB_I2C_Read+0x10>
            P_I2C_timeout(I2Cx);
 800435c:	4620      	mov	r0, r4
 800435e:	f7ff ffe3 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004362:	2000      	movs	r0, #0
 8004364:	bd70      	pop	{r4, r5, r6, pc}
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 8004366:	2201      	movs	r2, #1
 8004368:	4631      	mov	r1, r6
 800436a:	4620      	mov	r0, r4
 800436c:	f7fc fab0 	bl	80008d0 <I2C_Send7bitAddress>
    timeout=I2C_TIMEOUT;
 8004370:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8004374:	4923      	ldr	r1, [pc, #140]	; (8004404 <UB_I2C_Read+0xc8>)
 8004376:	4620      	mov	r0, r4
 8004378:	f7fc fac6 	bl	8000908 <I2C_GetFlagStatus>
 800437c:	b938      	cbnz	r0, 800438e <UB_I2C_Read+0x52>
        if(timeout!=0)
 800437e:	b10d      	cbz	r5, 8004384 <UB_I2C_Read+0x48>
            timeout--;
 8004380:	3d01      	subs	r5, #1
 8004382:	e7f7      	b.n	8004374 <UB_I2C_Read+0x38>
            P_I2C_timeout(I2Cx);
 8004384:	4620      	mov	r0, r4
 8004386:	f7ff ffcf 	bl	8004328 <P_I2C_timeout>
            return(0);
 800438a:	2000      	movs	r0, #0
 800438c:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx->SR2;
 800438e:	8b23      	ldrh	r3, [r4, #24]
    timeout=I2C_TIMEOUT;
 8004390:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8004394:	491c      	ldr	r1, [pc, #112]	; (8004408 <UB_I2C_Read+0xcc>)
 8004396:	4620      	mov	r0, r4
 8004398:	f7fc fab6 	bl	8000908 <I2C_GetFlagStatus>
 800439c:	b938      	cbnz	r0, 80043ae <UB_I2C_Read+0x72>
        if(timeout!=0)
 800439e:	b10d      	cbz	r5, 80043a4 <UB_I2C_Read+0x68>
            timeout--;
 80043a0:	3d01      	subs	r5, #1
 80043a2:	e7f7      	b.n	8004394 <UB_I2C_Read+0x58>
            P_I2C_timeout(I2Cx);
 80043a4:	4620      	mov	r0, r4
 80043a6:	f7ff ffbf 	bl	8004328 <P_I2C_timeout>
            return(0);
 80043aa:	2000      	movs	r0, #0
 80043ac:	bd70      	pop	{r4, r5, r6, pc}
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 80043ae:	4620      	mov	r0, r4
 80043b0:	f7fc faa7 	bl	8000902 <I2C_ReceiveData>
 80043b4:	4b15      	ldr	r3, [pc, #84]	; (800440c <UB_I2C_Read+0xd0>)
 80043b6:	7018      	strb	r0, [r3, #0]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 80043b8:	2100      	movs	r1, #0
 80043ba:	4620      	mov	r0, r4
 80043bc:	f7fc fa91 	bl	80008e2 <I2C_AcknowledgeConfig>
    timeout=I2C_TIMEOUT;
 80043c0:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80043c4:	e000      	b.n	80043c8 <UB_I2C_Read+0x8c>
            timeout--;
 80043c6:	3d01      	subs	r5, #1
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80043c8:	490f      	ldr	r1, [pc, #60]	; (8004408 <UB_I2C_Read+0xcc>)
 80043ca:	4620      	mov	r0, r4
 80043cc:	f7fc fa9c 	bl	8000908 <I2C_GetFlagStatus>
 80043d0:	b930      	cbnz	r0, 80043e0 <UB_I2C_Read+0xa4>
        if(timeout!=0)
 80043d2:	2d00      	cmp	r5, #0
 80043d4:	d1f7      	bne.n	80043c6 <UB_I2C_Read+0x8a>
            P_I2C_timeout(I2Cx);
 80043d6:	4620      	mov	r0, r4
 80043d8:	f7ff ffa6 	bl	8004328 <P_I2C_timeout>
            return(0);
 80043dc:	2000      	movs	r0, #0
 80043de:	bd70      	pop	{r4, r5, r6, pc}
    I2C_GenerateSTOP(I2Cx, ENABLE);
 80043e0:	2101      	movs	r1, #1
 80043e2:	4620      	mov	r0, r4
 80043e4:	f7fc fa66 	bl	80008b4 <I2C_GenerateSTOP>
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 80043e8:	4620      	mov	r0, r4
 80043ea:	f7fc fa8a 	bl	8000902 <I2C_ReceiveData>
 80043ee:	4d07      	ldr	r5, [pc, #28]	; (800440c <UB_I2C_Read+0xd0>)
 80043f0:	7068      	strb	r0, [r5, #1]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 80043f2:	2101      	movs	r1, #1
 80043f4:	4620      	mov	r0, r4
 80043f6:	f7fc fa74 	bl	80008e2 <I2C_AcknowledgeConfig>
    return(ret_wert);
 80043fa:	4628      	mov	r0, r5
}
 80043fc:	bd70      	pop	{r4, r5, r6, pc}
 80043fe:	bf00      	nop
 8004400:	10000001 	.word	0x10000001
 8004404:	10000002 	.word	0x10000002
 8004408:	10000040 	.word	0x10000040
 800440c:	200004ec 	.word	0x200004ec

08004410 <UB_I2C_ReadWord>:
{
 8004410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004412:	4604      	mov	r4, r0
 8004414:	460e      	mov	r6, r1
 8004416:	4617      	mov	r7, r2
    I2C_GenerateSTART(I2Cx, ENABLE);
 8004418:	2101      	movs	r1, #1
 800441a:	f7fc fa3d 	bl	8000898 <I2C_GenerateSTART>
    timeout=I2C_TIMEOUT;
 800441e:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8004422:	494e      	ldr	r1, [pc, #312]	; (800455c <UB_I2C_ReadWord+0x14c>)
 8004424:	4620      	mov	r0, r4
 8004426:	f7fc fa6f 	bl	8000908 <I2C_GetFlagStatus>
 800442a:	b938      	cbnz	r0, 800443c <UB_I2C_ReadWord+0x2c>
        if(timeout!=0)
 800442c:	b10d      	cbz	r5, 8004432 <UB_I2C_ReadWord+0x22>
            timeout--;
 800442e:	3d01      	subs	r5, #1
 8004430:	e7f7      	b.n	8004422 <UB_I2C_ReadWord+0x12>
            P_I2C_timeout(I2Cx);
 8004432:	4620      	mov	r0, r4
 8004434:	f7ff ff78 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004438:	2000      	movs	r0, #0
 800443a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 800443c:	2100      	movs	r1, #0
 800443e:	4620      	mov	r0, r4
 8004440:	f7fc fa4f 	bl	80008e2 <I2C_AcknowledgeConfig>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 8004444:	2200      	movs	r2, #0
 8004446:	4631      	mov	r1, r6
 8004448:	4620      	mov	r0, r4
 800444a:	f7fc fa41 	bl	80008d0 <I2C_Send7bitAddress>
    timeout=I2C_TIMEOUT;
 800444e:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 8004452:	4943      	ldr	r1, [pc, #268]	; (8004560 <UB_I2C_ReadWord+0x150>)
 8004454:	4620      	mov	r0, r4
 8004456:	f7fc fa57 	bl	8000908 <I2C_GetFlagStatus>
 800445a:	b938      	cbnz	r0, 800446c <UB_I2C_ReadWord+0x5c>
        if(timeout!=0)
 800445c:	b10d      	cbz	r5, 8004462 <UB_I2C_ReadWord+0x52>
            timeout--;
 800445e:	3d01      	subs	r5, #1
 8004460:	e7f7      	b.n	8004452 <UB_I2C_ReadWord+0x42>
            P_I2C_timeout(I2Cx);
 8004462:	4620      	mov	r0, r4
 8004464:	f7ff ff60 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004468:	2000      	movs	r0, #0
 800446a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2Cx->SR2;
 800446c:	8b23      	ldrh	r3, [r4, #24]
    I2C_SendData(I2Cx, adr);
 800446e:	4639      	mov	r1, r7
 8004470:	4620      	mov	r0, r4
 8004472:	f7fc fa44 	bl	80008fe <I2C_SendData>
    timeout=I2C_TIMEOUT;
 8004476:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 800447a:	493a      	ldr	r1, [pc, #232]	; (8004564 <UB_I2C_ReadWord+0x154>)
 800447c:	4620      	mov	r0, r4
 800447e:	f7fc fa43 	bl	8000908 <I2C_GetFlagStatus>
 8004482:	b938      	cbnz	r0, 8004494 <UB_I2C_ReadWord+0x84>
        if(timeout!=0)
 8004484:	b10d      	cbz	r5, 800448a <UB_I2C_ReadWord+0x7a>
            timeout--;
 8004486:	3d01      	subs	r5, #1
 8004488:	e7f7      	b.n	800447a <UB_I2C_ReadWord+0x6a>
            P_I2C_timeout(I2Cx);
 800448a:	4620      	mov	r0, r4
 800448c:	f7ff ff4c 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004490:	2000      	movs	r0, #0
 8004492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_GenerateSTART(I2Cx, ENABLE);
 8004494:	2101      	movs	r1, #1
 8004496:	4620      	mov	r0, r4
 8004498:	f7fc f9fe 	bl	8000898 <I2C_GenerateSTART>
    timeout=I2C_TIMEOUT;
 800449c:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80044a0:	e000      	b.n	80044a4 <UB_I2C_ReadWord+0x94>
            timeout--;
 80044a2:	3d01      	subs	r5, #1
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 80044a4:	492d      	ldr	r1, [pc, #180]	; (800455c <UB_I2C_ReadWord+0x14c>)
 80044a6:	4620      	mov	r0, r4
 80044a8:	f7fc fa2e 	bl	8000908 <I2C_GetFlagStatus>
 80044ac:	b930      	cbnz	r0, 80044bc <UB_I2C_ReadWord+0xac>
        if(timeout!=0)
 80044ae:	2d00      	cmp	r5, #0
 80044b0:	d1f7      	bne.n	80044a2 <UB_I2C_ReadWord+0x92>
            P_I2C_timeout(I2Cx);
 80044b2:	4620      	mov	r0, r4
 80044b4:	f7ff ff38 	bl	8004328 <P_I2C_timeout>
            return(0);
 80044b8:	2000      	movs	r0, #0
 80044ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 80044bc:	2201      	movs	r2, #1
 80044be:	4631      	mov	r1, r6
 80044c0:	4620      	mov	r0, r4
 80044c2:	f7fc fa05 	bl	80008d0 <I2C_Send7bitAddress>
    timeout=I2C_TIMEOUT;
 80044c6:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80044ca:	4925      	ldr	r1, [pc, #148]	; (8004560 <UB_I2C_ReadWord+0x150>)
 80044cc:	4620      	mov	r0, r4
 80044ce:	f7fc fa1b 	bl	8000908 <I2C_GetFlagStatus>
 80044d2:	b938      	cbnz	r0, 80044e4 <UB_I2C_ReadWord+0xd4>
        if(timeout!=0)
 80044d4:	b10d      	cbz	r5, 80044da <UB_I2C_ReadWord+0xca>
            timeout--;
 80044d6:	3d01      	subs	r5, #1
 80044d8:	e7f7      	b.n	80044ca <UB_I2C_ReadWord+0xba>
            P_I2C_timeout(I2Cx);
 80044da:	4620      	mov	r0, r4
 80044dc:	f7ff ff24 	bl	8004328 <P_I2C_timeout>
            return(0);
 80044e0:	2000      	movs	r0, #0
 80044e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2Cx->SR2;
 80044e4:	8b23      	ldrh	r3, [r4, #24]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 80044e6:	2101      	movs	r1, #1
 80044e8:	4620      	mov	r0, r4
 80044ea:	f7fc f9fa 	bl	80008e2 <I2C_AcknowledgeConfig>
    timeout=I2C_TIMEOUT;
 80044ee:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80044f2:	491d      	ldr	r1, [pc, #116]	; (8004568 <UB_I2C_ReadWord+0x158>)
 80044f4:	4620      	mov	r0, r4
 80044f6:	f7fc fa07 	bl	8000908 <I2C_GetFlagStatus>
 80044fa:	b938      	cbnz	r0, 800450c <UB_I2C_ReadWord+0xfc>
        if(timeout!=0)
 80044fc:	b10d      	cbz	r5, 8004502 <UB_I2C_ReadWord+0xf2>
            timeout--;
 80044fe:	3d01      	subs	r5, #1
 8004500:	e7f7      	b.n	80044f2 <UB_I2C_ReadWord+0xe2>
            P_I2C_timeout(I2Cx);
 8004502:	4620      	mov	r0, r4
 8004504:	f7ff ff10 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004508:	2000      	movs	r0, #0
 800450a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 800450c:	4620      	mov	r0, r4
 800450e:	f7fc f9f8 	bl	8000902 <I2C_ReceiveData>
 8004512:	4b16      	ldr	r3, [pc, #88]	; (800456c <UB_I2C_ReadWord+0x15c>)
 8004514:	7018      	strb	r0, [r3, #0]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8004516:	2100      	movs	r1, #0
 8004518:	4620      	mov	r0, r4
 800451a:	f7fc f9e2 	bl	80008e2 <I2C_AcknowledgeConfig>
    timeout=I2C_TIMEOUT;
 800451e:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8004522:	4911      	ldr	r1, [pc, #68]	; (8004568 <UB_I2C_ReadWord+0x158>)
 8004524:	4620      	mov	r0, r4
 8004526:	f7fc f9ef 	bl	8000908 <I2C_GetFlagStatus>
 800452a:	b938      	cbnz	r0, 800453c <UB_I2C_ReadWord+0x12c>
        if(timeout!=0)
 800452c:	b10d      	cbz	r5, 8004532 <UB_I2C_ReadWord+0x122>
            timeout--;
 800452e:	3d01      	subs	r5, #1
 8004530:	e7f7      	b.n	8004522 <UB_I2C_ReadWord+0x112>
            P_I2C_timeout(I2Cx);
 8004532:	4620      	mov	r0, r4
 8004534:	f7ff fef8 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004538:	2000      	movs	r0, #0
 800453a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800453c:	2101      	movs	r1, #1
 800453e:	4620      	mov	r0, r4
 8004540:	f7fc f9b8 	bl	80008b4 <I2C_GenerateSTOP>
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 8004544:	4620      	mov	r0, r4
 8004546:	f7fc f9dc 	bl	8000902 <I2C_ReceiveData>
 800454a:	4d08      	ldr	r5, [pc, #32]	; (800456c <UB_I2C_ReadWord+0x15c>)
 800454c:	7068      	strb	r0, [r5, #1]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 800454e:	2101      	movs	r1, #1
 8004550:	4620      	mov	r0, r4
 8004552:	f7fc f9c6 	bl	80008e2 <I2C_AcknowledgeConfig>
    return(ret_wert);
 8004556:	4628      	mov	r0, r5
}
 8004558:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800455a:	bf00      	nop
 800455c:	10000001 	.word	0x10000001
 8004560:	10000002 	.word	0x10000002
 8004564:	10000004 	.word	0x10000004
 8004568:	10000040 	.word	0x10000040
 800456c:	200004ec 	.word	0x200004ec

08004570 <UB_I2C_Read24b>:
{
 8004570:	b570      	push	{r4, r5, r6, lr}
 8004572:	4604      	mov	r4, r0
 8004574:	460e      	mov	r6, r1
    I2C_GenerateSTART(I2Cx, ENABLE);
 8004576:	2101      	movs	r1, #1
 8004578:	f7fc f98e 	bl	8000898 <I2C_GenerateSTART>
    timeout=I2C_TIMEOUT;
 800457c:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 8004580:	4936      	ldr	r1, [pc, #216]	; (800465c <UB_I2C_Read24b+0xec>)
 8004582:	4620      	mov	r0, r4
 8004584:	f7fc f9c0 	bl	8000908 <I2C_GetFlagStatus>
 8004588:	b938      	cbnz	r0, 800459a <UB_I2C_Read24b+0x2a>
        if(timeout!=0)
 800458a:	b10d      	cbz	r5, 8004590 <UB_I2C_Read24b+0x20>
            timeout--;
 800458c:	3d01      	subs	r5, #1
 800458e:	e7f7      	b.n	8004580 <UB_I2C_Read24b+0x10>
            P_I2C_timeout(I2Cx);
 8004590:	4620      	mov	r0, r4
 8004592:	f7ff fec9 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004596:	2000      	movs	r0, #0
 8004598:	bd70      	pop	{r4, r5, r6, pc}
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Receiver);
 800459a:	2201      	movs	r2, #1
 800459c:	4631      	mov	r1, r6
 800459e:	4620      	mov	r0, r4
 80045a0:	f7fc f996 	bl	80008d0 <I2C_Send7bitAddress>
    timeout=I2C_TIMEOUT;
 80045a4:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80045a8:	492d      	ldr	r1, [pc, #180]	; (8004660 <UB_I2C_Read24b+0xf0>)
 80045aa:	4620      	mov	r0, r4
 80045ac:	f7fc f9ac 	bl	8000908 <I2C_GetFlagStatus>
 80045b0:	b938      	cbnz	r0, 80045c2 <UB_I2C_Read24b+0x52>
        if(timeout!=0)
 80045b2:	b10d      	cbz	r5, 80045b8 <UB_I2C_Read24b+0x48>
            timeout--;
 80045b4:	3d01      	subs	r5, #1
 80045b6:	e7f7      	b.n	80045a8 <UB_I2C_Read24b+0x38>
            P_I2C_timeout(I2Cx);
 80045b8:	4620      	mov	r0, r4
 80045ba:	f7ff feb5 	bl	8004328 <P_I2C_timeout>
            return(0);
 80045be:	2000      	movs	r0, #0
 80045c0:	bd70      	pop	{r4, r5, r6, pc}
    I2Cx->SR2;
 80045c2:	8b23      	ldrh	r3, [r4, #24]
    timeout=I2C_TIMEOUT;
 80045c4:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80045c8:	4926      	ldr	r1, [pc, #152]	; (8004664 <UB_I2C_Read24b+0xf4>)
 80045ca:	4620      	mov	r0, r4
 80045cc:	f7fc f99c 	bl	8000908 <I2C_GetFlagStatus>
 80045d0:	b938      	cbnz	r0, 80045e2 <UB_I2C_Read24b+0x72>
        if(timeout!=0)
 80045d2:	b10d      	cbz	r5, 80045d8 <UB_I2C_Read24b+0x68>
            timeout--;
 80045d4:	3d01      	subs	r5, #1
 80045d6:	e7f7      	b.n	80045c8 <UB_I2C_Read24b+0x58>
            P_I2C_timeout(I2Cx);
 80045d8:	4620      	mov	r0, r4
 80045da:	f7ff fea5 	bl	8004328 <P_I2C_timeout>
            return(0);
 80045de:	2000      	movs	r0, #0
 80045e0:	bd70      	pop	{r4, r5, r6, pc}
    ret_wert[0] = I2C_ReceiveData(I2Cx);
 80045e2:	4620      	mov	r0, r4
 80045e4:	f7fc f98d 	bl	8000902 <I2C_ReceiveData>
 80045e8:	4b1f      	ldr	r3, [pc, #124]	; (8004668 <UB_I2C_Read24b+0xf8>)
 80045ea:	7018      	strb	r0, [r3, #0]
    timeout=I2C_TIMEOUT;
 80045ec:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80045f0:	e000      	b.n	80045f4 <UB_I2C_Read24b+0x84>
            timeout--;
 80045f2:	3d01      	subs	r5, #1
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 80045f4:	491b      	ldr	r1, [pc, #108]	; (8004664 <UB_I2C_Read24b+0xf4>)
 80045f6:	4620      	mov	r0, r4
 80045f8:	f7fc f986 	bl	8000908 <I2C_GetFlagStatus>
 80045fc:	b930      	cbnz	r0, 800460c <UB_I2C_Read24b+0x9c>
        if(timeout!=0)
 80045fe:	2d00      	cmp	r5, #0
 8004600:	d1f7      	bne.n	80045f2 <UB_I2C_Read24b+0x82>
            P_I2C_timeout(I2Cx);
 8004602:	4620      	mov	r0, r4
 8004604:	f7ff fe90 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004608:	2000      	movs	r0, #0
 800460a:	bd70      	pop	{r4, r5, r6, pc}
    ret_wert[1] = I2C_ReceiveData(I2Cx);
 800460c:	4620      	mov	r0, r4
 800460e:	f7fc f978 	bl	8000902 <I2C_ReceiveData>
 8004612:	4b15      	ldr	r3, [pc, #84]	; (8004668 <UB_I2C_Read24b+0xf8>)
 8004614:	7058      	strb	r0, [r3, #1]
    I2C_AcknowledgeConfig(I2Cx, DISABLE);
 8004616:	2100      	movs	r1, #0
 8004618:	4620      	mov	r0, r4
 800461a:	f7fc f962 	bl	80008e2 <I2C_AcknowledgeConfig>
    timeout=I2C_TIMEOUT;
 800461e:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_RXNE))
 8004622:	4910      	ldr	r1, [pc, #64]	; (8004664 <UB_I2C_Read24b+0xf4>)
 8004624:	4620      	mov	r0, r4
 8004626:	f7fc f96f 	bl	8000908 <I2C_GetFlagStatus>
 800462a:	b938      	cbnz	r0, 800463c <UB_I2C_Read24b+0xcc>
        if(timeout!=0)
 800462c:	b10d      	cbz	r5, 8004632 <UB_I2C_Read24b+0xc2>
            timeout--;
 800462e:	3d01      	subs	r5, #1
 8004630:	e7f7      	b.n	8004622 <UB_I2C_Read24b+0xb2>
            P_I2C_timeout(I2Cx);
 8004632:	4620      	mov	r0, r4
 8004634:	f7ff fe78 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004638:	2000      	movs	r0, #0
 800463a:	bd70      	pop	{r4, r5, r6, pc}
    I2C_GenerateSTOP(I2Cx, ENABLE);
 800463c:	2101      	movs	r1, #1
 800463e:	4620      	mov	r0, r4
 8004640:	f7fc f938 	bl	80008b4 <I2C_GenerateSTOP>
    ret_wert[2] = I2C_ReceiveData(I2Cx);
 8004644:	4620      	mov	r0, r4
 8004646:	f7fc f95c 	bl	8000902 <I2C_ReceiveData>
 800464a:	4d07      	ldr	r5, [pc, #28]	; (8004668 <UB_I2C_Read24b+0xf8>)
 800464c:	70a8      	strb	r0, [r5, #2]
    I2C_AcknowledgeConfig(I2Cx, ENABLE);
 800464e:	2101      	movs	r1, #1
 8004650:	4620      	mov	r0, r4
 8004652:	f7fc f946 	bl	80008e2 <I2C_AcknowledgeConfig>
    return(ret_wert);
 8004656:	4628      	mov	r0, r5
}
 8004658:	bd70      	pop	{r4, r5, r6, pc}
 800465a:	bf00      	nop
 800465c:	10000001 	.word	0x10000001
 8004660:	10000002 	.word	0x10000002
 8004664:	10000040 	.word	0x10000040
 8004668:	200004ec 	.word	0x200004ec

0800466c <UB_I2C_WriteCommand>:
{
 800466c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800466e:	4604      	mov	r4, r0
 8004670:	460e      	mov	r6, r1
 8004672:	4617      	mov	r7, r2
    I2C_GenerateSTART(I2Cx, ENABLE);
 8004674:	2101      	movs	r1, #1
 8004676:	f7fc f90f 	bl	8000898 <I2C_GenerateSTART>
    timeout=I2C_TIMEOUT;
 800467a:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_SB))
 800467e:	4926      	ldr	r1, [pc, #152]	; (8004718 <UB_I2C_WriteCommand+0xac>)
 8004680:	4620      	mov	r0, r4
 8004682:	f7fc f941 	bl	8000908 <I2C_GetFlagStatus>
 8004686:	b930      	cbnz	r0, 8004696 <UB_I2C_WriteCommand+0x2a>
        if(timeout!=0)
 8004688:	b10d      	cbz	r5, 800468e <UB_I2C_WriteCommand+0x22>
            timeout--;
 800468a:	3d01      	subs	r5, #1
 800468c:	e7f7      	b.n	800467e <UB_I2C_WriteCommand+0x12>
            P_I2C_timeout(I2Cx);
 800468e:	4620      	mov	r0, r4
 8004690:	f7ff fe4a 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004694:	e03a      	b.n	800470c <UB_I2C_WriteCommand+0xa0>
    I2C_Send7bitAddress(I2Cx, slave_adr, I2C_Direction_Transmitter);
 8004696:	2200      	movs	r2, #0
 8004698:	4631      	mov	r1, r6
 800469a:	4620      	mov	r0, r4
 800469c:	f7fc f918 	bl	80008d0 <I2C_Send7bitAddress>
    timeout=I2C_TIMEOUT;
 80046a0:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_ADDR))
 80046a4:	491d      	ldr	r1, [pc, #116]	; (800471c <UB_I2C_WriteCommand+0xb0>)
 80046a6:	4620      	mov	r0, r4
 80046a8:	f7fc f92e 	bl	8000908 <I2C_GetFlagStatus>
 80046ac:	b930      	cbnz	r0, 80046bc <UB_I2C_WriteCommand+0x50>
        if(timeout!=0)
 80046ae:	b10d      	cbz	r5, 80046b4 <UB_I2C_WriteCommand+0x48>
            timeout--;
 80046b0:	3d01      	subs	r5, #1
 80046b2:	e7f7      	b.n	80046a4 <UB_I2C_WriteCommand+0x38>
            P_I2C_timeout(I2Cx);
 80046b4:	4620      	mov	r0, r4
 80046b6:	f7ff fe37 	bl	8004328 <P_I2C_timeout>
            return(0);
 80046ba:	e027      	b.n	800470c <UB_I2C_WriteCommand+0xa0>
    I2Cx->SR2;
 80046bc:	8b23      	ldrh	r3, [r4, #24]
    timeout=I2C_TIMEOUT;
 80046be:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE))
 80046c2:	4917      	ldr	r1, [pc, #92]	; (8004720 <UB_I2C_WriteCommand+0xb4>)
 80046c4:	4620      	mov	r0, r4
 80046c6:	f7fc f91f 	bl	8000908 <I2C_GetFlagStatus>
 80046ca:	b930      	cbnz	r0, 80046da <UB_I2C_WriteCommand+0x6e>
        if(timeout!=0)
 80046cc:	b10d      	cbz	r5, 80046d2 <UB_I2C_WriteCommand+0x66>
            timeout--;
 80046ce:	3d01      	subs	r5, #1
 80046d0:	e7f7      	b.n	80046c2 <UB_I2C_WriteCommand+0x56>
            P_I2C_timeout(I2Cx);
 80046d2:	4620      	mov	r0, r4
 80046d4:	f7ff fe28 	bl	8004328 <P_I2C_timeout>
            return(0);
 80046d8:	e018      	b.n	800470c <UB_I2C_WriteCommand+0xa0>
    I2C_SendData(I2Cx, cmd);
 80046da:	4639      	mov	r1, r7
 80046dc:	4620      	mov	r0, r4
 80046de:	f7fc f90e 	bl	80008fe <I2C_SendData>
    timeout=I2C_TIMEOUT;
 80046e2:	f44f 65a0 	mov.w	r5, #1280	; 0x500
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) || (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 80046e6:	e001      	b.n	80046ec <UB_I2C_WriteCommand+0x80>
        if(timeout!=0)
 80046e8:	b195      	cbz	r5, 8004710 <UB_I2C_WriteCommand+0xa4>
            timeout--;
 80046ea:	3d01      	subs	r5, #1
    while ((!I2C_GetFlagStatus(I2Cx, I2C_FLAG_TXE)) || (!I2C_GetFlagStatus(I2Cx, I2C_FLAG_BTF)))
 80046ec:	490c      	ldr	r1, [pc, #48]	; (8004720 <UB_I2C_WriteCommand+0xb4>)
 80046ee:	4620      	mov	r0, r4
 80046f0:	f7fc f90a 	bl	8000908 <I2C_GetFlagStatus>
 80046f4:	2800      	cmp	r0, #0
 80046f6:	d0f7      	beq.n	80046e8 <UB_I2C_WriteCommand+0x7c>
 80046f8:	490a      	ldr	r1, [pc, #40]	; (8004724 <UB_I2C_WriteCommand+0xb8>)
 80046fa:	4620      	mov	r0, r4
 80046fc:	f7fc f904 	bl	8000908 <I2C_GetFlagStatus>
 8004700:	2800      	cmp	r0, #0
 8004702:	d0f1      	beq.n	80046e8 <UB_I2C_WriteCommand+0x7c>
    I2C_GenerateSTOP(I2Cx, ENABLE);
 8004704:	2101      	movs	r1, #1
 8004706:	4620      	mov	r0, r4
 8004708:	f7fc f8d4 	bl	80008b4 <I2C_GenerateSTOP>
}
 800470c:	2000      	movs	r0, #0
 800470e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
            P_I2C_timeout(I2Cx);
 8004710:	4620      	mov	r0, r4
 8004712:	f7ff fe09 	bl	8004328 <P_I2C_timeout>
            return(0);
 8004716:	e7f9      	b.n	800470c <UB_I2C_WriteCommand+0xa0>
 8004718:	10000001 	.word	0x10000001
 800471c:	10000002 	.word	0x10000002
 8004720:	10000080 	.word	0x10000080
 8004724:	10000004 	.word	0x10000004

08004728 <SysTick_Handler>:
	} // while(1)
}

void SysTick_Handler(void) // every 1 s
{
    timeout++;
 8004728:	4a02      	ldr	r2, [pc, #8]	; (8004734 <SysTick_Handler+0xc>)
 800472a:	6813      	ldr	r3, [r2, #0]
 800472c:	3301      	adds	r3, #1
 800472e:	6013      	str	r3, [r2, #0]
 8004730:	4770      	bx	lr
 8004732:	bf00      	nop
 8004734:	200004f0 	.word	0x200004f0

08004738 <Default_Handler>:
    heating_trigger = 1;
#endif
}

void Default_Handler(void)
{
 8004738:	e7fe      	b.n	8004738 <Default_Handler>

0800473a <HardFault_Handler>:
	while(1);
}

void HardFault_Handler()
{
 800473a:	e7fe      	b.n	800473a <HardFault_Handler>

0800473c <RTC_Alarm_IRQHandler>:
	while(1);
}

void RTC_Alarm_IRQHandler(void)
{
 800473c:	e7fe      	b.n	800473c <RTC_Alarm_IRQHandler>
	...

08004740 <SD_add_string>:
	while(1);
}

int SD_add_string(char* str)
{
 8004740:	b510      	push	{r4, lr}
 8004742:	f5ad 7d0a 	sub.w	sp, sp, #552	; 0x228
 8004746:	4604      	mov	r4, r0
	int error = 1;
    FIL myFile;   // Filehandler
    if(UB_Fatfs_CheckMedia(MMC_0) == FATFS_OK)
 8004748:	2000      	movs	r0, #0
 800474a:	f000 fe29 	bl	80053a0 <UB_Fatfs_CheckMedia>
 800474e:	b120      	cbz	r0, 800475a <SD_add_string+0x1a>
	int error = 1;
 8004750:	2401      	movs	r4, #1
        }
        UB_Fatfs_UnMount(MMC_0);
    }

    return error;
}
 8004752:	4620      	mov	r0, r4
 8004754:	f50d 7d0a 	add.w	sp, sp, #552	; 0x228
 8004758:	bd10      	pop	{r4, pc}
        if(UB_Fatfs_Mount(MMC_0) == FATFS_OK)
 800475a:	f000 fe33 	bl	80053c4 <UB_Fatfs_Mount>
 800475e:	b120      	cbz	r0, 800476a <SD_add_string+0x2a>
	int error = 1;
 8004760:	2401      	movs	r4, #1
        UB_Fatfs_UnMount(MMC_0);
 8004762:	2000      	movs	r0, #0
 8004764:	f000 fe4a 	bl	80053fc <UB_Fatfs_UnMount>
 8004768:	e7f3      	b.n	8004752 <SD_add_string+0x12>
            if(UB_Fatfs_OpenFile(&myFile, "0:/Logger.txt", F_WR_NEW)==FATFS_OK)
 800476a:	2202      	movs	r2, #2
 800476c:	4907      	ldr	r1, [pc, #28]	; (800478c <SD_add_string+0x4c>)
 800476e:	a801      	add	r0, sp, #4
 8004770:	f000 fe52 	bl	8005418 <UB_Fatfs_OpenFile>
 8004774:	b108      	cbz	r0, 800477a <SD_add_string+0x3a>
	int error = 1;
 8004776:	2401      	movs	r4, #1
 8004778:	e7f3      	b.n	8004762 <SD_add_string+0x22>
                UB_Fatfs_WriteString(&myFile,str);
 800477a:	4621      	mov	r1, r4
 800477c:	a801      	add	r0, sp, #4
 800477e:	f000 fe84 	bl	800548a <UB_Fatfs_WriteString>
                UB_Fatfs_CloseFile(&myFile);
 8004782:	a801      	add	r0, sp, #4
 8004784:	f000 fe7b 	bl	800547e <UB_Fatfs_CloseFile>
                error = 0;
 8004788:	2400      	movs	r4, #0
 800478a:	e7ea      	b.n	8004762 <SD_add_string+0x22>
 800478c:	08006764 	.word	0x08006764

08004790 <main>:
{
 8004790:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004794:	b0db      	sub	sp, #364	; 0x16c
	settings.plotDataInCommands = 0;
 8004796:	4b3f      	ldr	r3, [pc, #252]	; (8004894 <main+0x104>)
 8004798:	2200      	movs	r2, #0
 800479a:	701a      	strb	r2, [r3, #0]
	settings.forwardGpsToCommands = 0;
 800479c:	705a      	strb	r2, [r3, #1]
	uint8_t last_reset_by_watchdog = watchdog_init(2000);
 800479e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80047a2:	f000 fec3 	bl	800552c <watchdog_init>
 80047a6:	4604      	mov	r4, r0
	commands_init();
 80047a8:	f7fc ffba 	bl	8001720 <commands_init>
	my_DAC_Init();
 80047ac:	f7fc fcf0 	bl	8001190 <my_DAC_Init>
	my_ADC_Init();
 80047b0:	f7fc fbb6 	bl	8000f20 <my_ADC_Init>
	af_init();
 80047b4:	f7fc fc1c 	bl	8000ff0 <af_init>
	Position_Init();
 80047b8:	f000 fb20 	bl	8004dfc <Position_Init>
    i2c_init_tmp(I2C1);
 80047bc:	4836      	ldr	r0, [pc, #216]	; (8004898 <main+0x108>)
 80047be:	f7ff fd63 	bl	8004288 <i2c_init_tmp>
	MCP_9800_init();
 80047c2:	f7fc fda9 	bl	8001318 <MCP_9800_init>
    MS5607_init();
 80047c6:	f7fc fdd3 	bl	8001370 <MS5607_init>
    UB_Fatfs_Init();
 80047ca:	f000 fde1 	bl	8005390 <UB_Fatfs_Init>
	RCC_GetClocksFreq(&RCC_Clocks);
 80047ce:	a82c      	add	r0, sp, #176	; 0xb0
 80047d0:	f7fc f8d8 	bl	8000984 <RCC_GetClocksFreq>
	SysTick_Config(RCC_Clocks.HCLK_Frequency);
 80047d4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
    \return          0  Function succeeded
    \return          1  Function failed
 */
static __INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if (ticks > SysTick_LOAD_RELOAD_Msk)  return (1);            /* Reload value impossible */
 80047d6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80047da:	d20c      	bcs.n	80047f6 <main+0x66>

  SysTick->LOAD  = (ticks & SysTick_LOAD_RELOAD_Msk) - 1;      /* set reload register */
 80047dc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80047e0:	3b01      	subs	r3, #1
 80047e2:	4a2e      	ldr	r2, [pc, #184]	; (800489c <main+0x10c>)
 80047e4:	6053      	str	r3, [r2, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80047e6:	21f0      	movs	r1, #240	; 0xf0
 80047e8:	4b2d      	ldr	r3, [pc, #180]	; (80048a0 <main+0x110>)
 80047ea:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Cortex-M0 System Interrupts */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80047ee:	2300      	movs	r3, #0
 80047f0:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80047f2:	2307      	movs	r3, #7
 80047f4:	6013      	str	r3, [r2, #0]
	commands_send_char(0);
 80047f6:	2000      	movs	r0, #0
 80047f8:	f7fc ffec 	bl	80017d4 <commands_send_char>
	if (last_reset_by_watchdog)
 80047fc:	b16c      	cbz	r4, 800481a <main+0x8a>
        snprintf(buffer, 40, "\r\n!!WATCHDOG CAUSED RESET!!\r\n");
 80047fe:	ac3a      	add	r4, sp, #232	; 0xe8
 8004800:	4d28      	ldr	r5, [pc, #160]	; (80048a4 <main+0x114>)
 8004802:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004804:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004806:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800480a:	c407      	stmia	r4!, {r0, r1, r2}
 800480c:	8023      	strh	r3, [r4, #0]
        commands_send_string(buffer);
 800480e:	a83a      	add	r0, sp, #232	; 0xe8
 8004810:	f7fc ffee 	bl	80017f0 <commands_send_string>
        rf_send_string(buffer);
 8004814:	a83a      	add	r0, sp, #232	; 0xe8
 8004816:	f7fc fc7b 	bl	8001110 <rf_send_string>
	position_message_init_struct(&currentPosition);
 800481a:	a81a      	add	r0, sp, #104	; 0x68
 800481c:	f000 fab4 	bl	8004d88 <position_message_init_struct>
	position_message_init_struct(&lastValidPosition);
 8004820:	a808      	add	r0, sp, #32
 8004822:	f000 fab1 	bl	8004d88 <position_message_init_struct>
    const char initstring[] = "\r\n\r\n"
 8004826:	ac01      	add	r4, sp, #4
 8004828:	4d1f      	ldr	r5, [pc, #124]	; (80048a8 <main+0x118>)
 800482a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800482c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800482e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004832:	e884 0003 	stmia.w	r4, {r0, r1}
    commands_send_string(initstring);
 8004836:	a801      	add	r0, sp, #4
 8004838:	f7fc ffda 	bl	80017f0 <commands_send_string>
    rf_send_string(initstring);
 800483c:	a801      	add	r0, sp, #4
 800483e:	f7fc fc67 	bl	8001110 <rf_send_string>
    position_in_airbone();
 8004842:	f000 fbc7 	bl	8004fd4 <position_in_airbone>
    uint8_t airbone_status_not_send = 1;
 8004846:	2501      	movs	r5, #1
    uint32_t last_time = 0;
 8004848:	f04f 0800 	mov.w	r8, #0
 800484c:	e000      	b.n	8004850 <main+0xc0>
        	last_time = time;
 800484e:	46b8      	mov	r8, r7
		if ( (timeout == 5) && airbone_status_not_send)
 8004850:	4b16      	ldr	r3, [pc, #88]	; (80048ac <main+0x11c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	2b05      	cmp	r3, #5
 8004856:	d00d      	beq.n	8004874 <main+0xe4>
	    watchdog_trigger();
 8004858:	f000 fe83 	bl	8005562 <watchdog_trigger>
	    for (uint8_t i = 0; i < 255; i++)
 800485c:	2400      	movs	r4, #0
 800485e:	2cff      	cmp	r4, #255	; 0xff
 8004860:	d00e      	beq.n	8004880 <main+0xf0>
	    	if (Position_UART_Capture() == BUFFER_EMPTY)
 8004862:	f000 fcd7 	bl	8005214 <Position_UART_Capture>
 8004866:	2801      	cmp	r0, #1
 8004868:	d00a      	beq.n	8004880 <main+0xf0>
	    for (uint8_t i = 0; i < 255; i++)
 800486a:	3401      	adds	r4, #1
 800486c:	b2e4      	uxtb	r4, r4
 800486e:	e7f6      	b.n	800485e <main+0xce>
        	last_time = time;
 8004870:	46b8      	mov	r8, r7
 8004872:	e7ed      	b.n	8004850 <main+0xc0>
		if ( (timeout == 5) && airbone_status_not_send)
 8004874:	2d00      	cmp	r5, #0
 8004876:	d0ef      	beq.n	8004858 <main+0xc8>
			position_in_airbone();
 8004878:	f000 fbac 	bl	8004fd4 <position_in_airbone>
			airbone_status_not_send = 0;
 800487c:	2500      	movs	r5, #0
 800487e:	e7eb      	b.n	8004858 <main+0xc8>
	    for (uint8_t i = 0; i < 255; i++)
 8004880:	2400      	movs	r4, #0
	    for (uint8_t i = 0; i < 255; i++)
 8004882:	2cff      	cmp	r4, #255	; 0xff
 8004884:	d014      	beq.n	80048b0 <main+0x120>
			if (commands_UART_Capture() == BUFFER_EMPTY)
 8004886:	f7fd f83f 	bl	8001908 <commands_UART_Capture>
 800488a:	2801      	cmp	r0, #1
 800488c:	d010      	beq.n	80048b0 <main+0x120>
	    for (uint8_t i = 0; i < 255; i++)
 800488e:	3401      	adds	r4, #1
 8004890:	b2e4      	uxtb	r4, r4
 8004892:	e7f6      	b.n	8004882 <main+0xf2>
 8004894:	20000c60 	.word	0x20000c60
 8004898:	40005400 	.word	0x40005400
 800489c:	e000e010 	.word	0xe000e010
 80048a0:	e000ed00 	.word	0xe000ed00
 80048a4:	08006774 	.word	0x08006774
 80048a8:	080067c4 	.word	0x080067c4
 80048ac:	200004f0 	.word	0x200004f0
        Position_Get(&currentPosition);
 80048b0:	a81a      	add	r0, sp, #104	; 0x68
 80048b2:	f000 fd3d 	bl	8005330 <Position_Get>
        if(currentPosition.valid[0] != '0')
 80048b6:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
 80048ba:	2b30      	cmp	r3, #48	; 0x30
 80048bc:	f000 8221 	beq.w	8004d02 <main+0x572>
        	PositionCopy(&lastValidPosition, &currentPosition);
 80048c0:	a91a      	add	r1, sp, #104	; 0x68
 80048c2:	a808      	add	r0, sp, #32
 80048c4:	f000 fd2e 	bl	8005324 <PositionCopy>
        	lastValidPosition.valid[0] = '0';
 80048c8:	2330      	movs	r3, #48	; 0x30
 80048ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
        	position_tx_message = &currentPosition;
 80048ce:	ae1a      	add	r6, sp, #104	; 0x68
        uint32_t time = atoi(currentPosition.time);
 80048d0:	a81a      	add	r0, sp, #104	; 0x68
 80048d2:	f000 fe4a 	bl	800556a <atoi>
 80048d6:	4607      	mov	r7, r0
        if (timeout > 70)
 80048d8:	4bd8      	ldr	r3, [pc, #864]	; (8004c3c <main+0x4ac>)
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2b46      	cmp	r3, #70	; 0x46
 80048de:	f200 8212 	bhi.w	8004d06 <main+0x576>
        if (time != last_time)
 80048e2:	45b8      	cmp	r8, r7
 80048e4:	d0b4      	beq.n	8004850 <main+0xc0>
            if (!(time % 10))
 80048e6:	4bd6      	ldr	r3, [pc, #856]	; (8004c40 <main+0x4b0>)
 80048e8:	fba3 2307 	umull	r2, r3, r3, r7
 80048ec:	08db      	lsrs	r3, r3, #3
 80048ee:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80048f2:	005a      	lsls	r2, r3, #1
 80048f4:	4297      	cmp	r7, r2
 80048f6:	d1aa      	bne.n	800484e <main+0xbe>
                tmp_i16 = MCP9800_get_tmp(MCP9800_PCB_ADDRESS);
 80048f8:	2090      	movs	r0, #144	; 0x90
 80048fa:	f7fc fd0f 	bl	800131c <MCP9800_get_tmp>
 80048fe:	f8ad 001e 	strh.w	r0, [sp, #30]
                snprintf(temperature[0], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8004902:	4cd0      	ldr	r4, [pc, #832]	; (8004c44 <main+0x4b4>)
 8004904:	b243      	sxtb	r3, r0
 8004906:	4622      	mov	r2, r4
 8004908:	2104      	movs	r1, #4
 800490a:	a836      	add	r0, sp, #216	; 0xd8
 800490c:	f000 fe62 	bl	80055d4 <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN1_ADDRESS);
 8004910:	2092      	movs	r0, #146	; 0x92
 8004912:	f7fc fd03 	bl	800131c <MCP9800_get_tmp>
 8004916:	f8ad 001e 	strh.w	r0, [sp, #30]
                snprintf(temperature[1], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 800491a:	b243      	sxtb	r3, r0
 800491c:	4622      	mov	r2, r4
 800491e:	2104      	movs	r1, #4
 8004920:	a837      	add	r0, sp, #220	; 0xdc
 8004922:	f000 fe57 	bl	80055d4 <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_IN2_ADDRESS);
 8004926:	2096      	movs	r0, #150	; 0x96
 8004928:	f7fc fcf8 	bl	800131c <MCP9800_get_tmp>
 800492c:	f8ad 001e 	strh.w	r0, [sp, #30]
                snprintf(temperature[2], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8004930:	b243      	sxtb	r3, r0
 8004932:	4622      	mov	r2, r4
 8004934:	2104      	movs	r1, #4
 8004936:	a838      	add	r0, sp, #224	; 0xe0
 8004938:	f000 fe4c 	bl	80055d4 <sniprintf>
                tmp_i16 = MCP9800_get_tmp(MCP9800_EXT_ADDRESS);
 800493c:	209e      	movs	r0, #158	; 0x9e
 800493e:	f7fc fced 	bl	800131c <MCP9800_get_tmp>
 8004942:	f8ad 001e 	strh.w	r0, [sp, #30]
                snprintf(temperature[3], 4, "%i", (int8_t)(tmp_i16 & 0xFF));
 8004946:	b243      	sxtb	r3, r0
 8004948:	4622      	mov	r2, r4
 800494a:	2104      	movs	r1, #4
 800494c:	a839      	add	r0, sp, #228	; 0xe4
 800494e:	f000 fe41 	bl	80055d4 <sniprintf>
                MS5607_get_pressure(&tmp_u16, &tmp_i16);
 8004952:	f10d 011e 	add.w	r1, sp, #30
 8004956:	a807      	add	r0, sp, #28
 8004958:	f7fc fd88 	bl	800146c <MS5607_get_pressure>
                snprintf(pressure, sizeof(pressure) / sizeof(char), "%"PRIu16"", tmp_u16);
 800495c:	4cba      	ldr	r4, [pc, #744]	; (8004c48 <main+0x4b8>)
 800495e:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 8004962:	4622      	mov	r2, r4
 8004964:	2105      	movs	r1, #5
 8004966:	a830      	add	r0, sp, #192	; 0xc0
 8004968:	f000 fe34 	bl	80055d4 <sniprintf>
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(11, 255) * 4000 / 2918;
 800496c:	21ff      	movs	r1, #255	; 0xff
 800496e:	200b      	movs	r0, #11
 8004970:	f7fc fb2c 	bl	8000fcc <UB_ADC1_AV_Read>
 8004974:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8004978:	fb03 f300 	mul.w	r3, r3, r0
 800497c:	48b3      	ldr	r0, [pc, #716]	; (8004c4c <main+0x4bc>)
 800497e:	fba0 2303 	umull	r2, r3, r0, r3
 8004982:	f3c3 23cf 	ubfx	r3, r3, #11, #16
 8004986:	f8ad 301c 	strh.w	r3, [sp, #28]
                snprintf(batt_abs_charge, sizeof(batt_abs_charge) / sizeof(char), "%"PRIu16"", tmp_u16);
 800498a:	4622      	mov	r2, r4
 800498c:	2107      	movs	r1, #7
 800498e:	a834      	add	r0, sp, #208	; 0xd0
 8004990:	f000 fe20 	bl	80055d4 <sniprintf>
                tmp_u16 = (uint32_t)UB_ADC1_AV_Read(10, 255) * 8000 / 3153;
 8004994:	21ff      	movs	r1, #255	; 0xff
 8004996:	200a      	movs	r0, #10
 8004998:	f7fc fb18 	bl	8000fcc <UB_ADC1_AV_Read>
 800499c:	f44f 53fa 	mov.w	r3, #8000	; 0x1f40
 80049a0:	fb03 f000 	mul.w	r0, r3, r0
 80049a4:	4baa      	ldr	r3, [pc, #680]	; (8004c50 <main+0x4c0>)
 80049a6:	fba3 2300 	umull	r2, r3, r3, r0
 80049aa:	1ac0      	subs	r0, r0, r3
 80049ac:	eb03 0350 	add.w	r3, r3, r0, lsr #1
 80049b0:	f3c3 23cf 	ubfx	r3, r3, #11, #16
 80049b4:	f8ad 301c 	strh.w	r3, [sp, #28]
                snprintf(batt_avg_ttl, sizeof(batt_avg_ttl) / sizeof(char), "%"PRIu16"", tmp_u16);
 80049b8:	4622      	mov	r2, r4
 80049ba:	2107      	movs	r1, #7
 80049bc:	a832      	add	r0, sp, #200	; 0xc8
 80049be:	f000 fe09 	bl	80055d4 <sniprintf>
                buffer[0] = '\0';   // buffer "leeren"
 80049c2:	ac5a      	add	r4, sp, #360	; 0x168
 80049c4:	2300      	movs	r3, #0
 80049c6:	f804 3d80 	strb.w	r3, [r4, #-128]!
                strncat(buffer, "\r\n\r\nDK0HTW", sizeof(buffer)-strlen(buffer));
 80049ca:	4620      	mov	r0, r4
 80049cc:	f7fb fbfa 	bl	80001c4 <strlen>
 80049d0:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80049d4:	499f      	ldr	r1, [pc, #636]	; (8004c54 <main+0x4c4>)
 80049d6:	4620      	mov	r0, r4
 80049d8:	f000 fe4e 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 80049dc:	4620      	mov	r0, r4
 80049de:	f7fb fbf1 	bl	80001c4 <strlen>
 80049e2:	f8df 8278 	ldr.w	r8, [pc, #632]	; 8004c5c <main+0x4cc>
 80049e6:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80049ea:	4641      	mov	r1, r8
 80049ec:	4620      	mov	r0, r4
 80049ee:	f000 fe43 	bl	8005678 <strncat>
                strncat(buffer, currentPosition.time, sizeof(buffer)-strlen(buffer));
 80049f2:	4620      	mov	r0, r4
 80049f4:	f7fb fbe6 	bl	80001c4 <strlen>
 80049f8:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 80049fc:	a91a      	add	r1, sp, #104	; 0x68
 80049fe:	4620      	mov	r0, r4
 8004a00:	f000 fe3a 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004a04:	4620      	mov	r0, r4
 8004a06:	f7fb fbdd 	bl	80001c4 <strlen>
 8004a0a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a0e:	4641      	mov	r1, r8
 8004a10:	4620      	mov	r0, r4
 8004a12:	f000 fe31 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->latitude, sizeof(buffer)-strlen(buffer));
 8004a16:	f106 090b 	add.w	r9, r6, #11
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	f7fb fbd2 	bl	80001c4 <strlen>
 8004a20:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a24:	4649      	mov	r1, r9
 8004a26:	4620      	mov	r0, r4
 8004a28:	f000 fe26 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004a2c:	4620      	mov	r0, r4
 8004a2e:	f7fb fbc9 	bl	80001c4 <strlen>
 8004a32:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a36:	4641      	mov	r1, r8
 8004a38:	4620      	mov	r0, r4
 8004a3a:	f000 fe1d 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->longitude, sizeof(buffer)-strlen(buffer));
 8004a3e:	f106 0917 	add.w	r9, r6, #23
 8004a42:	4620      	mov	r0, r4
 8004a44:	f7fb fbbe 	bl	80001c4 <strlen>
 8004a48:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a4c:	4649      	mov	r1, r9
 8004a4e:	4620      	mov	r0, r4
 8004a50:	f000 fe12 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004a54:	4620      	mov	r0, r4
 8004a56:	f7fb fbb5 	bl	80001c4 <strlen>
 8004a5a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a5e:	4641      	mov	r1, r8
 8004a60:	4620      	mov	r0, r4
 8004a62:	f000 fe09 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->altitude, sizeof(buffer)-strlen(buffer));
 8004a66:	f106 0924 	add.w	r9, r6, #36	; 0x24
 8004a6a:	4620      	mov	r0, r4
 8004a6c:	f7fb fbaa 	bl	80001c4 <strlen>
 8004a70:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a74:	4649      	mov	r1, r9
 8004a76:	4620      	mov	r0, r4
 8004a78:	f000 fdfe 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004a7c:	4620      	mov	r0, r4
 8004a7e:	f7fb fba1 	bl	80001c4 <strlen>
 8004a82:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a86:	4641      	mov	r1, r8
 8004a88:	4620      	mov	r0, r4
 8004a8a:	f000 fdf5 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->satelites, sizeof(buffer)-strlen(buffer));
 8004a8e:	f106 0930 	add.w	r9, r6, #48	; 0x30
 8004a92:	4620      	mov	r0, r4
 8004a94:	f7fb fb96 	bl	80001c4 <strlen>
 8004a98:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004a9c:	4649      	mov	r1, r9
 8004a9e:	4620      	mov	r0, r4
 8004aa0:	f000 fdea 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	f7fb fb8d 	bl	80001c4 <strlen>
 8004aaa:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004aae:	4641      	mov	r1, r8
 8004ab0:	4620      	mov	r0, r4
 8004ab2:	f000 fde1 	bl	8005678 <strncat>
                if (position_tx_message->valid[0] == '0')
 8004ab6:	f896 3033 	ldrb.w	r3, [r6, #51]	; 0x33
 8004aba:	2b30      	cmp	r3, #48	; 0x30
 8004abc:	f000 812c 	beq.w	8004d18 <main+0x588>
                	strncat(buffer, "1", sizeof(buffer)-strlen(buffer));
 8004ac0:	a83a      	add	r0, sp, #232	; 0xe8
 8004ac2:	f7fb fb7f 	bl	80001c4 <strlen>
 8004ac6:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004aca:	4963      	ldr	r1, [pc, #396]	; (8004c58 <main+0x4c8>)
 8004acc:	a83a      	add	r0, sp, #232	; 0xe8
 8004ace:	f000 fdd3 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004ad2:	a83a      	add	r0, sp, #232	; 0xe8
 8004ad4:	f7fb fb76 	bl	80001c4 <strlen>
 8004ad8:	4c60      	ldr	r4, [pc, #384]	; (8004c5c <main+0x4cc>)
 8004ada:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004ade:	4621      	mov	r1, r4
 8004ae0:	a83a      	add	r0, sp, #232	; 0xe8
 8004ae2:	f000 fdc9 	bl	8005678 <strncat>
                strncat(buffer, temperature[0], sizeof(buffer)-strlen(buffer));
 8004ae6:	a83a      	add	r0, sp, #232	; 0xe8
 8004ae8:	f7fb fb6c 	bl	80001c4 <strlen>
 8004aec:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004af0:	a936      	add	r1, sp, #216	; 0xd8
 8004af2:	a83a      	add	r0, sp, #232	; 0xe8
 8004af4:	f000 fdc0 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004af8:	a83a      	add	r0, sp, #232	; 0xe8
 8004afa:	f7fb fb63 	bl	80001c4 <strlen>
 8004afe:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b02:	4621      	mov	r1, r4
 8004b04:	a83a      	add	r0, sp, #232	; 0xe8
 8004b06:	f000 fdb7 	bl	8005678 <strncat>
                strncat(buffer, temperature[1], sizeof(buffer)-strlen(buffer));
 8004b0a:	a83a      	add	r0, sp, #232	; 0xe8
 8004b0c:	f7fb fb5a 	bl	80001c4 <strlen>
 8004b10:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b14:	a937      	add	r1, sp, #220	; 0xdc
 8004b16:	a83a      	add	r0, sp, #232	; 0xe8
 8004b18:	f000 fdae 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004b1c:	a83a      	add	r0, sp, #232	; 0xe8
 8004b1e:	f7fb fb51 	bl	80001c4 <strlen>
 8004b22:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b26:	4621      	mov	r1, r4
 8004b28:	a83a      	add	r0, sp, #232	; 0xe8
 8004b2a:	f000 fda5 	bl	8005678 <strncat>
                strncat(buffer, temperature[2], sizeof(buffer)-strlen(buffer));
 8004b2e:	a83a      	add	r0, sp, #232	; 0xe8
 8004b30:	f7fb fb48 	bl	80001c4 <strlen>
 8004b34:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b38:	a938      	add	r1, sp, #224	; 0xe0
 8004b3a:	a83a      	add	r0, sp, #232	; 0xe8
 8004b3c:	f000 fd9c 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004b40:	a83a      	add	r0, sp, #232	; 0xe8
 8004b42:	f7fb fb3f 	bl	80001c4 <strlen>
 8004b46:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b4a:	4621      	mov	r1, r4
 8004b4c:	a83a      	add	r0, sp, #232	; 0xe8
 8004b4e:	f000 fd93 	bl	8005678 <strncat>
                strncat(buffer, temperature[3], sizeof(buffer)-strlen(buffer));
 8004b52:	a83a      	add	r0, sp, #232	; 0xe8
 8004b54:	f7fb fb36 	bl	80001c4 <strlen>
 8004b58:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b5c:	a939      	add	r1, sp, #228	; 0xe4
 8004b5e:	a83a      	add	r0, sp, #232	; 0xe8
 8004b60:	f000 fd8a 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004b64:	a83a      	add	r0, sp, #232	; 0xe8
 8004b66:	f7fb fb2d 	bl	80001c4 <strlen>
 8004b6a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b6e:	4621      	mov	r1, r4
 8004b70:	a83a      	add	r0, sp, #232	; 0xe8
 8004b72:	f000 fd81 	bl	8005678 <strncat>
                strncat(buffer, pressure, sizeof(buffer)-strlen(buffer));
 8004b76:	a83a      	add	r0, sp, #232	; 0xe8
 8004b78:	f7fb fb24 	bl	80001c4 <strlen>
 8004b7c:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b80:	a930      	add	r1, sp, #192	; 0xc0
 8004b82:	a83a      	add	r0, sp, #232	; 0xe8
 8004b84:	f000 fd78 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004b88:	a83a      	add	r0, sp, #232	; 0xe8
 8004b8a:	f7fb fb1b 	bl	80001c4 <strlen>
 8004b8e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004b92:	4621      	mov	r1, r4
 8004b94:	a83a      	add	r0, sp, #232	; 0xe8
 8004b96:	f000 fd6f 	bl	8005678 <strncat>
                strncat(buffer, batt_abs_charge, sizeof(buffer)-strlen(buffer));
 8004b9a:	a83a      	add	r0, sp, #232	; 0xe8
 8004b9c:	f7fb fb12 	bl	80001c4 <strlen>
 8004ba0:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004ba4:	a934      	add	r1, sp, #208	; 0xd0
 8004ba6:	a83a      	add	r0, sp, #232	; 0xe8
 8004ba8:	f000 fd66 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004bac:	a83a      	add	r0, sp, #232	; 0xe8
 8004bae:	f7fb fb09 	bl	80001c4 <strlen>
 8004bb2:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004bb6:	4621      	mov	r1, r4
 8004bb8:	a83a      	add	r0, sp, #232	; 0xe8
 8004bba:	f000 fd5d 	bl	8005678 <strncat>
                strncat(buffer, batt_avg_ttl, sizeof(buffer)-strlen(buffer));
 8004bbe:	a83a      	add	r0, sp, #232	; 0xe8
 8004bc0:	f7fb fb00 	bl	80001c4 <strlen>
 8004bc4:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004bc8:	a932      	add	r1, sp, #200	; 0xc8
 8004bca:	a83a      	add	r0, sp, #232	; 0xe8
 8004bcc:	f000 fd54 	bl	8005678 <strncat>
                strncat(buffer, "*", sizeof(buffer)-strlen(buffer));
 8004bd0:	a83a      	add	r0, sp, #232	; 0xe8
 8004bd2:	f7fb faf7 	bl	80001c4 <strlen>
 8004bd6:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004bda:	4921      	ldr	r1, [pc, #132]	; (8004c60 <main+0x4d0>)
 8004bdc:	a83a      	add	r0, sp, #232	; 0xe8
 8004bde:	f000 fd4b 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->day, sizeof(buffer)-strlen(buffer));
 8004be2:	f106 0836 	add.w	r8, r6, #54	; 0x36
 8004be6:	a83a      	add	r0, sp, #232	; 0xe8
 8004be8:	f7fb faec 	bl	80001c4 <strlen>
 8004bec:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004bf0:	4641      	mov	r1, r8
 8004bf2:	a83a      	add	r0, sp, #232	; 0xe8
 8004bf4:	f000 fd40 	bl	8005678 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8004bf8:	a83a      	add	r0, sp, #232	; 0xe8
 8004bfa:	f7fb fae3 	bl	80001c4 <strlen>
 8004bfe:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8004c64 <main+0x4d4>
 8004c02:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c06:	4641      	mov	r1, r8
 8004c08:	a83a      	add	r0, sp, #232	; 0xe8
 8004c0a:	f000 fd35 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->month, sizeof(buffer)-strlen(buffer));
 8004c0e:	f106 0939 	add.w	r9, r6, #57	; 0x39
 8004c12:	a83a      	add	r0, sp, #232	; 0xe8
 8004c14:	f7fb fad6 	bl	80001c4 <strlen>
 8004c18:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c1c:	4649      	mov	r1, r9
 8004c1e:	a83a      	add	r0, sp, #232	; 0xe8
 8004c20:	f000 fd2a 	bl	8005678 <strncat>
                strncat(buffer, ".", sizeof(buffer)-strlen(buffer));
 8004c24:	a83a      	add	r0, sp, #232	; 0xe8
 8004c26:	f7fb facd 	bl	80001c4 <strlen>
 8004c2a:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c2e:	4641      	mov	r1, r8
 8004c30:	a83a      	add	r0, sp, #232	; 0xe8
 8004c32:	f000 fd21 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->year, sizeof(buffer)-strlen(buffer));
 8004c36:	f106 083c 	add.w	r8, r6, #60	; 0x3c
 8004c3a:	e015      	b.n	8004c68 <main+0x4d8>
 8004c3c:	200004f0 	.word	0x200004f0
 8004c40:	cccccccd 	.word	0xcccccccd
 8004c44:	08006794 	.word	0x08006794
 8004c48:	08006798 	.word	0x08006798
 8004c4c:	b3ac7ad3 	.word	0xb3ac7ad3
 8004c50:	4c9085cf 	.word	0x4c9085cf
 8004c54:	0800679c 	.word	0x0800679c
 8004c58:	080067b0 	.word	0x080067b0
 8004c5c:	080067a8 	.word	0x080067a8
 8004c60:	080067b4 	.word	0x080067b4
 8004c64:	080067b8 	.word	0x080067b8
 8004c68:	a83a      	add	r0, sp, #232	; 0xe8
 8004c6a:	f7fb faab 	bl	80001c4 <strlen>
 8004c6e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c72:	4641      	mov	r1, r8
 8004c74:	a83a      	add	r0, sp, #232	; 0xe8
 8004c76:	f000 fcff 	bl	8005678 <strncat>
                strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004c7a:	a83a      	add	r0, sp, #232	; 0xe8
 8004c7c:	f7fb faa2 	bl	80001c4 <strlen>
 8004c80:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c84:	4621      	mov	r1, r4
 8004c86:	a83a      	add	r0, sp, #232	; 0xe8
 8004c88:	f000 fcf6 	bl	8005678 <strncat>
                strncat(buffer, position_tx_message->accuracy, sizeof(buffer)-strlen(buffer));
 8004c8c:	3641      	adds	r6, #65	; 0x41
 8004c8e:	a83a      	add	r0, sp, #232	; 0xe8
 8004c90:	f7fb fa98 	bl	80001c4 <strlen>
 8004c94:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004c98:	4631      	mov	r1, r6
 8004c9a:	a83a      	add	r0, sp, #232	; 0xe8
 8004c9c:	f000 fcec 	bl	8005678 <strncat>
                if (currentPosition.valid[0] == '0')
 8004ca0:	f89d 309b 	ldrb.w	r3, [sp, #155]	; 0x9b
 8004ca4:	2b30      	cmp	r3, #48	; 0x30
 8004ca6:	d041      	beq.n	8004d2c <main+0x59c>
                strncat(buffer, "\r\n", sizeof(buffer)-strlen(buffer));
 8004ca8:	a83a      	add	r0, sp, #232	; 0xe8
 8004caa:	f7fb fa8b 	bl	80001c4 <strlen>
 8004cae:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004cb2:	492f      	ldr	r1, [pc, #188]	; (8004d70 <main+0x5e0>)
 8004cb4:	a83a      	add	r0, sp, #232	; 0xe8
 8004cb6:	f000 fcdf 	bl	8005678 <strncat>
                if (SD_add_string(&buffer[4]) == 1)	// write string to SD card without leading \r\n\r\n
 8004cba:	a83b      	add	r0, sp, #236	; 0xec
 8004cbc:	f7ff fd40 	bl	8004740 <SD_add_string>
 8004cc0:	2801      	cmp	r0, #1
 8004cc2:	d046      	beq.n	8004d52 <main+0x5c2>
                if (settings.plotDataInCommands)
 8004cc4:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <main+0x5e4>)
 8004cc6:	781b      	ldrb	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d14c      	bne.n	8004d66 <main+0x5d6>
                if (!(time % 100))
 8004ccc:	4b2a      	ldr	r3, [pc, #168]	; (8004d78 <main+0x5e8>)
 8004cce:	fba3 2307 	umull	r2, r3, r3, r7
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	2264      	movs	r2, #100	; 0x64
 8004cd6:	fb02 7313 	mls	r3, r2, r3, r7
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f47f adc8 	bne.w	8004870 <main+0xe0>
                	strncat(buffer, "\r\n", sizeof(buffer)-strlen(buffer)); // might not be needed
 8004ce0:	a83a      	add	r0, sp, #232	; 0xe8
 8004ce2:	f7fb fa6f 	bl	80001c4 <strlen>
 8004ce6:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004cea:	4921      	ldr	r1, [pc, #132]	; (8004d70 <main+0x5e0>)
 8004cec:	a83a      	add	r0, sp, #232	; 0xe8
 8004cee:	f000 fcc3 	bl	8005678 <strncat>
                    rf_send_string(buffer);
 8004cf2:	a83a      	add	r0, sp, #232	; 0xe8
 8004cf4:	f7fc fa0c 	bl	8001110 <rf_send_string>
                    timeout = 0;
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	4b20      	ldr	r3, [pc, #128]	; (8004d7c <main+0x5ec>)
 8004cfc:	601a      	str	r2, [r3, #0]
        	last_time = time;
 8004cfe:	46b8      	mov	r8, r7
 8004d00:	e5a6      	b.n	8004850 <main+0xc0>
        	position_tx_message = &lastValidPosition;
 8004d02:	ae08      	add	r6, sp, #32
 8004d04:	e5e4      	b.n	80048d0 <main+0x140>
			rf_send_string(buffer);
 8004d06:	a83a      	add	r0, sp, #232	; 0xe8
 8004d08:	f7fc fa02 	bl	8001110 <rf_send_string>
			Position_SendConfig();
 8004d0c:	f000 f8d8 	bl	8004ec0 <Position_SendConfig>
			timeout = 0;
 8004d10:	2200      	movs	r2, #0
 8004d12:	4b1a      	ldr	r3, [pc, #104]	; (8004d7c <main+0x5ec>)
 8004d14:	601a      	str	r2, [r3, #0]
 8004d16:	e5e4      	b.n	80048e2 <main+0x152>
                	strncat(buffer, "0", sizeof(buffer)-strlen(buffer));
 8004d18:	a83a      	add	r0, sp, #232	; 0xe8
 8004d1a:	f7fb fa53 	bl	80001c4 <strlen>
 8004d1e:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004d22:	4917      	ldr	r1, [pc, #92]	; (8004d80 <main+0x5f0>)
 8004d24:	a83a      	add	r0, sp, #232	; 0xe8
 8004d26:	f000 fca7 	bl	8005678 <strncat>
 8004d2a:	e6d2      	b.n	8004ad2 <main+0x342>
                	strncat(buffer, ",", sizeof(buffer)-strlen(buffer));
 8004d2c:	a83a      	add	r0, sp, #232	; 0xe8
 8004d2e:	f7fb fa49 	bl	80001c4 <strlen>
 8004d32:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004d36:	4621      	mov	r1, r4
 8004d38:	a83a      	add	r0, sp, #232	; 0xe8
 8004d3a:	f000 fc9d 	bl	8005678 <strncat>
                	strncat(buffer, lastValidPosition.time, sizeof(buffer)-strlen(buffer));
 8004d3e:	a83a      	add	r0, sp, #232	; 0xe8
 8004d40:	f7fb fa40 	bl	80001c4 <strlen>
 8004d44:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004d48:	a908      	add	r1, sp, #32
 8004d4a:	a83a      	add	r0, sp, #232	; 0xe8
 8004d4c:	f000 fc94 	bl	8005678 <strncat>
 8004d50:	e7aa      	b.n	8004ca8 <main+0x518>
                	strncat(buffer, ",SD_ERR", sizeof(buffer)-strlen(buffer));
 8004d52:	a83a      	add	r0, sp, #232	; 0xe8
 8004d54:	f7fb fa36 	bl	80001c4 <strlen>
 8004d58:	f1c0 0280 	rsb	r2, r0, #128	; 0x80
 8004d5c:	4909      	ldr	r1, [pc, #36]	; (8004d84 <main+0x5f4>)
 8004d5e:	a83a      	add	r0, sp, #232	; 0xe8
 8004d60:	f000 fc8a 	bl	8005678 <strncat>
 8004d64:	e7ae      	b.n	8004cc4 <main+0x534>
                	commands_send_string(&buffer[4]); // write string to uart without leading \r\n\r\n
 8004d66:	a83b      	add	r0, sp, #236	; 0xec
 8004d68:	f7fc fd42 	bl	80017f0 <commands_send_string>
 8004d6c:	e7ae      	b.n	8004ccc <main+0x53c>
 8004d6e:	bf00      	nop
 8004d70:	0800680c 	.word	0x0800680c
 8004d74:	20000c60 	.word	0x20000c60
 8004d78:	51eb851f 	.word	0x51eb851f
 8004d7c:	200004f0 	.word	0x200004f0
 8004d80:	080067ac 	.word	0x080067ac
 8004d84:	080067bc 	.word	0x080067bc

08004d88 <position_message_init_struct>:

static position_ub_message_buffer_t ub_message_buffer;

void position_message_init_struct(position_message_t* msg)
{
	msg->accuracy[0] = '0';
 8004d88:	2230      	movs	r2, #48	; 0x30
 8004d8a:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
	msg->accuracy[1] = '\0';
 8004d8e:	2300      	movs	r3, #0
 8004d90:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
	msg->altitude[0] = '0';
 8004d94:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
	msg->altitude[1] = '\0';
 8004d98:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	msg->day[0] = '0';
 8004d9c:	f880 2036 	strb.w	r2, [r0, #54]	; 0x36
	msg->day[1] = '\0';
 8004da0:	f880 3037 	strb.w	r3, [r0, #55]	; 0x37
	msg->latitude[0] = '0';
 8004da4:	72c2      	strb	r2, [r0, #11]
	msg->latitude[1] = '\0';
 8004da6:	7303      	strb	r3, [r0, #12]
	msg->latitude_dir[0] = '0';
 8004da8:	7542      	strb	r2, [r0, #21]
	msg->latitude_dir[1] = '\0';
 8004daa:	7583      	strb	r3, [r0, #22]
	msg->locked = 0;
 8004dac:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
	msg->longitude[0] = '0';
 8004db0:	75c2      	strb	r2, [r0, #23]
	msg->longitude[1] = '\0';
 8004db2:	7603      	strb	r3, [r0, #24]
	msg->longitude_dir[0] = '0';
 8004db4:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	msg->longitude_dir[1] = '\0';
 8004db8:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
	msg->month[0] = '0';
 8004dbc:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39
	msg->month[1] = '\0';
 8004dc0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
	msg->satelites[0] = '0';
 8004dc4:	f880 2030 	strb.w	r2, [r0, #48]	; 0x30
	msg->satelites[1] = '\0';
 8004dc8:	f880 3031 	strb.w	r3, [r0, #49]	; 0x31
	msg->speed[0] = '0';
 8004dcc:	f880 202c 	strb.w	r2, [r0, #44]	; 0x2c
	msg->speed[1] = '\0';
 8004dd0:	f880 302d 	strb.w	r3, [r0, #45]	; 0x2d
	msg->time[0] = '0';
 8004dd4:	7002      	strb	r2, [r0, #0]
	msg->time[1] = '\0';
 8004dd6:	7043      	strb	r3, [r0, #1]
	msg->valid[0] = '0';
 8004dd8:	f880 2033 	strb.w	r2, [r0, #51]	; 0x33
	msg->valid[1] = '\0';
 8004ddc:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
	msg->year[0] = '0';
 8004de0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
	msg->year[1] = '\0';
 8004de4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
 8004de8:	4770      	bx	lr
	...

08004dec <position_message_init>:
}

void position_message_init(void)
{
 8004dec:	b508      	push	{r3, lr}
	position_message_init_struct(&GP_temp);
 8004dee:	4802      	ldr	r0, [pc, #8]	; (8004df8 <position_message_init+0xc>)
 8004df0:	f7ff ffca 	bl	8004d88 <position_message_init_struct>
 8004df4:	bd08      	pop	{r3, pc}
 8004df6:	bf00      	nop
 8004df8:	200004f4 	.word	0x200004f4

08004dfc <Position_Init>:
	position_message_init_struct(&GB_temp);
	position_message_init_struct(&GN_temp);*/
}

void Position_Init()
{
 8004dfc:	b570      	push	{r4, r5, r6, lr}
 8004dfe:	b088      	sub	sp, #32
    //RingBuffer Init
    InitRingBuffer(&GPS_USART_RxRingBuffer);
 8004e00:	482c      	ldr	r0, [pc, #176]	; (8004eb4 <Position_Init+0xb8>)
 8004e02:	f7fc fc67 	bl	80016d4 <InitRingBuffer>

    ub_message_buffer.readpos = 0;
 8004e06:	4b2c      	ldr	r3, [pc, #176]	; (8004eb8 <Position_Init+0xbc>)
 8004e08:	2400      	movs	r4, #0
 8004e0a:	f883 429e 	strb.w	r4, [r3, #670]	; 0x29e
    ub_message_buffer.writepos = 0;
 8004e0e:	f883 429f 	strb.w	r4, [r3, #671]	; 0x29f

    // Serial Interface Init
    RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART6, ENABLE);
 8004e12:	2101      	movs	r1, #1
 8004e14:	2020      	movs	r0, #32
 8004e16:	f7fb fe2b 	bl	8000a70 <RCC_APB2PeriphClockCmd>
    RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);
 8004e1a:	2101      	movs	r1, #1
 8004e1c:	2004      	movs	r0, #4
 8004e1e:	f7fb fe0b 	bl	8000a38 <RCC_AHB1PeriphClockCmd>

    GPIO_PinAFConfig(GPIOC, GPIO_PinSource6, GPIO_AF_USART6);
 8004e22:	4d26      	ldr	r5, [pc, #152]	; (8004ebc <Position_Init+0xc0>)
 8004e24:	2208      	movs	r2, #8
 8004e26:	2106      	movs	r1, #6
 8004e28:	4628      	mov	r0, r5
 8004e2a:	f7fb fc70 	bl	800070e <GPIO_PinAFConfig>
    GPIO_PinAFConfig(GPIOC, GPIO_PinSource7, GPIO_AF_USART6);
 8004e2e:	2208      	movs	r2, #8
 8004e30:	2107      	movs	r1, #7
 8004e32:	4628      	mov	r0, r5
 8004e34:	f7fb fc6b 	bl	800070e <GPIO_PinAFConfig>

    GPIO_InitTypeDef GPIO_InitStruct;
    GPIO_InitStruct.GPIO_Mode = GPIO_Mode_AF;
 8004e38:	2302      	movs	r3, #2
 8004e3a:	f88d 301c 	strb.w	r3, [sp, #28]
    GPIO_InitStruct.GPIO_OType = GPIO_OType_PP;
 8004e3e:	f88d 401e 	strb.w	r4, [sp, #30]
    GPIO_InitStruct.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
 8004e42:	22c0      	movs	r2, #192	; 0xc0
 8004e44:	9206      	str	r2, [sp, #24]
    GPIO_InitStruct.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8004e46:	f88d 401f 	strb.w	r4, [sp, #31]
    GPIO_InitStruct.GPIO_Speed = GPIO_Speed_50MHz;
 8004e4a:	f88d 301d 	strb.w	r3, [sp, #29]
    GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e4e:	a906      	add	r1, sp, #24
 8004e50:	4628      	mov	r0, r5
 8004e52:	f7fb fc0c 	bl	800066e <GPIO_Init>

    USART_InitTypeDef USART_InitStruct;
    USART_InitStruct.USART_BaudRate = 38400;
 8004e56:	f44f 4316 	mov.w	r3, #38400	; 0x9600
 8004e5a:	9302      	str	r3, [sp, #8]
    USART_InitStruct.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8004e5c:	f8ad 4014 	strh.w	r4, [sp, #20]
    USART_InitStruct.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8004e60:	230c      	movs	r3, #12
 8004e62:	f8ad 3012 	strh.w	r3, [sp, #18]
    USART_InitStruct.USART_Parity = USART_Parity_No;
 8004e66:	f8ad 4010 	strh.w	r4, [sp, #16]
    USART_InitStruct.USART_StopBits = USART_StopBits_1;
 8004e6a:	f8ad 400e 	strh.w	r4, [sp, #14]
    USART_InitStruct.USART_WordLength = USART_WordLength_8b;
 8004e6e:	f8ad 400c 	strh.w	r4, [sp, #12]
    USART_Init(USART6, &USART_InitStruct);
 8004e72:	f5a5 4574 	sub.w	r5, r5, #62464	; 0xf400
 8004e76:	a902      	add	r1, sp, #8
 8004e78:	4628      	mov	r0, r5
 8004e7a:	f7fb ff81 	bl	8000d80 <USART_Init>

    NVIC_InitTypeDef NVIC_InitStruct;
    NVIC_InitStruct.NVIC_IRQChannel = USART6_IRQn;
 8004e7e:	2347      	movs	r3, #71	; 0x47
 8004e80:	f88d 3004 	strb.w	r3, [sp, #4]
    NVIC_InitStruct.NVIC_IRQChannelCmd = ENABLE;
 8004e84:	2601      	movs	r6, #1
 8004e86:	f88d 6007 	strb.w	r6, [sp, #7]
    NVIC_InitStruct.NVIC_IRQChannelPreemptionPriority = 0;
 8004e8a:	f88d 4005 	strb.w	r4, [sp, #5]
    NVIC_InitStruct.NVIC_IRQChannelSubPriority = 0;
 8004e8e:	f88d 4006 	strb.w	r4, [sp, #6]
    NVIC_Init(&NVIC_InitStruct);
 8004e92:	a801      	add	r0, sp, #4
 8004e94:	f7fb f9a8 	bl	80001e8 <NVIC_Init>

    USART_ITConfig(USART6,USART_IT_RXNE,ENABLE);
 8004e98:	4632      	mov	r2, r6
 8004e9a:	f240 5125 	movw	r1, #1317	; 0x525
 8004e9e:	4628      	mov	r0, r5
 8004ea0:	f7fb ffec 	bl	8000e7c <USART_ITConfig>

    USART_Cmd(USART6, ENABLE);
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	f7fb ffd2 	bl	8000e50 <USART_Cmd>

    Position_SendConfig();

    position_message_init();
 8004eac:	f7ff ff9e 	bl	8004dec <position_message_init>
}
 8004eb0:	b008      	add	sp, #32
 8004eb2:	bd70      	pop	{r4, r5, r6, pc}
 8004eb4:	20000c64 	.word	0x20000c64
 8004eb8:	200005c0 	.word	0x200005c0
 8004ebc:	40020800 	.word	0x40020800

08004ec0 <Position_SendConfig>:

void Position_SendConfig()
{/*
 8004ec0:	4770      	bx	lr
	...

08004ec4 <string_Decode_UB>:
}

void string_Decode_UB(char* str)
{
	// check header
	if ((*str++) != 0x62 )
 8004ec4:	7803      	ldrb	r3, [r0, #0]
 8004ec6:	2b62      	cmp	r3, #98	; 0x62
 8004ec8:	d000      	beq.n	8004ecc <string_Decode_UB+0x8>
 8004eca:	4770      	bx	lr
{
 8004ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004ece:	b089      	sub	sp, #36	; 0x24
		return;

	position_ub_message_t* message = &ub_message_buffer.messages[ub_message_buffer.writepos];
 8004ed0:	4a21      	ldr	r2, [pc, #132]	; (8004f58 <string_Decode_UB+0x94>)
 8004ed2:	f892 629f 	ldrb.w	r6, [r2, #671]	; 0x29f

	message->class = *str++;
 8004ed6:	7847      	ldrb	r7, [r0, #1]
 8004ed8:	2386      	movs	r3, #134	; 0x86
 8004eda:	fb03 2306 	mla	r3, r3, r6, r2
 8004ede:	705f      	strb	r7, [r3, #1]
	message->id = *str++;
 8004ee0:	f890 e002 	ldrb.w	lr, [r0, #2]
 8004ee4:	f883 e002 	strb.w	lr, [r3, #2]

	uint16_t len1 = *str++;
 8004ee8:	78c5      	ldrb	r5, [r0, #3]
	uint16_t len2 = *str++;
 8004eea:	1d41      	adds	r1, r0, #5
 8004eec:	7902      	ldrb	r2, [r0, #4]
	message->lenght = len1 | (len2 << 8);
 8004eee:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
 8004ef2:	809d      	strh	r5, [r3, #4]

	/*
	message->lenght = ((uint16_t)(*str++)) | ( ((uint16_t)(*str++)) << 8);
	*/

	for (uint8_t i = 0; i < (message->lenght & 127); i++)
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e009      	b.n	8004f0c <string_Decode_UB+0x48>
	{
		message->payload[i] = *str++;
 8004ef8:	7808      	ldrb	r0, [r1, #0]
 8004efa:	2286      	movs	r2, #134	; 0x86
 8004efc:	4c16      	ldr	r4, [pc, #88]	; (8004f58 <string_Decode_UB+0x94>)
 8004efe:	fb02 4206 	mla	r2, r2, r6, r4
 8004f02:	441a      	add	r2, r3
 8004f04:	7190      	strb	r0, [r2, #6]
	for (uint8_t i = 0; i < (message->lenght & 127); i++)
 8004f06:	3301      	adds	r3, #1
 8004f08:	b2db      	uxtb	r3, r3
		message->payload[i] = *str++;
 8004f0a:	3101      	adds	r1, #1
	for (uint8_t i = 0; i < (message->lenght & 127); i++)
 8004f0c:	f005 027f 	and.w	r2, r5, #127	; 0x7f
 8004f10:	4293      	cmp	r3, r2
 8004f12:	dbf1      	blt.n	8004ef8 <string_Decode_UB+0x34>
	}
	//ub_message_buffer.writepos = (ub_message_buffer.writepos+1) % 5;

	if ( (message->class == 0x06) && (message->id == 0x24) )
 8004f14:	2f06      	cmp	r7, #6
 8004f16:	d001      	beq.n	8004f1c <string_Decode_UB+0x58>
			snprintf(buffer, sizeof(buffer)-1, "\r\n\r\nAirbone ERR: %u\r\n\r\n", message->payload[2]);
			commands_send_string(&buffer[4]);
			rf_send_string(buffer);
		}
	}
}
 8004f18:	b009      	add	sp, #36	; 0x24
 8004f1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ( (message->class == 0x06) && (message->id == 0x24) )
 8004f1c:	f1be 0f24 	cmp.w	lr, #36	; 0x24
 8004f20:	d1fa      	bne.n	8004f18 <string_Decode_UB+0x54>
		if (message->payload[2] ==  6)
 8004f22:	2286      	movs	r2, #134	; 0x86
 8004f24:	4b0c      	ldr	r3, [pc, #48]	; (8004f58 <string_Decode_UB+0x94>)
 8004f26:	fb02 3606 	mla	r6, r2, r6, r3
 8004f2a:	7a33      	ldrb	r3, [r6, #8]
 8004f2c:	2b06      	cmp	r3, #6
 8004f2e:	d00b      	beq.n	8004f48 <string_Decode_UB+0x84>
			snprintf(buffer, sizeof(buffer)-1, "\r\n\r\nAirbone ERR: %u\r\n\r\n", message->payload[2]);
 8004f30:	4a0a      	ldr	r2, [pc, #40]	; (8004f5c <string_Decode_UB+0x98>)
 8004f32:	211d      	movs	r1, #29
 8004f34:	4668      	mov	r0, sp
 8004f36:	f000 fb4d 	bl	80055d4 <sniprintf>
			commands_send_string(&buffer[4]);
 8004f3a:	a801      	add	r0, sp, #4
 8004f3c:	f7fc fc58 	bl	80017f0 <commands_send_string>
			rf_send_string(buffer);
 8004f40:	4668      	mov	r0, sp
 8004f42:	f7fc f8e5 	bl	8001110 <rf_send_string>
 8004f46:	e7e7      	b.n	8004f18 <string_Decode_UB+0x54>
			commands_send_string("Airbone OK\r\n");
 8004f48:	4805      	ldr	r0, [pc, #20]	; (8004f60 <string_Decode_UB+0x9c>)
 8004f4a:	f7fc fc51 	bl	80017f0 <commands_send_string>
			rf_send_string("\r\n\r\nAirbone OK\r\n\r\n");
 8004f4e:	4805      	ldr	r0, [pc, #20]	; (8004f64 <string_Decode_UB+0xa0>)
 8004f50:	f7fc f8de 	bl	8001110 <rf_send_string>
 8004f54:	e7e0      	b.n	8004f18 <string_Decode_UB+0x54>
 8004f56:	bf00      	nop
 8004f58:	200005c0 	.word	0x200005c0
 8004f5c:	08006810 	.word	0x08006810
 8004f60:	080067ec 	.word	0x080067ec
 8004f64:	080067fc 	.word	0x080067fc

08004f68 <USART6_IRQHandler>:
*/
	return 1;
}

void USART6_IRQHandler()
{
 8004f68:	b510      	push	{r4, lr}
	if (USART_GetITStatus(USART6,USART_IT_RXNE) != RESET)
 8004f6a:	f240 5125 	movw	r1, #1317	; 0x525
 8004f6e:	4809      	ldr	r0, [pc, #36]	; (8004f94 <USART6_IRQHandler+0x2c>)
 8004f70:	f7fb ffa7 	bl	8000ec2 <USART_GetITStatus>
 8004f74:	b900      	cbnz	r0, 8004f78 <USART6_IRQHandler+0x10>
 8004f76:	bd10      	pop	{r4, pc}
    {
		USART_ClearITPendingBit(USART6, USART_IT_RXNE);
 8004f78:	4c06      	ldr	r4, [pc, #24]	; (8004f94 <USART6_IRQHandler+0x2c>)
 8004f7a:	f240 5125 	movw	r1, #1317	; 0x525
 8004f7e:	4620      	mov	r0, r4
 8004f80:	f7fb ffc5 	bl	8000f0e <USART_ClearITPendingBit>

		RingBufferWrite(&GPS_USART_RxRingBuffer, (char)USART_ReceiveData(USART6));
 8004f84:	4620      	mov	r0, r4
 8004f86:	f7fb ff75 	bl	8000e74 <USART_ReceiveData>
 8004f8a:	b2c1      	uxtb	r1, r0
 8004f8c:	4802      	ldr	r0, [pc, #8]	; (8004f98 <USART6_IRQHandler+0x30>)
 8004f8e:	f7fc fbb7 	bl	8001700 <RingBufferWrite>
	}
}
 8004f92:	e7f0      	b.n	8004f76 <USART6_IRQHandler+0xe>
 8004f94:	40011400 	.word	0x40011400
 8004f98:	20000c64 	.word	0x20000c64

08004f9c <USART6SendChar>:

void USART6SendChar(const uint8_t c)
{
 8004f9c:	b508      	push	{r3, lr}
	USART_SendData(USART6, (uint16_t) c);
 8004f9e:	4601      	mov	r1, r0
 8004fa0:	4804      	ldr	r0, [pc, #16]	; (8004fb4 <USART6SendChar+0x18>)
 8004fa2:	f7fb ff63 	bl	8000e6c <USART_SendData>
	while(USART_GetFlagStatus(USART6,USART_FLAG_TC) == RESET);
 8004fa6:	2140      	movs	r1, #64	; 0x40
 8004fa8:	4802      	ldr	r0, [pc, #8]	; (8004fb4 <USART6SendChar+0x18>)
 8004faa:	f7fb ff83 	bl	8000eb4 <USART_GetFlagStatus>
 8004fae:	2800      	cmp	r0, #0
 8004fb0:	d0f9      	beq.n	8004fa6 <USART6SendChar+0xa>
}
 8004fb2:	bd08      	pop	{r3, pc}
 8004fb4:	40011400 	.word	0x40011400

08004fb8 <USART6SendRaw>:
		USART6SendChar(*str++);
	}
}

void USART6SendRaw(const uint8_t* str, uint8_t count)
{
 8004fb8:	b570      	push	{r4, r5, r6, lr}
 8004fba:	4606      	mov	r6, r0
 8004fbc:	460d      	mov	r5, r1
	for (uint8_t i = 0; i < count; i++)
 8004fbe:	2400      	movs	r4, #0
 8004fc0:	e004      	b.n	8004fcc <USART6SendRaw+0x14>
	{
		USART6SendChar(str[i]);
 8004fc2:	5d30      	ldrb	r0, [r6, r4]
 8004fc4:	f7ff ffea 	bl	8004f9c <USART6SendChar>
	for (uint8_t i = 0; i < count; i++)
 8004fc8:	3401      	adds	r4, #1
 8004fca:	b2e4      	uxtb	r4, r4
 8004fcc:	42ac      	cmp	r4, r5
 8004fce:	d3f8      	bcc.n	8004fc2 <USART6SendRaw+0xa>
	}
}
 8004fd0:	bd70      	pop	{r4, r5, r6, pc}
	...

08004fd4 <position_in_airbone>:
{
 8004fd4:	b508      	push	{r3, lr}
	USART6SendRaw(GPS_MSG_GETAIRB, sizeof(GPS_MSG_GETAIRB));
 8004fd6:	2108      	movs	r1, #8
 8004fd8:	4802      	ldr	r0, [pc, #8]	; (8004fe4 <position_in_airbone+0x10>)
 8004fda:	f7ff ffed 	bl	8004fb8 <USART6SendRaw>
}
 8004fde:	2001      	movs	r0, #1
 8004fe0:	bd08      	pop	{r3, pc}
 8004fe2:	bf00      	nop
 8004fe4:	080067dc 	.word	0x080067dc

08004fe8 <getNumToDelim>:

uint8_t getNumToDelim(const char* const str, char delimiter)
{
	const char* ptr = str;
	uint8_t num = 0;
 8004fe8:	2300      	movs	r3, #0
	while ( (*ptr != delimiter) || (*ptr == '\0') )
 8004fea:	e002      	b.n	8004ff2 <getNumToDelim+0xa>
	{
		ptr++;
 8004fec:	3001      	adds	r0, #1
		num++;
 8004fee:	3301      	adds	r3, #1
 8004ff0:	b2db      	uxtb	r3, r3
	while ( (*ptr != delimiter) || (*ptr == '\0') )
 8004ff2:	7802      	ldrb	r2, [r0, #0]
 8004ff4:	428a      	cmp	r2, r1
 8004ff6:	d1f9      	bne.n	8004fec <getNumToDelim+0x4>
 8004ff8:	2a00      	cmp	r2, #0
 8004ffa:	d0f7      	beq.n	8004fec <getNumToDelim+0x4>
	}

	return num;
}
 8004ffc:	4618      	mov	r0, r3
 8004ffe:	4770      	bx	lr

08005000 <copyString>:

void copyString(char* const destination, const char* source, uint8_t charsToCopy, uint8_t max)
{
	if (charsToCopy > max)
 8005000:	429a      	cmp	r2, r3
 8005002:	d800      	bhi.n	8005006 <copyString+0x6>
 8005004:	4613      	mov	r3, r2
	{
		charsToCopy = max;
	}

	if (charsToCopy == 0)
 8005006:	b16b      	cbz	r3, 8005024 <copyString+0x24>
 8005008:	2200      	movs	r2, #0
		destination[0] = '0';
		destination[1] = '\0';
	}
	else
	{
		for (uint8_t i = 0; i < charsToCopy; i++)
 800500a:	4293      	cmp	r3, r2
 800500c:	d90f      	bls.n	800502e <copyString+0x2e>
{
 800500e:	b410      	push	{r4}
		{
			destination[i] = source[i];
 8005010:	5c8c      	ldrb	r4, [r1, r2]
 8005012:	5484      	strb	r4, [r0, r2]
		for (uint8_t i = 0; i < charsToCopy; i++)
 8005014:	3201      	adds	r2, #1
 8005016:	b2d2      	uxtb	r2, r2
 8005018:	4293      	cmp	r3, r2
 800501a:	d8f9      	bhi.n	8005010 <copyString+0x10>
		}
		destination[charsToCopy] = '\0';
 800501c:	2200      	movs	r2, #0
 800501e:	54c2      	strb	r2, [r0, r3]
	}

}
 8005020:	bc10      	pop	{r4}
 8005022:	4770      	bx	lr
		destination[0] = '0';
 8005024:	2330      	movs	r3, #48	; 0x30
 8005026:	7003      	strb	r3, [r0, #0]
		destination[1] = '\0';
 8005028:	2300      	movs	r3, #0
 800502a:	7043      	strb	r3, [r0, #1]
 800502c:	4770      	bx	lr
		destination[charsToCopy] = '\0';
 800502e:	2200      	movs	r2, #0
 8005030:	54c2      	strb	r2, [r0, r3]
 8005032:	4770      	bx	lr

08005034 <string_Decode_NMEA>:
	if (*str++ != 'G')
 8005034:	7803      	ldrb	r3, [r0, #0]
 8005036:	2b47      	cmp	r3, #71	; 0x47
 8005038:	d000      	beq.n	800503c <string_Decode_NMEA+0x8>
 800503a:	4770      	bx	lr
{
 800503c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005040:	b084      	sub	sp, #16
	switch (*str++)
 8005042:	1c84      	adds	r4, r0, #2
 8005044:	7843      	ldrb	r3, [r0, #1]
 8005046:	2b50      	cmp	r3, #80	; 0x50
 8005048:	d002      	beq.n	8005050 <string_Decode_NMEA+0x1c>
}
 800504a:	b004      	add	sp, #16
 800504c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    charsToCopy = getNumToDelim(ptr, delimiter);
 8005050:	212c      	movs	r1, #44	; 0x2c
 8005052:	4620      	mov	r0, r4
 8005054:	f7ff ffc8 	bl	8004fe8 <getNumToDelim>
 8005058:	4680      	mov	r8, r0
    copyString(temp, ptr, charsToCopy, 6);
 800505a:	2306      	movs	r3, #6
 800505c:	4602      	mov	r2, r0
 800505e:	4621      	mov	r1, r4
 8005060:	4668      	mov	r0, sp
 8005062:	f7ff ffcd 	bl	8005000 <copyString>
    ptr += charsToCopy + 1;
 8005066:	f108 0801 	add.w	r8, r8, #1
 800506a:	44a0      	add	r8, r4
    if (strncmp("GGA", temp, 3) == 0)
 800506c:	2203      	movs	r2, #3
 800506e:	4669      	mov	r1, sp
 8005070:	4865      	ldr	r0, [pc, #404]	; (8005208 <string_Decode_NMEA+0x1d4>)
 8005072:	f000 fb15 	bl	80056a0 <strncmp>
 8005076:	b3d8      	cbz	r0, 80050f0 <string_Decode_NMEA+0xbc>
    if (strncmp("ZDA", temp, 3) == 0)
 8005078:	2203      	movs	r2, #3
 800507a:	4669      	mov	r1, sp
 800507c:	4863      	ldr	r0, [pc, #396]	; (800520c <string_Decode_NMEA+0x1d8>)
 800507e:	f000 fb0f 	bl	80056a0 <strncmp>
 8005082:	2800      	cmp	r0, #0
 8005084:	d1e1      	bne.n	800504a <string_Decode_NMEA+0x16>
		Gx_temp->locked = 1;
 8005086:	4d62      	ldr	r5, [pc, #392]	; (8005210 <string_Decode_NMEA+0x1dc>)
 8005088:	2301      	movs	r3, #1
 800508a:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
		charsToCopy = getNumToDelim(ptr, delimiter);
 800508e:	212c      	movs	r1, #44	; 0x2c
 8005090:	4640      	mov	r0, r8
 8005092:	f7ff ffa9 	bl	8004fe8 <getNumToDelim>
		ptr += charsToCopy + 1;
 8005096:	1c44      	adds	r4, r0, #1
 8005098:	4444      	add	r4, r8
		charsToCopy = getNumToDelim(ptr, delimiter);
 800509a:	212c      	movs	r1, #44	; 0x2c
 800509c:	4620      	mov	r0, r4
 800509e:	f7ff ffa3 	bl	8004fe8 <getNumToDelim>
 80050a2:	4606      	mov	r6, r0
		copyString(Gx_temp->day, ptr, charsToCopy, 2);
 80050a4:	2302      	movs	r3, #2
 80050a6:	4602      	mov	r2, r0
 80050a8:	4621      	mov	r1, r4
 80050aa:	f105 0036 	add.w	r0, r5, #54	; 0x36
 80050ae:	f7ff ffa7 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 80050b2:	3601      	adds	r6, #1
 80050b4:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 80050b6:	212c      	movs	r1, #44	; 0x2c
 80050b8:	4620      	mov	r0, r4
 80050ba:	f7ff ff95 	bl	8004fe8 <getNumToDelim>
 80050be:	4606      	mov	r6, r0
		copyString(Gx_temp->month, ptr, charsToCopy, 2);
 80050c0:	2302      	movs	r3, #2
 80050c2:	4602      	mov	r2, r0
 80050c4:	4621      	mov	r1, r4
 80050c6:	f105 0039 	add.w	r0, r5, #57	; 0x39
 80050ca:	f7ff ff99 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 80050ce:	3601      	adds	r6, #1
 80050d0:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 80050d2:	212c      	movs	r1, #44	; 0x2c
 80050d4:	4620      	mov	r0, r4
 80050d6:	f7ff ff87 	bl	8004fe8 <getNumToDelim>
		copyString(Gx_temp->year, ptr, charsToCopy, 4);
 80050da:	2304      	movs	r3, #4
 80050dc:	4602      	mov	r2, r0
 80050de:	4621      	mov	r1, r4
 80050e0:	f105 003c 	add.w	r0, r5, #60	; 0x3c
 80050e4:	f7ff ff8c 	bl	8005000 <copyString>
		Gx_temp->locked = 0;
 80050e8:	2300      	movs	r3, #0
 80050ea:	f885 3035 	strb.w	r3, [r5, #53]	; 0x35
 80050ee:	e7ac      	b.n	800504a <string_Decode_NMEA+0x16>
    	Gx_temp->locked = 1;
 80050f0:	4d47      	ldr	r5, [pc, #284]	; (8005210 <string_Decode_NMEA+0x1dc>)
 80050f2:	2701      	movs	r7, #1
 80050f4:	f885 7035 	strb.w	r7, [r5, #53]	; 0x35
    	charsToCopy = getNumToDelim(ptr, delimiter);
 80050f8:	212c      	movs	r1, #44	; 0x2c
 80050fa:	4640      	mov	r0, r8
 80050fc:	f7ff ff74 	bl	8004fe8 <getNumToDelim>
 8005100:	4604      	mov	r4, r0
		copyString(Gx_temp->time, ptr, charsToCopy, 6);
 8005102:	2306      	movs	r3, #6
 8005104:	4602      	mov	r2, r0
 8005106:	4641      	mov	r1, r8
 8005108:	4628      	mov	r0, r5
 800510a:	f7ff ff79 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 800510e:	443c      	add	r4, r7
 8005110:	4444      	add	r4, r8
		charsToCopy = getNumToDelim(ptr, delimiter);
 8005112:	212c      	movs	r1, #44	; 0x2c
 8005114:	4620      	mov	r0, r4
 8005116:	f7ff ff67 	bl	8004fe8 <getNumToDelim>
 800511a:	4606      	mov	r6, r0
		copyString(Gx_temp->latitude, ptr, charsToCopy, 9);
 800511c:	2309      	movs	r3, #9
 800511e:	4602      	mov	r2, r0
 8005120:	4621      	mov	r1, r4
 8005122:	f105 000b 	add.w	r0, r5, #11
 8005126:	f7ff ff6b 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 800512a:	443e      	add	r6, r7
 800512c:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 800512e:	212c      	movs	r1, #44	; 0x2c
 8005130:	4620      	mov	r0, r4
 8005132:	f7ff ff59 	bl	8004fe8 <getNumToDelim>
 8005136:	4606      	mov	r6, r0
		copyString(Gx_temp->latitude_dir, ptr, charsToCopy, 1);
 8005138:	463b      	mov	r3, r7
 800513a:	4602      	mov	r2, r0
 800513c:	4621      	mov	r1, r4
 800513e:	f105 0015 	add.w	r0, r5, #21
 8005142:	f7ff ff5d 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 8005146:	443e      	add	r6, r7
 8005148:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 800514a:	212c      	movs	r1, #44	; 0x2c
 800514c:	4620      	mov	r0, r4
 800514e:	f7ff ff4b 	bl	8004fe8 <getNumToDelim>
 8005152:	4606      	mov	r6, r0
		copyString(Gx_temp->longitude, ptr, charsToCopy, 10);
 8005154:	230a      	movs	r3, #10
 8005156:	4602      	mov	r2, r0
 8005158:	4621      	mov	r1, r4
 800515a:	f105 0017 	add.w	r0, r5, #23
 800515e:	f7ff ff4f 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 8005162:	443e      	add	r6, r7
 8005164:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 8005166:	212c      	movs	r1, #44	; 0x2c
 8005168:	4620      	mov	r0, r4
 800516a:	f7ff ff3d 	bl	8004fe8 <getNumToDelim>
 800516e:	4606      	mov	r6, r0
		copyString(Gx_temp->longitude_dir, ptr, charsToCopy, 1);
 8005170:	463b      	mov	r3, r7
 8005172:	4602      	mov	r2, r0
 8005174:	4621      	mov	r1, r4
 8005176:	f105 0022 	add.w	r0, r5, #34	; 0x22
 800517a:	f7ff ff41 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 800517e:	443e      	add	r6, r7
 8005180:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 8005182:	212c      	movs	r1, #44	; 0x2c
 8005184:	4620      	mov	r0, r4
 8005186:	f7ff ff2f 	bl	8004fe8 <getNumToDelim>
 800518a:	4606      	mov	r6, r0
		copyString(Gx_temp->valid, ptr, charsToCopy, 1);
 800518c:	463b      	mov	r3, r7
 800518e:	4602      	mov	r2, r0
 8005190:	4621      	mov	r1, r4
 8005192:	f105 0033 	add.w	r0, r5, #51	; 0x33
 8005196:	f7ff ff33 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 800519a:	443e      	add	r6, r7
 800519c:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 800519e:	212c      	movs	r1, #44	; 0x2c
 80051a0:	4620      	mov	r0, r4
 80051a2:	f7ff ff21 	bl	8004fe8 <getNumToDelim>
 80051a6:	4606      	mov	r6, r0
		copyString(Gx_temp->satelites, ptr, charsToCopy, 2);
 80051a8:	2302      	movs	r3, #2
 80051aa:	4602      	mov	r2, r0
 80051ac:	4621      	mov	r1, r4
 80051ae:	f105 0030 	add.w	r0, r5, #48	; 0x30
 80051b2:	f7ff ff25 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 80051b6:	443e      	add	r6, r7
 80051b8:	4434      	add	r4, r6
		charsToCopy = getNumToDelim(ptr, delimiter);
 80051ba:	212c      	movs	r1, #44	; 0x2c
 80051bc:	4620      	mov	r0, r4
 80051be:	f7ff ff13 	bl	8004fe8 <getNumToDelim>
 80051c2:	4680      	mov	r8, r0
		copyString(Gx_temp->accuracy, ptr, charsToCopy, 4);
 80051c4:	2304      	movs	r3, #4
 80051c6:	4602      	mov	r2, r0
 80051c8:	4621      	mov	r1, r4
 80051ca:	f105 0041 	add.w	r0, r5, #65	; 0x41
 80051ce:	f7ff ff17 	bl	8005000 <copyString>
		ptr += charsToCopy + 1;
 80051d2:	44b8      	add	r8, r7
 80051d4:	44a0      	add	r8, r4
		charsToCopy = getNumToDelim(ptr, delimiter);
 80051d6:	212c      	movs	r1, #44	; 0x2c
 80051d8:	4640      	mov	r0, r8
 80051da:	f7ff ff05 	bl	8004fe8 <getNumToDelim>
 80051de:	4604      	mov	r4, r0
		uint8_t temp_len = getNumToDelim(ptr, '.');
 80051e0:	212e      	movs	r1, #46	; 0x2e
 80051e2:	4640      	mov	r0, r8
 80051e4:	f7ff ff00 	bl	8004fe8 <getNumToDelim>
 80051e8:	4602      	mov	r2, r0
		if (charsToCopy > temp_len)
 80051ea:	4284      	cmp	r4, r0
 80051ec:	d800      	bhi.n	80051f0 <string_Decode_NMEA+0x1bc>
		charsToCopy = getNumToDelim(ptr, delimiter);
 80051ee:	4622      	mov	r2, r4
		copyString(Gx_temp->altitude, ptr, charsToCopy, 7);
 80051f0:	4c07      	ldr	r4, [pc, #28]	; (8005210 <string_Decode_NMEA+0x1dc>)
 80051f2:	2307      	movs	r3, #7
 80051f4:	4641      	mov	r1, r8
 80051f6:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80051fa:	f7ff ff01 	bl	8005000 <copyString>
        Gx_temp->locked = 0;
 80051fe:	2300      	movs	r3, #0
 8005200:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
 8005204:	e738      	b.n	8005078 <string_Decode_NMEA+0x44>
 8005206:	bf00      	nop
 8005208:	080067e4 	.word	0x080067e4
 800520c:	080067e8 	.word	0x080067e8
 8005210:	200004f4 	.word	0x200004f4

08005214 <Position_UART_Capture>:
{
 8005214:	b510      	push	{r4, lr}
 8005216:	b082      	sub	sp, #8
    char tmpchar = '\0';
 8005218:	a902      	add	r1, sp, #8
 800521a:	2300      	movs	r3, #0
 800521c:	f801 3d01 	strb.w	r3, [r1, #-1]!
    if (RingBufferRead(&GPS_USART_RxRingBuffer, &tmpchar) == NO_ERROR)
 8005220:	483a      	ldr	r0, [pc, #232]	; (800530c <Position_UART_Capture+0xf8>)
 8005222:	f7fc fa5d 	bl	80016e0 <RingBufferRead>
 8005226:	2800      	cmp	r0, #0
 8005228:	d16b      	bne.n	8005302 <Position_UART_Capture+0xee>
 800522a:	4604      	mov	r4, r0
    	if (settings.forwardGpsToCommands)
 800522c:	4b38      	ldr	r3, [pc, #224]	; (8005310 <Position_UART_Capture+0xfc>)
 800522e:	785b      	ldrb	r3, [r3, #1]
 8005230:	bb1b      	cbnz	r3, 800527a <Position_UART_Capture+0x66>
    	if (rx_state == RX_STATE_IDLE)
 8005232:	4b38      	ldr	r3, [pc, #224]	; (8005314 <Position_UART_Capture+0x100>)
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	2b02      	cmp	r3, #2
 8005238:	d024      	beq.n	8005284 <Position_UART_Capture+0x70>
    	else if (rx_state == RX_STATE_NMEA)
 800523a:	2b01      	cmp	r3, #1
 800523c:	d037      	beq.n	80052ae <Position_UART_Capture+0x9a>
    	else if (rx_state == RX_STATE_UB)
 800523e:	2b00      	cmp	r3, #0
 8005240:	d160      	bne.n	8005304 <Position_UART_Capture+0xf0>
    		rxString[rxStringWritePos & 127] = tmpchar;
 8005242:	4b35      	ldr	r3, [pc, #212]	; (8005318 <Position_UART_Capture+0x104>)
 8005244:	781b      	ldrb	r3, [r3, #0]
 8005246:	f003 017f 	and.w	r1, r3, #127	; 0x7f
 800524a:	f89d 2007 	ldrb.w	r2, [sp, #7]
 800524e:	4833      	ldr	r0, [pc, #204]	; (800531c <Position_UART_Capture+0x108>)
 8005250:	5442      	strb	r2, [r0, r1]
    		switch (rxStringWritePos)
 8005252:	2b03      	cmp	r3, #3
 8005254:	d048      	beq.n	80052e8 <Position_UART_Capture+0xd4>
 8005256:	2b04      	cmp	r3, #4
 8005258:	d04d      	beq.n	80052f6 <Position_UART_Capture+0xe2>
 800525a:	2b00      	cmp	r3, #0
 800525c:	d03e      	beq.n	80052dc <Position_UART_Capture+0xc8>
    				ub_remaining_payload--;
 800525e:	4a30      	ldr	r2, [pc, #192]	; (8005320 <Position_UART_Capture+0x10c>)
 8005260:	8813      	ldrh	r3, [r2, #0]
 8005262:	3b01      	subs	r3, #1
 8005264:	b29b      	uxth	r3, r3
 8005266:	8013      	strh	r3, [r2, #0]
    				if (ub_remaining_payload == 0)
 8005268:	2b00      	cmp	r3, #0
 800526a:	d13f      	bne.n	80052ec <Position_UART_Capture+0xd8>
    					string_Decode_UB(rxString);
 800526c:	482b      	ldr	r0, [pc, #172]	; (800531c <Position_UART_Capture+0x108>)
 800526e:	f7ff fe29 	bl	8004ec4 <string_Decode_UB>
    					rx_state = RX_STATE_IDLE;
 8005272:	2202      	movs	r2, #2
 8005274:	4b27      	ldr	r3, [pc, #156]	; (8005314 <Position_UART_Capture+0x100>)
 8005276:	701a      	strb	r2, [r3, #0]
 8005278:	e038      	b.n	80052ec <Position_UART_Capture+0xd8>
    		commands_send_char(tmpchar);
 800527a:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800527e:	f7fc faa9 	bl	80017d4 <commands_send_char>
 8005282:	e7d6      	b.n	8005232 <Position_UART_Capture+0x1e>
    		rxStringWritePos = 0;
 8005284:	2200      	movs	r2, #0
 8005286:	4b24      	ldr	r3, [pc, #144]	; (8005318 <Position_UART_Capture+0x104>)
 8005288:	701a      	strb	r2, [r3, #0]
    		if (tmpchar == '$')
 800528a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800528e:	2b24      	cmp	r3, #36	; 0x24
 8005290:	d009      	beq.n	80052a6 <Position_UART_Capture+0x92>
    		else if (tmpchar == 0xB5)
 8005292:	2bb5      	cmp	r3, #181	; 0xb5
 8005294:	d136      	bne.n	8005304 <Position_UART_Capture+0xf0>
    			rx_state = RX_STATE_UB;
 8005296:	2200      	movs	r2, #0
 8005298:	4b1e      	ldr	r3, [pc, #120]	; (8005314 <Position_UART_Capture+0x100>)
 800529a:	701a      	strb	r2, [r3, #0]
    			ub_remaining_payload = 0xFFFF;
 800529c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80052a0:	4b1f      	ldr	r3, [pc, #124]	; (8005320 <Position_UART_Capture+0x10c>)
 80052a2:	801a      	strh	r2, [r3, #0]
 80052a4:	e02e      	b.n	8005304 <Position_UART_Capture+0xf0>
    			rx_state = RX_STATE_NMEA;
 80052a6:	2201      	movs	r2, #1
 80052a8:	4b1a      	ldr	r3, [pc, #104]	; (8005314 <Position_UART_Capture+0x100>)
 80052aa:	701a      	strb	r2, [r3, #0]
 80052ac:	e02a      	b.n	8005304 <Position_UART_Capture+0xf0>
    		if (tmpchar == '*')
 80052ae:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80052b2:	2a2a      	cmp	r2, #42	; 0x2a
 80052b4:	d008      	beq.n	80052c8 <Position_UART_Capture+0xb4>
				rxString[rxStringWritePos++ & 127] = tmpchar;
 80052b6:	4918      	ldr	r1, [pc, #96]	; (8005318 <Position_UART_Capture+0x104>)
 80052b8:	780b      	ldrb	r3, [r1, #0]
 80052ba:	1c58      	adds	r0, r3, #1
 80052bc:	7008      	strb	r0, [r1, #0]
 80052be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80052c2:	4916      	ldr	r1, [pc, #88]	; (800531c <Position_UART_Capture+0x108>)
 80052c4:	54ca      	strb	r2, [r1, r3]
 80052c6:	e01d      	b.n	8005304 <Position_UART_Capture+0xf0>
				rxStringWritePos = 0;
 80052c8:	2200      	movs	r2, #0
 80052ca:	4b13      	ldr	r3, [pc, #76]	; (8005318 <Position_UART_Capture+0x104>)
 80052cc:	701a      	strb	r2, [r3, #0]
				string_Decode_NMEA(rxString);
 80052ce:	4813      	ldr	r0, [pc, #76]	; (800531c <Position_UART_Capture+0x108>)
 80052d0:	f7ff feb0 	bl	8005034 <string_Decode_NMEA>
				rx_state = RX_STATE_IDLE;
 80052d4:	2202      	movs	r2, #2
 80052d6:	4b0f      	ldr	r3, [pc, #60]	; (8005314 <Position_UART_Capture+0x100>)
 80052d8:	701a      	strb	r2, [r3, #0]
 80052da:	e013      	b.n	8005304 <Position_UART_Capture+0xf0>
    				if (tmpchar != 0x62)
 80052dc:	2a62      	cmp	r2, #98	; 0x62
 80052de:	d005      	beq.n	80052ec <Position_UART_Capture+0xd8>
    					rx_state = RX_STATE_IDLE;
 80052e0:	2202      	movs	r2, #2
 80052e2:	4b0c      	ldr	r3, [pc, #48]	; (8005314 <Position_UART_Capture+0x100>)
 80052e4:	701a      	strb	r2, [r3, #0]
 80052e6:	e001      	b.n	80052ec <Position_UART_Capture+0xd8>
    				ub_remaining_payload = (uint16_t)tmpchar;
 80052e8:	4b0d      	ldr	r3, [pc, #52]	; (8005320 <Position_UART_Capture+0x10c>)
 80052ea:	801a      	strh	r2, [r3, #0]
    		rxStringWritePos++;
 80052ec:	4a0a      	ldr	r2, [pc, #40]	; (8005318 <Position_UART_Capture+0x104>)
 80052ee:	7813      	ldrb	r3, [r2, #0]
 80052f0:	3301      	adds	r3, #1
 80052f2:	7013      	strb	r3, [r2, #0]
 80052f4:	e006      	b.n	8005304 <Position_UART_Capture+0xf0>
    				ub_remaining_payload |= ( ((uint16_t)tmpchar) << 8);
 80052f6:	490a      	ldr	r1, [pc, #40]	; (8005320 <Position_UART_Capture+0x10c>)
 80052f8:	880b      	ldrh	r3, [r1, #0]
 80052fa:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 80052fe:	800a      	strh	r2, [r1, #0]
    			} break;
 8005300:	e7f4      	b.n	80052ec <Position_UART_Capture+0xd8>
    	return BUFFER_EMPTY;
 8005302:	2401      	movs	r4, #1
}
 8005304:	4620      	mov	r0, r4
 8005306:	b002      	add	sp, #8
 8005308:	bd10      	pop	{r4, pc}
 800530a:	bf00      	nop
 800530c:	20000c64 	.word	0x20000c64
 8005310:	20000c60 	.word	0x20000c60
 8005314:	20000212 	.word	0x20000212
 8005318:	200005bc 	.word	0x200005bc
 800531c:	2000053c 	.word	0x2000053c
 8005320:	20000860 	.word	0x20000860

08005324 <PositionCopy>:

void PositionCopy(position_message_t* const dest, const position_message_t* const src)
{
 8005324:	b508      	push	{r3, lr}
	memcpy(dest, src, sizeof(position_message_t));
 8005326:	2246      	movs	r2, #70	; 0x46
 8005328:	f000 f948 	bl	80055bc <memcpy>
 800532c:	bd08      	pop	{r3, pc}
	...

08005330 <Position_Get>:
{
 8005330:	b508      	push	{r3, lr}
	PositionCopy(msg, &GP_temp);
 8005332:	4902      	ldr	r1, [pc, #8]	; (800533c <Position_Get+0xc>)
 8005334:	f7ff fff6 	bl	8005324 <PositionCopy>
 8005338:	bd08      	pop	{r3, pc}
 800533a:	bf00      	nop
 800533c:	200004f4 	.word	0x200004f4

08005340 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005340:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005378 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005344:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005346:	e003      	b.n	8005350 <LoopCopyDataInit>

08005348 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005348:	4b0c      	ldr	r3, [pc, #48]	; (800537c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800534a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800534c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800534e:	3104      	adds	r1, #4

08005350 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005350:	480b      	ldr	r0, [pc, #44]	; (8005380 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005352:	4b0c      	ldr	r3, [pc, #48]	; (8005384 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005354:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005356:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005358:	d3f6      	bcc.n	8005348 <CopyDataInit>
  ldr  r2, =_sbss
 800535a:	4a0b      	ldr	r2, [pc, #44]	; (8005388 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800535c:	e002      	b.n	8005364 <LoopFillZerobss>

0800535e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800535e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005360:	f842 3b04 	str.w	r3, [r2], #4

08005364 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005364:	4b09      	ldr	r3, [pc, #36]	; (800538c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005366:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005368:	d3f9      	bcc.n	800535e <FillZerobss>
/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800536a:	f000 f8bd 	bl	80054e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800536e:	f000 f901 	bl	8005574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005372:	f7ff fa0d 	bl	8004790 <main>
  bx  lr    
 8005376:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005378:	20014000 	.word	0x20014000
  ldr  r3, =_sidata
 800537c:	08006974 	.word	0x08006974
  ldr  r0, =_sdata
 8005380:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005384:	200003e4 	.word	0x200003e4
  ldr  r2, =_sbss
 8005388:	200003e8 	.word	0x200003e8
  ldr  r3, = _ebss
 800538c:	20000d70 	.word	0x20000d70

08005390 <UB_Fatfs_Init>:
//--------------------------------------------------------------
// Init-Funktion
// (init aller Systeme)
//--------------------------------------------------------------
void UB_Fatfs_Init(void)
{
 8005390:	b508      	push	{r3, lr}
  // init der Hardware fr die SDCard-Funktionen
  UB_SDCard_Init();
 8005392:	f7fe fd8d 	bl	8003eb0 <UB_SDCard_Init>
  // init der Hardware fr die USB-Funktionen
  UB_USBDisk_Init();
 8005396:	f7fe ff67 	bl	8004268 <UB_USBDisk_Init>
  // init der Hardware fr die ATA-Funktionen
  UB_ATADrive_Init();
 800539a:	f7fd fda2 	bl	8002ee2 <UB_ATADrive_Init>
 800539e:	bd08      	pop	{r3, pc}

080053a0 <UB_Fatfs_CheckMedia>:
{
  FATFS_t ret_wert=FATFS_NO_MEDIA;
  uint8_t check=SD_NOT_PRESENT;

  // check ob Medium eingelegt
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 80053a0:	b120      	cbz	r0, 80053ac <UB_Fatfs_CheckMedia+0xc>
  uint8_t check=SD_NOT_PRESENT;
 80053a2:	2000      	movs	r0, #0
  if(check==SD_PRESENT) {
 80053a4:	2801      	cmp	r0, #1
 80053a6:	d00a      	beq.n	80053be <UB_Fatfs_CheckMedia+0x1e>
    ret_wert=FATFS_OK;
  }
  else {
    ret_wert=FATFS_NO_MEDIA;
 80053a8:	2001      	movs	r0, #1
 80053aa:	4770      	bx	lr
{
 80053ac:	b508      	push	{r3, lr}
  if(dev==MMC_0) check=UB_SDCard_CheckMedia();
 80053ae:	f7fe f867 	bl	8003480 <UB_SDCard_CheckMedia>
  if(check==SD_PRESENT) {
 80053b2:	2801      	cmp	r0, #1
 80053b4:	d001      	beq.n	80053ba <UB_Fatfs_CheckMedia+0x1a>
    ret_wert=FATFS_NO_MEDIA;
 80053b6:	2001      	movs	r0, #1
  }

  return(ret_wert);
}
 80053b8:	bd08      	pop	{r3, pc}
    ret_wert=FATFS_OK;
 80053ba:	2000      	movs	r0, #0
 80053bc:	bd08      	pop	{r3, pc}
 80053be:	2000      	movs	r0, #0
 80053c0:	4770      	bx	lr
	...

080053c4 <UB_Fatfs_Mount>:
//     FATFS_OK       => kein Fehler
//  FATFS_MOUNT_ERR   => Fehler
//  FATFS_GETFREE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_Mount(MEDIA_t dev)
{
 80053c4:	b510      	push	{r4, lr}
 80053c6:	b082      	sub	sp, #8
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
  FRESULT check=FR_INVALID_PARAMETER;
  DWORD fre_clust;
  FATFS	*fs;

  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 80053c8:	4604      	mov	r4, r0
 80053ca:	b120      	cbz	r0, 80053d6 <UB_Fatfs_Mount+0x12>
  FRESULT check=FR_INVALID_PARAMETER;
 80053cc:	2013      	movs	r0, #19
  if(check == FR_OK) {
 80053ce:	b130      	cbz	r0, 80053de <UB_Fatfs_Mount+0x1a>
    else {
      ret_wert=FATFS_GETFREE_ERR;
    }
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 80053d0:	2002      	movs	r0, #2
  }

  return(ret_wert);
}
 80053d2:	b002      	add	sp, #8
 80053d4:	bd10      	pop	{r4, pc}
  if(dev==MMC_0) check=f_mount(0, &FileSystemObject);
 80053d6:	4907      	ldr	r1, [pc, #28]	; (80053f4 <UB_Fatfs_Mount+0x30>)
 80053d8:	f7fd f9fc 	bl	80027d4 <f_mount>
 80053dc:	e7f7      	b.n	80053ce <UB_Fatfs_Mount+0xa>
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 80053de:	b11c      	cbz	r4, 80053e8 <UB_Fatfs_Mount+0x24>
    if(check == FR_OK) {
 80053e0:	2800      	cmp	r0, #0
 80053e2:	d0f6      	beq.n	80053d2 <UB_Fatfs_Mount+0xe>
      ret_wert=FATFS_GETFREE_ERR;
 80053e4:	2003      	movs	r0, #3
 80053e6:	e7f4      	b.n	80053d2 <UB_Fatfs_Mount+0xe>
    if(dev==MMC_0) check=f_getfree("0:", &fre_clust, &fs);
 80053e8:	466a      	mov	r2, sp
 80053ea:	a901      	add	r1, sp, #4
 80053ec:	4802      	ldr	r0, [pc, #8]	; (80053f8 <UB_Fatfs_Mount+0x34>)
 80053ee:	f7fd fcd2 	bl	8002d96 <f_getfree>
 80053f2:	e7f5      	b.n	80053e0 <UB_Fatfs_Mount+0x1c>
 80053f4:	20000864 	.word	0x20000864
 80053f8:	08006828 	.word	0x08006828

080053fc <UB_Fatfs_UnMount>:
FATFS_t UB_Fatfs_UnMount(MEDIA_t dev)
{
  FATFS_t ret_wert=FATFS_MOUNT_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  if(dev==MMC_0) check=f_mount(0, NULL);
 80053fc:	b118      	cbz	r0, 8005406 <UB_Fatfs_UnMount+0xa>
  FRESULT check=FR_INVALID_PARAMETER;
 80053fe:	2013      	movs	r0, #19
  if(check == FR_OK) {
 8005400:	b148      	cbz	r0, 8005416 <UB_Fatfs_UnMount+0x1a>
    ret_wert=FATFS_OK;
  }
  else {
    ret_wert=FATFS_MOUNT_ERR;
 8005402:	2002      	movs	r0, #2
 8005404:	4770      	bx	lr
{
 8005406:	b508      	push	{r3, lr}
  if(dev==MMC_0) check=f_mount(0, NULL);
 8005408:	2100      	movs	r1, #0
 800540a:	4608      	mov	r0, r1
 800540c:	f7fd f9e2 	bl	80027d4 <f_mount>
  if(check == FR_OK) {
 8005410:	b100      	cbz	r0, 8005414 <UB_Fatfs_UnMount+0x18>
    ret_wert=FATFS_MOUNT_ERR;
 8005412:	2002      	movs	r0, #2
  }

  return(ret_wert);
}
 8005414:	bd08      	pop	{r3, pc}
 8005416:	4770      	bx	lr

08005418 <UB_Fatfs_OpenFile>:
//     FATFS_OK    => kein Fehler
//  FATFS_OPEN_ERR => Fehler
//  FATFS_SEEK_ERR => Fehler bei WR und WR_NEW
//--------------------------------------------------------------
FATFS_t UB_Fatfs_OpenFile(FIL* fp, const char* name, FMODE_t mode)
{
 8005418:	b570      	push	{r4, r5, r6, lr}
 800541a:	4605      	mov	r5, r0
 800541c:	460e      	mov	r6, r1
  FATFS_t ret_wert=FATFS_OPEN_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 800541e:	4614      	mov	r4, r2
 8005420:	b14a      	cbz	r2, 8005436 <UB_Fatfs_OpenFile+0x1e>
  FRESULT check=FR_INVALID_PARAMETER;
 8005422:	2013      	movs	r0, #19
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 8005424:	2c01      	cmp	r4, #1
 8005426:	d00a      	beq.n	800543e <UB_Fatfs_OpenFile+0x26>
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 8005428:	2c02      	cmp	r4, #2
 800542a:	d00e      	beq.n	800544a <UB_Fatfs_OpenFile+0x32>
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 800542c:	2c03      	cmp	r4, #3
 800542e:	d012      	beq.n	8005456 <UB_Fatfs_OpenFile+0x3e>

  if(check==FR_OK) {
 8005430:	b1b8      	cbz	r0, 8005462 <UB_Fatfs_OpenFile+0x4a>
        ret_wert=FATFS_SEEK_ERR;
      }
    }
  }
  else {
    ret_wert=FATFS_OPEN_ERR;
 8005432:	2005      	movs	r0, #5
 8005434:	bd70      	pop	{r4, r5, r6, pc}
  if(mode==F_RD) check = f_open(fp, name, FA_OPEN_EXISTING | FA_READ); 
 8005436:	2201      	movs	r2, #1
 8005438:	f7fd f9e0 	bl	80027fc <f_open>
 800543c:	e7f2      	b.n	8005424 <UB_Fatfs_OpenFile+0xc>
  if(mode==F_WR) check = f_open(fp, name, FA_OPEN_EXISTING | FA_WRITE);
 800543e:	2202      	movs	r2, #2
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	f7fd f9da 	bl	80027fc <f_open>
 8005448:	e7ee      	b.n	8005428 <UB_Fatfs_OpenFile+0x10>
  if(mode==F_WR_NEW) check = f_open(fp, name, FA_OPEN_ALWAYS | FA_WRITE);
 800544a:	2212      	movs	r2, #18
 800544c:	4631      	mov	r1, r6
 800544e:	4628      	mov	r0, r5
 8005450:	f7fd f9d4 	bl	80027fc <f_open>
 8005454:	e7ea      	b.n	800542c <UB_Fatfs_OpenFile+0x14>
  if(mode==F_WR_CLEAR) check = f_open(fp, name, FA_CREATE_ALWAYS | FA_WRITE);
 8005456:	220a      	movs	r2, #10
 8005458:	4631      	mov	r1, r6
 800545a:	4628      	mov	r0, r5
 800545c:	f7fd f9ce 	bl	80027fc <f_open>
 8005460:	e7e6      	b.n	8005430 <UB_Fatfs_OpenFile+0x18>
    if((mode==F_WR) || (mode==F_WR_NEW)) {
 8005462:	3c01      	subs	r4, #1
 8005464:	b2e4      	uxtb	r4, r4
 8005466:	2c01      	cmp	r4, #1
 8005468:	d901      	bls.n	800546e <UB_Fatfs_OpenFile+0x56>
    ret_wert=FATFS_OK;
 800546a:	2000      	movs	r0, #0
 800546c:	bd70      	pop	{r4, r5, r6, pc}
      check = f_lseek(fp, f_size(fp));
 800546e:	68e9      	ldr	r1, [r5, #12]
 8005470:	4628      	mov	r0, r5
 8005472:	f7fd fbbd 	bl	8002bf0 <f_lseek>
      if(check!=FR_OK) {
 8005476:	b108      	cbz	r0, 800547c <UB_Fatfs_OpenFile+0x64>
        ret_wert=FATFS_SEEK_ERR;
 8005478:	2008      	movs	r0, #8
  }   

  return(ret_wert);
}
 800547a:	bd70      	pop	{r4, r5, r6, pc}
 800547c:	bd70      	pop	{r4, r5, r6, pc}

0800547e <UB_Fatfs_CloseFile>:
// Return Wert :
//     FATFS_OK     => kein Fehler
//  FATFS_CLOSE_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_CloseFile(FIL* fp)
{
 800547e:	b508      	push	{r3, lr}
  FATFS_t ret_wert=FATFS_CLOSE_ERR;
  FRESULT check=FR_INVALID_PARAMETER;

  check=f_close(fp);
 8005480:	f7fd fbac 	bl	8002bdc <f_close>

  if(check==FR_OK) {
 8005484:	b100      	cbz	r0, 8005488 <UB_Fatfs_CloseFile+0xa>
    ret_wert=FATFS_OK;
  }
  else {
    ret_wert=FATFS_CLOSE_ERR;
 8005486:	2006      	movs	r0, #6
  }   

  return(ret_wert);
}
 8005488:	bd08      	pop	{r3, pc}

0800548a <UB_Fatfs_WriteString>:
// Return Wert :
//     FATFS_OK    => kein Fehler
//  FATFS_PUTS_ERR => Fehler
//--------------------------------------------------------------
FATFS_t UB_Fatfs_WriteString(FIL* fp, const char* text)
{
 800548a:	b510      	push	{r4, lr}
 800548c:	4604      	mov	r4, r0
 800548e:	4608      	mov	r0, r1
  FATFS_t ret_wert=FATFS_PUTS_ERR;
  int check=0;

  check=f_puts(text, fp);
 8005490:	4621      	mov	r1, r4
 8005492:	f7fd fd14 	bl	8002ebe <f_puts>

  if(check>=0) {
 8005496:	2800      	cmp	r0, #0
 8005498:	da01      	bge.n	800549e <UB_Fatfs_WriteString+0x14>
    ret_wert=FATFS_OK;
    // Zeilenendekennung hinzufgen
    f_putc('\n', fp);
  }
  else {
    ret_wert=FATFS_PUTS_ERR;
 800549a:	2007      	movs	r0, #7
  }   

  return(ret_wert);
}
 800549c:	bd10      	pop	{r4, pc}
    f_putc('\n', fp);
 800549e:	4621      	mov	r1, r4
 80054a0:	200a      	movs	r0, #10
 80054a2:	f7fd fcf1 	bl	8002e88 <f_putc>
    ret_wert=FATFS_OK;
 80054a6:	2000      	movs	r0, #0
 80054a8:	bd10      	pop	{r4, pc}
	...

080054ac <SetSysClock>:
/******************************************************************************/

  /* At this stage the HSI is already enabled and used as System clock source */

  /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
  FLASH->ACR =  FLASH_ACR_PRFTEN | FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_LATENCY_0WS;
 80054ac:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80054b0:	4b0a      	ldr	r3, [pc, #40]	; (80054dc <SetSysClock+0x30>)
 80054b2:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1*/
  RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80054b4:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 80054b8:	689a      	ldr	r2, [r3, #8]
 80054ba:	609a      	str	r2, [r3, #8]

  /* PCLK2 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 80054bc:	689a      	ldr	r2, [r3, #8]
 80054be:	609a      	str	r2, [r3, #8]

  /* PCLK1 = HCLK / 1*/
  RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 80054c0:	689a      	ldr	r2, [r3, #8]
 80054c2:	609a      	str	r2, [r3, #8]

  /* Configure the main PLL */
  RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80054c4:	4a06      	ldr	r2, [pc, #24]	; (80054e0 <SetSysClock+0x34>)
 80054c6:	605a      	str	r2, [r3, #4]
                 (RCC_PLLCFGR_PLLSRC_HSI) | (PLL_Q << 24);

  /* Enable the main PLL */
  RCC->CR |= RCC_CR_PLLON;
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80054ce:	601a      	str	r2, [r3, #0]

  /* Wait till the main PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80054d0:	4b04      	ldr	r3, [pc, #16]	; (80054e4 <SetSysClock+0x38>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80054d8:	d0fa      	beq.n	80054d0 <SetSysClock+0x24>
  {
  }
}
 80054da:	4770      	bx	lr
 80054dc:	40023c00 	.word	0x40023c00
 80054e0:	0c033008 	.word	0x0c033008
 80054e4:	40023800 	.word	0x40023800

080054e8 <SystemInit>:
{
 80054e8:	b508      	push	{r3, lr}
  RCC->CR |= (uint32_t)0x00000001;
 80054ea:	4b0d      	ldr	r3, [pc, #52]	; (8005520 <SystemInit+0x38>)
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	f042 0201 	orr.w	r2, r2, #1
 80054f2:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80054f4:	2100      	movs	r1, #0
 80054f6:	6099      	str	r1, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80054fe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005502:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8005504:	4a07      	ldr	r2, [pc, #28]	; (8005524 <SystemInit+0x3c>)
 8005506:	605a      	str	r2, [r3, #4]
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800550e:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8005510:	60d9      	str	r1, [r3, #12]
  SetSysClock();
 8005512:	f7ff ffcb 	bl	80054ac <SetSysClock>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005516:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800551a:	4b03      	ldr	r3, [pc, #12]	; (8005528 <SystemInit+0x40>)
 800551c:	609a      	str	r2, [r3, #8]
 800551e:	bd08      	pop	{r3, pc}
 8005520:	40023800 	.word	0x40023800
 8005524:	24003010 	.word	0x24003010
 8005528:	e000ed00 	.word	0xe000ed00

0800552c <watchdog_init>:
#include <inttypes.h>

#include "stm32f2xx_conf.h"

uint8_t watchdog_init(uint16_t time_ms)
{
 800552c:	b538      	push	{r3, r4, r5, lr}
 800552e:	4604      	mov	r4, r0
    uint8_t ret_val = 0;

    if (RCC_GetFlagStatus(RCC_FLAG_IWDGRST) != RESET)
 8005530:	207d      	movs	r0, #125	; 0x7d
 8005532:	f7fb fac7 	bl	8000ac4 <RCC_GetFlagStatus>
 8005536:	b980      	cbnz	r0, 800555a <watchdog_init+0x2e>
    uint8_t ret_val = 0;
 8005538:	2500      	movs	r5, #0

        ret_val = 1;
    }


    IWDG_WriteAccessCmd(IWDG_WriteAccess_Enable);
 800553a:	f245 5055 	movw	r0, #21845	; 0x5555
 800553e:	f7fb f9ff 	bl	8000940 <IWDG_WriteAccessCmd>

    // Clock source = LSI = 32.768 kHz; Vorteiler = 32 -> Clock ca. 1 ms

    IWDG_SetPrescaler(IWDG_Prescaler_32);
 8005542:	2003      	movs	r0, #3
 8005544:	f7fb fa02 	bl	800094c <IWDG_SetPrescaler>

    IWDG_SetReload(time_ms);
 8005548:	4620      	mov	r0, r4
 800554a:	f7fb fa05 	bl	8000958 <IWDG_SetReload>

    IWDG_ReloadCounter();
 800554e:	f7fb fa09 	bl	8000964 <IWDG_ReloadCounter>

    IWDG_Enable();
 8005552:	f7fb fa0f 	bl	8000974 <IWDG_Enable>

    return ret_val;
}
 8005556:	4628      	mov	r0, r5
 8005558:	bd38      	pop	{r3, r4, r5, pc}
        RCC_ClearFlag();
 800555a:	f7fb facd 	bl	8000af8 <RCC_ClearFlag>
        ret_val = 1;
 800555e:	2501      	movs	r5, #1
 8005560:	e7eb      	b.n	800553a <watchdog_init+0xe>

08005562 <watchdog_trigger>:

void watchdog_trigger()
{
 8005562:	b508      	push	{r3, lr}
    IWDG_ReloadCounter();
 8005564:	f7fb f9fe 	bl	8000964 <IWDG_ReloadCounter>
 8005568:	bd08      	pop	{r3, pc}

0800556a <atoi>:
 800556a:	220a      	movs	r2, #10
 800556c:	2100      	movs	r1, #0
 800556e:	f000 b929 	b.w	80057c4 <strtol>
	...

08005574 <__libc_init_array>:
 8005574:	b570      	push	{r4, r5, r6, lr}
 8005576:	2500      	movs	r5, #0
 8005578:	4e0c      	ldr	r6, [pc, #48]	; (80055ac <__libc_init_array+0x38>)
 800557a:	4c0d      	ldr	r4, [pc, #52]	; (80055b0 <__libc_init_array+0x3c>)
 800557c:	1ba4      	subs	r4, r4, r6
 800557e:	10a4      	asrs	r4, r4, #2
 8005580:	42a5      	cmp	r5, r4
 8005582:	d109      	bne.n	8005598 <__libc_init_array+0x24>
 8005584:	f000 fd70 	bl	8006068 <_init>
 8005588:	2500      	movs	r5, #0
 800558a:	4e0a      	ldr	r6, [pc, #40]	; (80055b4 <__libc_init_array+0x40>)
 800558c:	4c0a      	ldr	r4, [pc, #40]	; (80055b8 <__libc_init_array+0x44>)
 800558e:	1ba4      	subs	r4, r4, r6
 8005590:	10a4      	asrs	r4, r4, #2
 8005592:	42a5      	cmp	r5, r4
 8005594:	d105      	bne.n	80055a2 <__libc_init_array+0x2e>
 8005596:	bd70      	pop	{r4, r5, r6, pc}
 8005598:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800559c:	4798      	blx	r3
 800559e:	3501      	adds	r5, #1
 80055a0:	e7ee      	b.n	8005580 <__libc_init_array+0xc>
 80055a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80055a6:	4798      	blx	r3
 80055a8:	3501      	adds	r5, #1
 80055aa:	e7f2      	b.n	8005592 <__libc_init_array+0x1e>
 80055ac:	0800696c 	.word	0x0800696c
 80055b0:	0800696c 	.word	0x0800696c
 80055b4:	0800696c 	.word	0x0800696c
 80055b8:	08006970 	.word	0x08006970

080055bc <memcpy>:
 80055bc:	b510      	push	{r4, lr}
 80055be:	1e43      	subs	r3, r0, #1
 80055c0:	440a      	add	r2, r1
 80055c2:	4291      	cmp	r1, r2
 80055c4:	d100      	bne.n	80055c8 <memcpy+0xc>
 80055c6:	bd10      	pop	{r4, pc}
 80055c8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80055d0:	e7f7      	b.n	80055c2 <memcpy+0x6>
	...

080055d4 <sniprintf>:
 80055d4:	b40c      	push	{r2, r3}
 80055d6:	b530      	push	{r4, r5, lr}
 80055d8:	4b17      	ldr	r3, [pc, #92]	; (8005638 <sniprintf+0x64>)
 80055da:	1e0c      	subs	r4, r1, #0
 80055dc:	b09d      	sub	sp, #116	; 0x74
 80055de:	681d      	ldr	r5, [r3, #0]
 80055e0:	da08      	bge.n	80055f4 <sniprintf+0x20>
 80055e2:	238b      	movs	r3, #139	; 0x8b
 80055e4:	f04f 30ff 	mov.w	r0, #4294967295
 80055e8:	602b      	str	r3, [r5, #0]
 80055ea:	b01d      	add	sp, #116	; 0x74
 80055ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80055f0:	b002      	add	sp, #8
 80055f2:	4770      	bx	lr
 80055f4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80055f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80055fc:	bf0c      	ite	eq
 80055fe:	4623      	moveq	r3, r4
 8005600:	f104 33ff 	addne.w	r3, r4, #4294967295
 8005604:	9304      	str	r3, [sp, #16]
 8005606:	9307      	str	r3, [sp, #28]
 8005608:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800560c:	9002      	str	r0, [sp, #8]
 800560e:	9006      	str	r0, [sp, #24]
 8005610:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005614:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005616:	ab21      	add	r3, sp, #132	; 0x84
 8005618:	a902      	add	r1, sp, #8
 800561a:	4628      	mov	r0, r5
 800561c:	9301      	str	r3, [sp, #4]
 800561e:	f000 f967 	bl	80058f0 <_svfiprintf_r>
 8005622:	1c43      	adds	r3, r0, #1
 8005624:	bfbc      	itt	lt
 8005626:	238b      	movlt	r3, #139	; 0x8b
 8005628:	602b      	strlt	r3, [r5, #0]
 800562a:	2c00      	cmp	r4, #0
 800562c:	d0dd      	beq.n	80055ea <sniprintf+0x16>
 800562e:	2200      	movs	r2, #0
 8005630:	9b02      	ldr	r3, [sp, #8]
 8005632:	701a      	strb	r2, [r3, #0]
 8005634:	e7d9      	b.n	80055ea <sniprintf+0x16>
 8005636:	bf00      	nop
 8005638:	20000214 	.word	0x20000214

0800563c <strcasecmp>:
 800563c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563e:	4606      	mov	r6, r0
 8005640:	460f      	mov	r7, r1
 8005642:	f816 4b01 	ldrb.w	r4, [r6], #1
 8005646:	f000 f8d7 	bl	80057f8 <__locale_ctype_ptr>
 800564a:	4420      	add	r0, r4
 800564c:	7843      	ldrb	r3, [r0, #1]
 800564e:	f817 5b01 	ldrb.w	r5, [r7], #1
 8005652:	f003 0303 	and.w	r3, r3, #3
 8005656:	2b01      	cmp	r3, #1
 8005658:	bf08      	it	eq
 800565a:	3420      	addeq	r4, #32
 800565c:	f000 f8cc 	bl	80057f8 <__locale_ctype_ptr>
 8005660:	4428      	add	r0, r5
 8005662:	7843      	ldrb	r3, [r0, #1]
 8005664:	f003 0303 	and.w	r3, r3, #3
 8005668:	2b01      	cmp	r3, #1
 800566a:	bf08      	it	eq
 800566c:	3520      	addeq	r5, #32
 800566e:	1b60      	subs	r0, r4, r5
 8005670:	d101      	bne.n	8005676 <strcasecmp+0x3a>
 8005672:	2d00      	cmp	r5, #0
 8005674:	d1e5      	bne.n	8005642 <strcasecmp+0x6>
 8005676:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005678 <strncat>:
 8005678:	4603      	mov	r3, r0
 800567a:	b530      	push	{r4, r5, lr}
 800567c:	781c      	ldrb	r4, [r3, #0]
 800567e:	1c5d      	adds	r5, r3, #1
 8005680:	b944      	cbnz	r4, 8005694 <strncat+0x1c>
 8005682:	f112 32ff 	adds.w	r2, r2, #4294967295
 8005686:	d304      	bcc.n	8005692 <strncat+0x1a>
 8005688:	f811 4b01 	ldrb.w	r4, [r1], #1
 800568c:	f803 4b01 	strb.w	r4, [r3], #1
 8005690:	b914      	cbnz	r4, 8005698 <strncat+0x20>
 8005692:	bd30      	pop	{r4, r5, pc}
 8005694:	462b      	mov	r3, r5
 8005696:	e7f1      	b.n	800567c <strncat+0x4>
 8005698:	2a00      	cmp	r2, #0
 800569a:	d1f2      	bne.n	8005682 <strncat+0xa>
 800569c:	701a      	strb	r2, [r3, #0]
 800569e:	e7f0      	b.n	8005682 <strncat+0xa>

080056a0 <strncmp>:
 80056a0:	b510      	push	{r4, lr}
 80056a2:	b16a      	cbz	r2, 80056c0 <strncmp+0x20>
 80056a4:	3901      	subs	r1, #1
 80056a6:	1884      	adds	r4, r0, r2
 80056a8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80056ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80056b0:	4293      	cmp	r3, r2
 80056b2:	d103      	bne.n	80056bc <strncmp+0x1c>
 80056b4:	42a0      	cmp	r0, r4
 80056b6:	d001      	beq.n	80056bc <strncmp+0x1c>
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	d1f5      	bne.n	80056a8 <strncmp+0x8>
 80056bc:	1a98      	subs	r0, r3, r2
 80056be:	bd10      	pop	{r4, pc}
 80056c0:	4610      	mov	r0, r2
 80056c2:	bd10      	pop	{r4, pc}

080056c4 <_strtol_l.isra.0>:
 80056c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c8:	4680      	mov	r8, r0
 80056ca:	4689      	mov	r9, r1
 80056cc:	4692      	mov	sl, r2
 80056ce:	461f      	mov	r7, r3
 80056d0:	468b      	mov	fp, r1
 80056d2:	465d      	mov	r5, fp
 80056d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80056d6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80056da:	f000 f889 	bl	80057f0 <__locale_ctype_ptr_l>
 80056de:	4420      	add	r0, r4
 80056e0:	7846      	ldrb	r6, [r0, #1]
 80056e2:	f016 0608 	ands.w	r6, r6, #8
 80056e6:	d10b      	bne.n	8005700 <_strtol_l.isra.0+0x3c>
 80056e8:	2c2d      	cmp	r4, #45	; 0x2d
 80056ea:	d10b      	bne.n	8005704 <_strtol_l.isra.0+0x40>
 80056ec:	2601      	movs	r6, #1
 80056ee:	782c      	ldrb	r4, [r5, #0]
 80056f0:	f10b 0502 	add.w	r5, fp, #2
 80056f4:	b167      	cbz	r7, 8005710 <_strtol_l.isra.0+0x4c>
 80056f6:	2f10      	cmp	r7, #16
 80056f8:	d114      	bne.n	8005724 <_strtol_l.isra.0+0x60>
 80056fa:	2c30      	cmp	r4, #48	; 0x30
 80056fc:	d00a      	beq.n	8005714 <_strtol_l.isra.0+0x50>
 80056fe:	e011      	b.n	8005724 <_strtol_l.isra.0+0x60>
 8005700:	46ab      	mov	fp, r5
 8005702:	e7e6      	b.n	80056d2 <_strtol_l.isra.0+0xe>
 8005704:	2c2b      	cmp	r4, #43	; 0x2b
 8005706:	bf04      	itt	eq
 8005708:	782c      	ldrbeq	r4, [r5, #0]
 800570a:	f10b 0502 	addeq.w	r5, fp, #2
 800570e:	e7f1      	b.n	80056f4 <_strtol_l.isra.0+0x30>
 8005710:	2c30      	cmp	r4, #48	; 0x30
 8005712:	d127      	bne.n	8005764 <_strtol_l.isra.0+0xa0>
 8005714:	782b      	ldrb	r3, [r5, #0]
 8005716:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800571a:	2b58      	cmp	r3, #88	; 0x58
 800571c:	d14b      	bne.n	80057b6 <_strtol_l.isra.0+0xf2>
 800571e:	2710      	movs	r7, #16
 8005720:	786c      	ldrb	r4, [r5, #1]
 8005722:	3502      	adds	r5, #2
 8005724:	2e00      	cmp	r6, #0
 8005726:	bf0c      	ite	eq
 8005728:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800572c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8005730:	2200      	movs	r2, #0
 8005732:	fbb1 fef7 	udiv	lr, r1, r7
 8005736:	4610      	mov	r0, r2
 8005738:	fb07 1c1e 	mls	ip, r7, lr, r1
 800573c:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8005740:	2b09      	cmp	r3, #9
 8005742:	d811      	bhi.n	8005768 <_strtol_l.isra.0+0xa4>
 8005744:	461c      	mov	r4, r3
 8005746:	42a7      	cmp	r7, r4
 8005748:	dd1d      	ble.n	8005786 <_strtol_l.isra.0+0xc2>
 800574a:	1c53      	adds	r3, r2, #1
 800574c:	d007      	beq.n	800575e <_strtol_l.isra.0+0x9a>
 800574e:	4586      	cmp	lr, r0
 8005750:	d316      	bcc.n	8005780 <_strtol_l.isra.0+0xbc>
 8005752:	d101      	bne.n	8005758 <_strtol_l.isra.0+0x94>
 8005754:	45a4      	cmp	ip, r4
 8005756:	db13      	blt.n	8005780 <_strtol_l.isra.0+0xbc>
 8005758:	2201      	movs	r2, #1
 800575a:	fb00 4007 	mla	r0, r0, r7, r4
 800575e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005762:	e7eb      	b.n	800573c <_strtol_l.isra.0+0x78>
 8005764:	270a      	movs	r7, #10
 8005766:	e7dd      	b.n	8005724 <_strtol_l.isra.0+0x60>
 8005768:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800576c:	2b19      	cmp	r3, #25
 800576e:	d801      	bhi.n	8005774 <_strtol_l.isra.0+0xb0>
 8005770:	3c37      	subs	r4, #55	; 0x37
 8005772:	e7e8      	b.n	8005746 <_strtol_l.isra.0+0x82>
 8005774:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8005778:	2b19      	cmp	r3, #25
 800577a:	d804      	bhi.n	8005786 <_strtol_l.isra.0+0xc2>
 800577c:	3c57      	subs	r4, #87	; 0x57
 800577e:	e7e2      	b.n	8005746 <_strtol_l.isra.0+0x82>
 8005780:	f04f 32ff 	mov.w	r2, #4294967295
 8005784:	e7eb      	b.n	800575e <_strtol_l.isra.0+0x9a>
 8005786:	1c53      	adds	r3, r2, #1
 8005788:	d108      	bne.n	800579c <_strtol_l.isra.0+0xd8>
 800578a:	2322      	movs	r3, #34	; 0x22
 800578c:	4608      	mov	r0, r1
 800578e:	f8c8 3000 	str.w	r3, [r8]
 8005792:	f1ba 0f00 	cmp.w	sl, #0
 8005796:	d107      	bne.n	80057a8 <_strtol_l.isra.0+0xe4>
 8005798:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800579c:	b106      	cbz	r6, 80057a0 <_strtol_l.isra.0+0xdc>
 800579e:	4240      	negs	r0, r0
 80057a0:	f1ba 0f00 	cmp.w	sl, #0
 80057a4:	d00c      	beq.n	80057c0 <_strtol_l.isra.0+0xfc>
 80057a6:	b122      	cbz	r2, 80057b2 <_strtol_l.isra.0+0xee>
 80057a8:	3d01      	subs	r5, #1
 80057aa:	f8ca 5000 	str.w	r5, [sl]
 80057ae:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057b2:	464d      	mov	r5, r9
 80057b4:	e7f9      	b.n	80057aa <_strtol_l.isra.0+0xe6>
 80057b6:	2430      	movs	r4, #48	; 0x30
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	d1b3      	bne.n	8005724 <_strtol_l.isra.0+0x60>
 80057bc:	2708      	movs	r7, #8
 80057be:	e7b1      	b.n	8005724 <_strtol_l.isra.0+0x60>
 80057c0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

080057c4 <strtol>:
 80057c4:	4b08      	ldr	r3, [pc, #32]	; (80057e8 <strtol+0x24>)
 80057c6:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057c8:	681c      	ldr	r4, [r3, #0]
 80057ca:	4d08      	ldr	r5, [pc, #32]	; (80057ec <strtol+0x28>)
 80057cc:	6a23      	ldr	r3, [r4, #32]
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	bf08      	it	eq
 80057d2:	462b      	moveq	r3, r5
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	4613      	mov	r3, r2
 80057d8:	460a      	mov	r2, r1
 80057da:	4601      	mov	r1, r0
 80057dc:	4620      	mov	r0, r4
 80057de:	f7ff ff71 	bl	80056c4 <_strtol_l.isra.0>
 80057e2:	b003      	add	sp, #12
 80057e4:	bd30      	pop	{r4, r5, pc}
 80057e6:	bf00      	nop
 80057e8:	20000214 	.word	0x20000214
 80057ec:	20000278 	.word	0x20000278

080057f0 <__locale_ctype_ptr_l>:
 80057f0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80057f4:	4770      	bx	lr
	...

080057f8 <__locale_ctype_ptr>:
 80057f8:	4b04      	ldr	r3, [pc, #16]	; (800580c <__locale_ctype_ptr+0x14>)
 80057fa:	4a05      	ldr	r2, [pc, #20]	; (8005810 <__locale_ctype_ptr+0x18>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	6a1b      	ldr	r3, [r3, #32]
 8005800:	2b00      	cmp	r3, #0
 8005802:	bf08      	it	eq
 8005804:	4613      	moveq	r3, r2
 8005806:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 800580a:	4770      	bx	lr
 800580c:	20000214 	.word	0x20000214
 8005810:	20000278 	.word	0x20000278

08005814 <__ascii_mbtowc>:
 8005814:	b082      	sub	sp, #8
 8005816:	b901      	cbnz	r1, 800581a <__ascii_mbtowc+0x6>
 8005818:	a901      	add	r1, sp, #4
 800581a:	b142      	cbz	r2, 800582e <__ascii_mbtowc+0x1a>
 800581c:	b14b      	cbz	r3, 8005832 <__ascii_mbtowc+0x1e>
 800581e:	7813      	ldrb	r3, [r2, #0]
 8005820:	600b      	str	r3, [r1, #0]
 8005822:	7812      	ldrb	r2, [r2, #0]
 8005824:	1c10      	adds	r0, r2, #0
 8005826:	bf18      	it	ne
 8005828:	2001      	movne	r0, #1
 800582a:	b002      	add	sp, #8
 800582c:	4770      	bx	lr
 800582e:	4610      	mov	r0, r2
 8005830:	e7fb      	b.n	800582a <__ascii_mbtowc+0x16>
 8005832:	f06f 0001 	mvn.w	r0, #1
 8005836:	e7f8      	b.n	800582a <__ascii_mbtowc+0x16>

08005838 <__ssputs_r>:
 8005838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800583c:	688e      	ldr	r6, [r1, #8]
 800583e:	4682      	mov	sl, r0
 8005840:	429e      	cmp	r6, r3
 8005842:	460c      	mov	r4, r1
 8005844:	4691      	mov	r9, r2
 8005846:	4698      	mov	r8, r3
 8005848:	d835      	bhi.n	80058b6 <__ssputs_r+0x7e>
 800584a:	898a      	ldrh	r2, [r1, #12]
 800584c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005850:	d031      	beq.n	80058b6 <__ssputs_r+0x7e>
 8005852:	2302      	movs	r3, #2
 8005854:	6825      	ldr	r5, [r4, #0]
 8005856:	6909      	ldr	r1, [r1, #16]
 8005858:	1a6f      	subs	r7, r5, r1
 800585a:	6965      	ldr	r5, [r4, #20]
 800585c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005860:	fb95 f5f3 	sdiv	r5, r5, r3
 8005864:	f108 0301 	add.w	r3, r8, #1
 8005868:	443b      	add	r3, r7
 800586a:	429d      	cmp	r5, r3
 800586c:	bf38      	it	cc
 800586e:	461d      	movcc	r5, r3
 8005870:	0553      	lsls	r3, r2, #21
 8005872:	d531      	bpl.n	80058d8 <__ssputs_r+0xa0>
 8005874:	4629      	mov	r1, r5
 8005876:	f000 fb49 	bl	8005f0c <_malloc_r>
 800587a:	4606      	mov	r6, r0
 800587c:	b950      	cbnz	r0, 8005894 <__ssputs_r+0x5c>
 800587e:	230c      	movs	r3, #12
 8005880:	f8ca 3000 	str.w	r3, [sl]
 8005884:	89a3      	ldrh	r3, [r4, #12]
 8005886:	f04f 30ff 	mov.w	r0, #4294967295
 800588a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800588e:	81a3      	strh	r3, [r4, #12]
 8005890:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005894:	463a      	mov	r2, r7
 8005896:	6921      	ldr	r1, [r4, #16]
 8005898:	f7ff fe90 	bl	80055bc <memcpy>
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80058a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80058a6:	81a3      	strh	r3, [r4, #12]
 80058a8:	6126      	str	r6, [r4, #16]
 80058aa:	443e      	add	r6, r7
 80058ac:	6026      	str	r6, [r4, #0]
 80058ae:	4646      	mov	r6, r8
 80058b0:	6165      	str	r5, [r4, #20]
 80058b2:	1bed      	subs	r5, r5, r7
 80058b4:	60a5      	str	r5, [r4, #8]
 80058b6:	4546      	cmp	r6, r8
 80058b8:	bf28      	it	cs
 80058ba:	4646      	movcs	r6, r8
 80058bc:	4649      	mov	r1, r9
 80058be:	4632      	mov	r2, r6
 80058c0:	6820      	ldr	r0, [r4, #0]
 80058c2:	f000 fabc 	bl	8005e3e <memmove>
 80058c6:	68a3      	ldr	r3, [r4, #8]
 80058c8:	2000      	movs	r0, #0
 80058ca:	1b9b      	subs	r3, r3, r6
 80058cc:	60a3      	str	r3, [r4, #8]
 80058ce:	6823      	ldr	r3, [r4, #0]
 80058d0:	441e      	add	r6, r3
 80058d2:	6026      	str	r6, [r4, #0]
 80058d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058d8:	462a      	mov	r2, r5
 80058da:	f000 fb75 	bl	8005fc8 <_realloc_r>
 80058de:	4606      	mov	r6, r0
 80058e0:	2800      	cmp	r0, #0
 80058e2:	d1e1      	bne.n	80058a8 <__ssputs_r+0x70>
 80058e4:	6921      	ldr	r1, [r4, #16]
 80058e6:	4650      	mov	r0, sl
 80058e8:	f000 fac4 	bl	8005e74 <_free_r>
 80058ec:	e7c7      	b.n	800587e <__ssputs_r+0x46>
	...

080058f0 <_svfiprintf_r>:
 80058f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058f4:	b09d      	sub	sp, #116	; 0x74
 80058f6:	9303      	str	r3, [sp, #12]
 80058f8:	898b      	ldrh	r3, [r1, #12]
 80058fa:	4680      	mov	r8, r0
 80058fc:	061c      	lsls	r4, r3, #24
 80058fe:	460d      	mov	r5, r1
 8005900:	4616      	mov	r6, r2
 8005902:	d50f      	bpl.n	8005924 <_svfiprintf_r+0x34>
 8005904:	690b      	ldr	r3, [r1, #16]
 8005906:	b96b      	cbnz	r3, 8005924 <_svfiprintf_r+0x34>
 8005908:	2140      	movs	r1, #64	; 0x40
 800590a:	f000 faff 	bl	8005f0c <_malloc_r>
 800590e:	6028      	str	r0, [r5, #0]
 8005910:	6128      	str	r0, [r5, #16]
 8005912:	b928      	cbnz	r0, 8005920 <_svfiprintf_r+0x30>
 8005914:	230c      	movs	r3, #12
 8005916:	f8c8 3000 	str.w	r3, [r8]
 800591a:	f04f 30ff 	mov.w	r0, #4294967295
 800591e:	e0c4      	b.n	8005aaa <_svfiprintf_r+0x1ba>
 8005920:	2340      	movs	r3, #64	; 0x40
 8005922:	616b      	str	r3, [r5, #20]
 8005924:	2300      	movs	r3, #0
 8005926:	9309      	str	r3, [sp, #36]	; 0x24
 8005928:	2320      	movs	r3, #32
 800592a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800592e:	2330      	movs	r3, #48	; 0x30
 8005930:	f04f 0b01 	mov.w	fp, #1
 8005934:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005938:	4637      	mov	r7, r6
 800593a:	463c      	mov	r4, r7
 800593c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8005940:	2b00      	cmp	r3, #0
 8005942:	d13c      	bne.n	80059be <_svfiprintf_r+0xce>
 8005944:	ebb7 0a06 	subs.w	sl, r7, r6
 8005948:	d00b      	beq.n	8005962 <_svfiprintf_r+0x72>
 800594a:	4653      	mov	r3, sl
 800594c:	4632      	mov	r2, r6
 800594e:	4629      	mov	r1, r5
 8005950:	4640      	mov	r0, r8
 8005952:	f7ff ff71 	bl	8005838 <__ssputs_r>
 8005956:	3001      	adds	r0, #1
 8005958:	f000 80a2 	beq.w	8005aa0 <_svfiprintf_r+0x1b0>
 800595c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800595e:	4453      	add	r3, sl
 8005960:	9309      	str	r3, [sp, #36]	; 0x24
 8005962:	783b      	ldrb	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	f000 809b 	beq.w	8005aa0 <_svfiprintf_r+0x1b0>
 800596a:	2300      	movs	r3, #0
 800596c:	f04f 32ff 	mov.w	r2, #4294967295
 8005970:	9304      	str	r3, [sp, #16]
 8005972:	9307      	str	r3, [sp, #28]
 8005974:	9205      	str	r2, [sp, #20]
 8005976:	9306      	str	r3, [sp, #24]
 8005978:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800597c:	931a      	str	r3, [sp, #104]	; 0x68
 800597e:	2205      	movs	r2, #5
 8005980:	7821      	ldrb	r1, [r4, #0]
 8005982:	4850      	ldr	r0, [pc, #320]	; (8005ac4 <_svfiprintf_r+0x1d4>)
 8005984:	f000 fa4d 	bl	8005e22 <memchr>
 8005988:	1c67      	adds	r7, r4, #1
 800598a:	9b04      	ldr	r3, [sp, #16]
 800598c:	b9d8      	cbnz	r0, 80059c6 <_svfiprintf_r+0xd6>
 800598e:	06d9      	lsls	r1, r3, #27
 8005990:	bf44      	itt	mi
 8005992:	2220      	movmi	r2, #32
 8005994:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005998:	071a      	lsls	r2, r3, #28
 800599a:	bf44      	itt	mi
 800599c:	222b      	movmi	r2, #43	; 0x2b
 800599e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80059a2:	7822      	ldrb	r2, [r4, #0]
 80059a4:	2a2a      	cmp	r2, #42	; 0x2a
 80059a6:	d016      	beq.n	80059d6 <_svfiprintf_r+0xe6>
 80059a8:	2100      	movs	r1, #0
 80059aa:	200a      	movs	r0, #10
 80059ac:	9a07      	ldr	r2, [sp, #28]
 80059ae:	4627      	mov	r7, r4
 80059b0:	783b      	ldrb	r3, [r7, #0]
 80059b2:	3401      	adds	r4, #1
 80059b4:	3b30      	subs	r3, #48	; 0x30
 80059b6:	2b09      	cmp	r3, #9
 80059b8:	d950      	bls.n	8005a5c <_svfiprintf_r+0x16c>
 80059ba:	b1c9      	cbz	r1, 80059f0 <_svfiprintf_r+0x100>
 80059bc:	e011      	b.n	80059e2 <_svfiprintf_r+0xf2>
 80059be:	2b25      	cmp	r3, #37	; 0x25
 80059c0:	d0c0      	beq.n	8005944 <_svfiprintf_r+0x54>
 80059c2:	4627      	mov	r7, r4
 80059c4:	e7b9      	b.n	800593a <_svfiprintf_r+0x4a>
 80059c6:	4a3f      	ldr	r2, [pc, #252]	; (8005ac4 <_svfiprintf_r+0x1d4>)
 80059c8:	463c      	mov	r4, r7
 80059ca:	1a80      	subs	r0, r0, r2
 80059cc:	fa0b f000 	lsl.w	r0, fp, r0
 80059d0:	4318      	orrs	r0, r3
 80059d2:	9004      	str	r0, [sp, #16]
 80059d4:	e7d3      	b.n	800597e <_svfiprintf_r+0x8e>
 80059d6:	9a03      	ldr	r2, [sp, #12]
 80059d8:	1d11      	adds	r1, r2, #4
 80059da:	6812      	ldr	r2, [r2, #0]
 80059dc:	9103      	str	r1, [sp, #12]
 80059de:	2a00      	cmp	r2, #0
 80059e0:	db01      	blt.n	80059e6 <_svfiprintf_r+0xf6>
 80059e2:	9207      	str	r2, [sp, #28]
 80059e4:	e004      	b.n	80059f0 <_svfiprintf_r+0x100>
 80059e6:	4252      	negs	r2, r2
 80059e8:	f043 0302 	orr.w	r3, r3, #2
 80059ec:	9207      	str	r2, [sp, #28]
 80059ee:	9304      	str	r3, [sp, #16]
 80059f0:	783b      	ldrb	r3, [r7, #0]
 80059f2:	2b2e      	cmp	r3, #46	; 0x2e
 80059f4:	d10d      	bne.n	8005a12 <_svfiprintf_r+0x122>
 80059f6:	787b      	ldrb	r3, [r7, #1]
 80059f8:	1c79      	adds	r1, r7, #1
 80059fa:	2b2a      	cmp	r3, #42	; 0x2a
 80059fc:	d132      	bne.n	8005a64 <_svfiprintf_r+0x174>
 80059fe:	9b03      	ldr	r3, [sp, #12]
 8005a00:	3702      	adds	r7, #2
 8005a02:	1d1a      	adds	r2, r3, #4
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	9203      	str	r2, [sp, #12]
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	bfb8      	it	lt
 8005a0c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005a10:	9305      	str	r3, [sp, #20]
 8005a12:	4c2d      	ldr	r4, [pc, #180]	; (8005ac8 <_svfiprintf_r+0x1d8>)
 8005a14:	2203      	movs	r2, #3
 8005a16:	7839      	ldrb	r1, [r7, #0]
 8005a18:	4620      	mov	r0, r4
 8005a1a:	f000 fa02 	bl	8005e22 <memchr>
 8005a1e:	b138      	cbz	r0, 8005a30 <_svfiprintf_r+0x140>
 8005a20:	2340      	movs	r3, #64	; 0x40
 8005a22:	1b00      	subs	r0, r0, r4
 8005a24:	fa03 f000 	lsl.w	r0, r3, r0
 8005a28:	9b04      	ldr	r3, [sp, #16]
 8005a2a:	3701      	adds	r7, #1
 8005a2c:	4303      	orrs	r3, r0
 8005a2e:	9304      	str	r3, [sp, #16]
 8005a30:	7839      	ldrb	r1, [r7, #0]
 8005a32:	2206      	movs	r2, #6
 8005a34:	4825      	ldr	r0, [pc, #148]	; (8005acc <_svfiprintf_r+0x1dc>)
 8005a36:	1c7e      	adds	r6, r7, #1
 8005a38:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005a3c:	f000 f9f1 	bl	8005e22 <memchr>
 8005a40:	2800      	cmp	r0, #0
 8005a42:	d035      	beq.n	8005ab0 <_svfiprintf_r+0x1c0>
 8005a44:	4b22      	ldr	r3, [pc, #136]	; (8005ad0 <_svfiprintf_r+0x1e0>)
 8005a46:	b9fb      	cbnz	r3, 8005a88 <_svfiprintf_r+0x198>
 8005a48:	9b03      	ldr	r3, [sp, #12]
 8005a4a:	3307      	adds	r3, #7
 8005a4c:	f023 0307 	bic.w	r3, r3, #7
 8005a50:	3308      	adds	r3, #8
 8005a52:	9303      	str	r3, [sp, #12]
 8005a54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a56:	444b      	add	r3, r9
 8005a58:	9309      	str	r3, [sp, #36]	; 0x24
 8005a5a:	e76d      	b.n	8005938 <_svfiprintf_r+0x48>
 8005a5c:	fb00 3202 	mla	r2, r0, r2, r3
 8005a60:	2101      	movs	r1, #1
 8005a62:	e7a4      	b.n	80059ae <_svfiprintf_r+0xbe>
 8005a64:	2300      	movs	r3, #0
 8005a66:	240a      	movs	r4, #10
 8005a68:	4618      	mov	r0, r3
 8005a6a:	9305      	str	r3, [sp, #20]
 8005a6c:	460f      	mov	r7, r1
 8005a6e:	783a      	ldrb	r2, [r7, #0]
 8005a70:	3101      	adds	r1, #1
 8005a72:	3a30      	subs	r2, #48	; 0x30
 8005a74:	2a09      	cmp	r2, #9
 8005a76:	d903      	bls.n	8005a80 <_svfiprintf_r+0x190>
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d0ca      	beq.n	8005a12 <_svfiprintf_r+0x122>
 8005a7c:	9005      	str	r0, [sp, #20]
 8005a7e:	e7c8      	b.n	8005a12 <_svfiprintf_r+0x122>
 8005a80:	fb04 2000 	mla	r0, r4, r0, r2
 8005a84:	2301      	movs	r3, #1
 8005a86:	e7f1      	b.n	8005a6c <_svfiprintf_r+0x17c>
 8005a88:	ab03      	add	r3, sp, #12
 8005a8a:	9300      	str	r3, [sp, #0]
 8005a8c:	462a      	mov	r2, r5
 8005a8e:	4b11      	ldr	r3, [pc, #68]	; (8005ad4 <_svfiprintf_r+0x1e4>)
 8005a90:	a904      	add	r1, sp, #16
 8005a92:	4640      	mov	r0, r8
 8005a94:	f3af 8000 	nop.w
 8005a98:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005a9c:	4681      	mov	r9, r0
 8005a9e:	d1d9      	bne.n	8005a54 <_svfiprintf_r+0x164>
 8005aa0:	89ab      	ldrh	r3, [r5, #12]
 8005aa2:	065b      	lsls	r3, r3, #25
 8005aa4:	f53f af39 	bmi.w	800591a <_svfiprintf_r+0x2a>
 8005aa8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005aaa:	b01d      	add	sp, #116	; 0x74
 8005aac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab0:	ab03      	add	r3, sp, #12
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	462a      	mov	r2, r5
 8005ab6:	4b07      	ldr	r3, [pc, #28]	; (8005ad4 <_svfiprintf_r+0x1e4>)
 8005ab8:	a904      	add	r1, sp, #16
 8005aba:	4640      	mov	r0, r8
 8005abc:	f000 f884 	bl	8005bc8 <_printf_i>
 8005ac0:	e7ea      	b.n	8005a98 <_svfiprintf_r+0x1a8>
 8005ac2:	bf00      	nop
 8005ac4:	08006836 	.word	0x08006836
 8005ac8:	0800683c 	.word	0x0800683c
 8005acc:	08006840 	.word	0x08006840
 8005ad0:	00000000 	.word	0x00000000
 8005ad4:	08005839 	.word	0x08005839

08005ad8 <_printf_common>:
 8005ad8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005adc:	4691      	mov	r9, r2
 8005ade:	461f      	mov	r7, r3
 8005ae0:	688a      	ldr	r2, [r1, #8]
 8005ae2:	690b      	ldr	r3, [r1, #16]
 8005ae4:	4606      	mov	r6, r0
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	bfb8      	it	lt
 8005aea:	4613      	movlt	r3, r2
 8005aec:	f8c9 3000 	str.w	r3, [r9]
 8005af0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005af4:	460c      	mov	r4, r1
 8005af6:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005afa:	b112      	cbz	r2, 8005b02 <_printf_common+0x2a>
 8005afc:	3301      	adds	r3, #1
 8005afe:	f8c9 3000 	str.w	r3, [r9]
 8005b02:	6823      	ldr	r3, [r4, #0]
 8005b04:	0699      	lsls	r1, r3, #26
 8005b06:	bf42      	ittt	mi
 8005b08:	f8d9 3000 	ldrmi.w	r3, [r9]
 8005b0c:	3302      	addmi	r3, #2
 8005b0e:	f8c9 3000 	strmi.w	r3, [r9]
 8005b12:	6825      	ldr	r5, [r4, #0]
 8005b14:	f015 0506 	ands.w	r5, r5, #6
 8005b18:	d107      	bne.n	8005b2a <_printf_common+0x52>
 8005b1a:	f104 0a19 	add.w	sl, r4, #25
 8005b1e:	68e3      	ldr	r3, [r4, #12]
 8005b20:	f8d9 2000 	ldr.w	r2, [r9]
 8005b24:	1a9b      	subs	r3, r3, r2
 8005b26:	429d      	cmp	r5, r3
 8005b28:	db2a      	blt.n	8005b80 <_printf_common+0xa8>
 8005b2a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8005b2e:	6822      	ldr	r2, [r4, #0]
 8005b30:	3300      	adds	r3, #0
 8005b32:	bf18      	it	ne
 8005b34:	2301      	movne	r3, #1
 8005b36:	0692      	lsls	r2, r2, #26
 8005b38:	d42f      	bmi.n	8005b9a <_printf_common+0xc2>
 8005b3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005b3e:	4639      	mov	r1, r7
 8005b40:	4630      	mov	r0, r6
 8005b42:	47c0      	blx	r8
 8005b44:	3001      	adds	r0, #1
 8005b46:	d022      	beq.n	8005b8e <_printf_common+0xb6>
 8005b48:	6823      	ldr	r3, [r4, #0]
 8005b4a:	68e5      	ldr	r5, [r4, #12]
 8005b4c:	f003 0306 	and.w	r3, r3, #6
 8005b50:	2b04      	cmp	r3, #4
 8005b52:	bf18      	it	ne
 8005b54:	2500      	movne	r5, #0
 8005b56:	f8d9 2000 	ldr.w	r2, [r9]
 8005b5a:	f04f 0900 	mov.w	r9, #0
 8005b5e:	bf08      	it	eq
 8005b60:	1aad      	subeq	r5, r5, r2
 8005b62:	68a3      	ldr	r3, [r4, #8]
 8005b64:	6922      	ldr	r2, [r4, #16]
 8005b66:	bf08      	it	eq
 8005b68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	bfc4      	itt	gt
 8005b70:	1a9b      	subgt	r3, r3, r2
 8005b72:	18ed      	addgt	r5, r5, r3
 8005b74:	341a      	adds	r4, #26
 8005b76:	454d      	cmp	r5, r9
 8005b78:	d11b      	bne.n	8005bb2 <_printf_common+0xda>
 8005b7a:	2000      	movs	r0, #0
 8005b7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b80:	2301      	movs	r3, #1
 8005b82:	4652      	mov	r2, sl
 8005b84:	4639      	mov	r1, r7
 8005b86:	4630      	mov	r0, r6
 8005b88:	47c0      	blx	r8
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	d103      	bne.n	8005b96 <_printf_common+0xbe>
 8005b8e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005b96:	3501      	adds	r5, #1
 8005b98:	e7c1      	b.n	8005b1e <_printf_common+0x46>
 8005b9a:	2030      	movs	r0, #48	; 0x30
 8005b9c:	18e1      	adds	r1, r4, r3
 8005b9e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005ba8:	4422      	add	r2, r4
 8005baa:	3302      	adds	r3, #2
 8005bac:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005bb0:	e7c3      	b.n	8005b3a <_printf_common+0x62>
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	4622      	mov	r2, r4
 8005bb6:	4639      	mov	r1, r7
 8005bb8:	4630      	mov	r0, r6
 8005bba:	47c0      	blx	r8
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d0e6      	beq.n	8005b8e <_printf_common+0xb6>
 8005bc0:	f109 0901 	add.w	r9, r9, #1
 8005bc4:	e7d7      	b.n	8005b76 <_printf_common+0x9e>
	...

08005bc8 <_printf_i>:
 8005bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005bcc:	4617      	mov	r7, r2
 8005bce:	7e0a      	ldrb	r2, [r1, #24]
 8005bd0:	b085      	sub	sp, #20
 8005bd2:	2a6e      	cmp	r2, #110	; 0x6e
 8005bd4:	4698      	mov	r8, r3
 8005bd6:	4606      	mov	r6, r0
 8005bd8:	460c      	mov	r4, r1
 8005bda:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005bdc:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8005be0:	f000 80bc 	beq.w	8005d5c <_printf_i+0x194>
 8005be4:	d81a      	bhi.n	8005c1c <_printf_i+0x54>
 8005be6:	2a63      	cmp	r2, #99	; 0x63
 8005be8:	d02e      	beq.n	8005c48 <_printf_i+0x80>
 8005bea:	d80a      	bhi.n	8005c02 <_printf_i+0x3a>
 8005bec:	2a00      	cmp	r2, #0
 8005bee:	f000 80c8 	beq.w	8005d82 <_printf_i+0x1ba>
 8005bf2:	2a58      	cmp	r2, #88	; 0x58
 8005bf4:	f000 808a 	beq.w	8005d0c <_printf_i+0x144>
 8005bf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005bfc:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8005c00:	e02a      	b.n	8005c58 <_printf_i+0x90>
 8005c02:	2a64      	cmp	r2, #100	; 0x64
 8005c04:	d001      	beq.n	8005c0a <_printf_i+0x42>
 8005c06:	2a69      	cmp	r2, #105	; 0x69
 8005c08:	d1f6      	bne.n	8005bf8 <_printf_i+0x30>
 8005c0a:	6821      	ldr	r1, [r4, #0]
 8005c0c:	681a      	ldr	r2, [r3, #0]
 8005c0e:	f011 0f80 	tst.w	r1, #128	; 0x80
 8005c12:	d023      	beq.n	8005c5c <_printf_i+0x94>
 8005c14:	1d11      	adds	r1, r2, #4
 8005c16:	6019      	str	r1, [r3, #0]
 8005c18:	6813      	ldr	r3, [r2, #0]
 8005c1a:	e027      	b.n	8005c6c <_printf_i+0xa4>
 8005c1c:	2a73      	cmp	r2, #115	; 0x73
 8005c1e:	f000 80b4 	beq.w	8005d8a <_printf_i+0x1c2>
 8005c22:	d808      	bhi.n	8005c36 <_printf_i+0x6e>
 8005c24:	2a6f      	cmp	r2, #111	; 0x6f
 8005c26:	d02a      	beq.n	8005c7e <_printf_i+0xb6>
 8005c28:	2a70      	cmp	r2, #112	; 0x70
 8005c2a:	d1e5      	bne.n	8005bf8 <_printf_i+0x30>
 8005c2c:	680a      	ldr	r2, [r1, #0]
 8005c2e:	f042 0220 	orr.w	r2, r2, #32
 8005c32:	600a      	str	r2, [r1, #0]
 8005c34:	e003      	b.n	8005c3e <_printf_i+0x76>
 8005c36:	2a75      	cmp	r2, #117	; 0x75
 8005c38:	d021      	beq.n	8005c7e <_printf_i+0xb6>
 8005c3a:	2a78      	cmp	r2, #120	; 0x78
 8005c3c:	d1dc      	bne.n	8005bf8 <_printf_i+0x30>
 8005c3e:	2278      	movs	r2, #120	; 0x78
 8005c40:	496f      	ldr	r1, [pc, #444]	; (8005e00 <_printf_i+0x238>)
 8005c42:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8005c46:	e064      	b.n	8005d12 <_printf_i+0x14a>
 8005c48:	681a      	ldr	r2, [r3, #0]
 8005c4a:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8005c4e:	1d11      	adds	r1, r2, #4
 8005c50:	6019      	str	r1, [r3, #0]
 8005c52:	6813      	ldr	r3, [r2, #0]
 8005c54:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e0a3      	b.n	8005da4 <_printf_i+0x1dc>
 8005c5c:	f011 0f40 	tst.w	r1, #64	; 0x40
 8005c60:	f102 0104 	add.w	r1, r2, #4
 8005c64:	6019      	str	r1, [r3, #0]
 8005c66:	d0d7      	beq.n	8005c18 <_printf_i+0x50>
 8005c68:	f9b2 3000 	ldrsh.w	r3, [r2]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	da03      	bge.n	8005c78 <_printf_i+0xb0>
 8005c70:	222d      	movs	r2, #45	; 0x2d
 8005c72:	425b      	negs	r3, r3
 8005c74:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8005c78:	4962      	ldr	r1, [pc, #392]	; (8005e04 <_printf_i+0x23c>)
 8005c7a:	220a      	movs	r2, #10
 8005c7c:	e017      	b.n	8005cae <_printf_i+0xe6>
 8005c7e:	6820      	ldr	r0, [r4, #0]
 8005c80:	6819      	ldr	r1, [r3, #0]
 8005c82:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005c86:	d003      	beq.n	8005c90 <_printf_i+0xc8>
 8005c88:	1d08      	adds	r0, r1, #4
 8005c8a:	6018      	str	r0, [r3, #0]
 8005c8c:	680b      	ldr	r3, [r1, #0]
 8005c8e:	e006      	b.n	8005c9e <_printf_i+0xd6>
 8005c90:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005c94:	f101 0004 	add.w	r0, r1, #4
 8005c98:	6018      	str	r0, [r3, #0]
 8005c9a:	d0f7      	beq.n	8005c8c <_printf_i+0xc4>
 8005c9c:	880b      	ldrh	r3, [r1, #0]
 8005c9e:	2a6f      	cmp	r2, #111	; 0x6f
 8005ca0:	bf14      	ite	ne
 8005ca2:	220a      	movne	r2, #10
 8005ca4:	2208      	moveq	r2, #8
 8005ca6:	4957      	ldr	r1, [pc, #348]	; (8005e04 <_printf_i+0x23c>)
 8005ca8:	2000      	movs	r0, #0
 8005caa:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8005cae:	6865      	ldr	r5, [r4, #4]
 8005cb0:	2d00      	cmp	r5, #0
 8005cb2:	60a5      	str	r5, [r4, #8]
 8005cb4:	f2c0 809c 	blt.w	8005df0 <_printf_i+0x228>
 8005cb8:	6820      	ldr	r0, [r4, #0]
 8005cba:	f020 0004 	bic.w	r0, r0, #4
 8005cbe:	6020      	str	r0, [r4, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d13f      	bne.n	8005d44 <_printf_i+0x17c>
 8005cc4:	2d00      	cmp	r5, #0
 8005cc6:	f040 8095 	bne.w	8005df4 <_printf_i+0x22c>
 8005cca:	4675      	mov	r5, lr
 8005ccc:	2a08      	cmp	r2, #8
 8005cce:	d10b      	bne.n	8005ce8 <_printf_i+0x120>
 8005cd0:	6823      	ldr	r3, [r4, #0]
 8005cd2:	07da      	lsls	r2, r3, #31
 8005cd4:	d508      	bpl.n	8005ce8 <_printf_i+0x120>
 8005cd6:	6923      	ldr	r3, [r4, #16]
 8005cd8:	6862      	ldr	r2, [r4, #4]
 8005cda:	429a      	cmp	r2, r3
 8005cdc:	bfde      	ittt	le
 8005cde:	2330      	movle	r3, #48	; 0x30
 8005ce0:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ce4:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ce8:	ebae 0305 	sub.w	r3, lr, r5
 8005cec:	6123      	str	r3, [r4, #16]
 8005cee:	f8cd 8000 	str.w	r8, [sp]
 8005cf2:	463b      	mov	r3, r7
 8005cf4:	aa03      	add	r2, sp, #12
 8005cf6:	4621      	mov	r1, r4
 8005cf8:	4630      	mov	r0, r6
 8005cfa:	f7ff feed 	bl	8005ad8 <_printf_common>
 8005cfe:	3001      	adds	r0, #1
 8005d00:	d155      	bne.n	8005dae <_printf_i+0x1e6>
 8005d02:	f04f 30ff 	mov.w	r0, #4294967295
 8005d06:	b005      	add	sp, #20
 8005d08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005d0c:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8005d10:	493c      	ldr	r1, [pc, #240]	; (8005e04 <_printf_i+0x23c>)
 8005d12:	6822      	ldr	r2, [r4, #0]
 8005d14:	6818      	ldr	r0, [r3, #0]
 8005d16:	f012 0f80 	tst.w	r2, #128	; 0x80
 8005d1a:	f100 0504 	add.w	r5, r0, #4
 8005d1e:	601d      	str	r5, [r3, #0]
 8005d20:	d001      	beq.n	8005d26 <_printf_i+0x15e>
 8005d22:	6803      	ldr	r3, [r0, #0]
 8005d24:	e002      	b.n	8005d2c <_printf_i+0x164>
 8005d26:	0655      	lsls	r5, r2, #25
 8005d28:	d5fb      	bpl.n	8005d22 <_printf_i+0x15a>
 8005d2a:	8803      	ldrh	r3, [r0, #0]
 8005d2c:	07d0      	lsls	r0, r2, #31
 8005d2e:	bf44      	itt	mi
 8005d30:	f042 0220 	orrmi.w	r2, r2, #32
 8005d34:	6022      	strmi	r2, [r4, #0]
 8005d36:	b91b      	cbnz	r3, 8005d40 <_printf_i+0x178>
 8005d38:	6822      	ldr	r2, [r4, #0]
 8005d3a:	f022 0220 	bic.w	r2, r2, #32
 8005d3e:	6022      	str	r2, [r4, #0]
 8005d40:	2210      	movs	r2, #16
 8005d42:	e7b1      	b.n	8005ca8 <_printf_i+0xe0>
 8005d44:	4675      	mov	r5, lr
 8005d46:	fbb3 f0f2 	udiv	r0, r3, r2
 8005d4a:	fb02 3310 	mls	r3, r2, r0, r3
 8005d4e:	5ccb      	ldrb	r3, [r1, r3]
 8005d50:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005d54:	4603      	mov	r3, r0
 8005d56:	2800      	cmp	r0, #0
 8005d58:	d1f5      	bne.n	8005d46 <_printf_i+0x17e>
 8005d5a:	e7b7      	b.n	8005ccc <_printf_i+0x104>
 8005d5c:	6808      	ldr	r0, [r1, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	f010 0f80 	tst.w	r0, #128	; 0x80
 8005d64:	6949      	ldr	r1, [r1, #20]
 8005d66:	d004      	beq.n	8005d72 <_printf_i+0x1aa>
 8005d68:	1d10      	adds	r0, r2, #4
 8005d6a:	6018      	str	r0, [r3, #0]
 8005d6c:	6813      	ldr	r3, [r2, #0]
 8005d6e:	6019      	str	r1, [r3, #0]
 8005d70:	e007      	b.n	8005d82 <_printf_i+0x1ba>
 8005d72:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d76:	f102 0004 	add.w	r0, r2, #4
 8005d7a:	6018      	str	r0, [r3, #0]
 8005d7c:	6813      	ldr	r3, [r2, #0]
 8005d7e:	d0f6      	beq.n	8005d6e <_printf_i+0x1a6>
 8005d80:	8019      	strh	r1, [r3, #0]
 8005d82:	2300      	movs	r3, #0
 8005d84:	4675      	mov	r5, lr
 8005d86:	6123      	str	r3, [r4, #16]
 8005d88:	e7b1      	b.n	8005cee <_printf_i+0x126>
 8005d8a:	681a      	ldr	r2, [r3, #0]
 8005d8c:	1d11      	adds	r1, r2, #4
 8005d8e:	6019      	str	r1, [r3, #0]
 8005d90:	6815      	ldr	r5, [r2, #0]
 8005d92:	2100      	movs	r1, #0
 8005d94:	6862      	ldr	r2, [r4, #4]
 8005d96:	4628      	mov	r0, r5
 8005d98:	f000 f843 	bl	8005e22 <memchr>
 8005d9c:	b108      	cbz	r0, 8005da2 <_printf_i+0x1da>
 8005d9e:	1b40      	subs	r0, r0, r5
 8005da0:	6060      	str	r0, [r4, #4]
 8005da2:	6863      	ldr	r3, [r4, #4]
 8005da4:	6123      	str	r3, [r4, #16]
 8005da6:	2300      	movs	r3, #0
 8005da8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005dac:	e79f      	b.n	8005cee <_printf_i+0x126>
 8005dae:	6923      	ldr	r3, [r4, #16]
 8005db0:	462a      	mov	r2, r5
 8005db2:	4639      	mov	r1, r7
 8005db4:	4630      	mov	r0, r6
 8005db6:	47c0      	blx	r8
 8005db8:	3001      	adds	r0, #1
 8005dba:	d0a2      	beq.n	8005d02 <_printf_i+0x13a>
 8005dbc:	6823      	ldr	r3, [r4, #0]
 8005dbe:	079b      	lsls	r3, r3, #30
 8005dc0:	d507      	bpl.n	8005dd2 <_printf_i+0x20a>
 8005dc2:	2500      	movs	r5, #0
 8005dc4:	f104 0919 	add.w	r9, r4, #25
 8005dc8:	68e3      	ldr	r3, [r4, #12]
 8005dca:	9a03      	ldr	r2, [sp, #12]
 8005dcc:	1a9b      	subs	r3, r3, r2
 8005dce:	429d      	cmp	r5, r3
 8005dd0:	db05      	blt.n	8005dde <_printf_i+0x216>
 8005dd2:	68e0      	ldr	r0, [r4, #12]
 8005dd4:	9b03      	ldr	r3, [sp, #12]
 8005dd6:	4298      	cmp	r0, r3
 8005dd8:	bfb8      	it	lt
 8005dda:	4618      	movlt	r0, r3
 8005ddc:	e793      	b.n	8005d06 <_printf_i+0x13e>
 8005dde:	2301      	movs	r3, #1
 8005de0:	464a      	mov	r2, r9
 8005de2:	4639      	mov	r1, r7
 8005de4:	4630      	mov	r0, r6
 8005de6:	47c0      	blx	r8
 8005de8:	3001      	adds	r0, #1
 8005dea:	d08a      	beq.n	8005d02 <_printf_i+0x13a>
 8005dec:	3501      	adds	r5, #1
 8005dee:	e7eb      	b.n	8005dc8 <_printf_i+0x200>
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d1a7      	bne.n	8005d44 <_printf_i+0x17c>
 8005df4:	780b      	ldrb	r3, [r1, #0]
 8005df6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005dfa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005dfe:	e765      	b.n	8005ccc <_printf_i+0x104>
 8005e00:	08006858 	.word	0x08006858
 8005e04:	08006847 	.word	0x08006847

08005e08 <__ascii_wctomb>:
 8005e08:	b149      	cbz	r1, 8005e1e <__ascii_wctomb+0x16>
 8005e0a:	2aff      	cmp	r2, #255	; 0xff
 8005e0c:	bf8b      	itete	hi
 8005e0e:	238a      	movhi	r3, #138	; 0x8a
 8005e10:	700a      	strbls	r2, [r1, #0]
 8005e12:	6003      	strhi	r3, [r0, #0]
 8005e14:	2001      	movls	r0, #1
 8005e16:	bf88      	it	hi
 8005e18:	f04f 30ff 	movhi.w	r0, #4294967295
 8005e1c:	4770      	bx	lr
 8005e1e:	4608      	mov	r0, r1
 8005e20:	4770      	bx	lr

08005e22 <memchr>:
 8005e22:	b510      	push	{r4, lr}
 8005e24:	b2c9      	uxtb	r1, r1
 8005e26:	4402      	add	r2, r0
 8005e28:	4290      	cmp	r0, r2
 8005e2a:	4603      	mov	r3, r0
 8005e2c:	d101      	bne.n	8005e32 <memchr+0x10>
 8005e2e:	2000      	movs	r0, #0
 8005e30:	bd10      	pop	{r4, pc}
 8005e32:	781c      	ldrb	r4, [r3, #0]
 8005e34:	3001      	adds	r0, #1
 8005e36:	428c      	cmp	r4, r1
 8005e38:	d1f6      	bne.n	8005e28 <memchr+0x6>
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	bd10      	pop	{r4, pc}

08005e3e <memmove>:
 8005e3e:	4288      	cmp	r0, r1
 8005e40:	b510      	push	{r4, lr}
 8005e42:	eb01 0302 	add.w	r3, r1, r2
 8005e46:	d803      	bhi.n	8005e50 <memmove+0x12>
 8005e48:	1e42      	subs	r2, r0, #1
 8005e4a:	4299      	cmp	r1, r3
 8005e4c:	d10c      	bne.n	8005e68 <memmove+0x2a>
 8005e4e:	bd10      	pop	{r4, pc}
 8005e50:	4298      	cmp	r0, r3
 8005e52:	d2f9      	bcs.n	8005e48 <memmove+0xa>
 8005e54:	1881      	adds	r1, r0, r2
 8005e56:	1ad2      	subs	r2, r2, r3
 8005e58:	42d3      	cmn	r3, r2
 8005e5a:	d100      	bne.n	8005e5e <memmove+0x20>
 8005e5c:	bd10      	pop	{r4, pc}
 8005e5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e62:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005e66:	e7f7      	b.n	8005e58 <memmove+0x1a>
 8005e68:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e6c:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005e70:	e7eb      	b.n	8005e4a <memmove+0xc>
	...

08005e74 <_free_r>:
 8005e74:	b538      	push	{r3, r4, r5, lr}
 8005e76:	4605      	mov	r5, r0
 8005e78:	2900      	cmp	r1, #0
 8005e7a:	d043      	beq.n	8005f04 <_free_r+0x90>
 8005e7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e80:	1f0c      	subs	r4, r1, #4
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	bfb8      	it	lt
 8005e86:	18e4      	addlt	r4, r4, r3
 8005e88:	f000 f8d4 	bl	8006034 <__malloc_lock>
 8005e8c:	4a1e      	ldr	r2, [pc, #120]	; (8005f08 <_free_r+0x94>)
 8005e8e:	6813      	ldr	r3, [r2, #0]
 8005e90:	4610      	mov	r0, r2
 8005e92:	b933      	cbnz	r3, 8005ea2 <_free_r+0x2e>
 8005e94:	6063      	str	r3, [r4, #4]
 8005e96:	6014      	str	r4, [r2, #0]
 8005e98:	4628      	mov	r0, r5
 8005e9a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e9e:	f000 b8ca 	b.w	8006036 <__malloc_unlock>
 8005ea2:	42a3      	cmp	r3, r4
 8005ea4:	d90b      	bls.n	8005ebe <_free_r+0x4a>
 8005ea6:	6821      	ldr	r1, [r4, #0]
 8005ea8:	1862      	adds	r2, r4, r1
 8005eaa:	4293      	cmp	r3, r2
 8005eac:	bf01      	itttt	eq
 8005eae:	681a      	ldreq	r2, [r3, #0]
 8005eb0:	685b      	ldreq	r3, [r3, #4]
 8005eb2:	1852      	addeq	r2, r2, r1
 8005eb4:	6022      	streq	r2, [r4, #0]
 8005eb6:	6063      	str	r3, [r4, #4]
 8005eb8:	6004      	str	r4, [r0, #0]
 8005eba:	e7ed      	b.n	8005e98 <_free_r+0x24>
 8005ebc:	4613      	mov	r3, r2
 8005ebe:	685a      	ldr	r2, [r3, #4]
 8005ec0:	b10a      	cbz	r2, 8005ec6 <_free_r+0x52>
 8005ec2:	42a2      	cmp	r2, r4
 8005ec4:	d9fa      	bls.n	8005ebc <_free_r+0x48>
 8005ec6:	6819      	ldr	r1, [r3, #0]
 8005ec8:	1858      	adds	r0, r3, r1
 8005eca:	42a0      	cmp	r0, r4
 8005ecc:	d10b      	bne.n	8005ee6 <_free_r+0x72>
 8005ece:	6820      	ldr	r0, [r4, #0]
 8005ed0:	4401      	add	r1, r0
 8005ed2:	1858      	adds	r0, r3, r1
 8005ed4:	4282      	cmp	r2, r0
 8005ed6:	6019      	str	r1, [r3, #0]
 8005ed8:	d1de      	bne.n	8005e98 <_free_r+0x24>
 8005eda:	6810      	ldr	r0, [r2, #0]
 8005edc:	6852      	ldr	r2, [r2, #4]
 8005ede:	4401      	add	r1, r0
 8005ee0:	6019      	str	r1, [r3, #0]
 8005ee2:	605a      	str	r2, [r3, #4]
 8005ee4:	e7d8      	b.n	8005e98 <_free_r+0x24>
 8005ee6:	d902      	bls.n	8005eee <_free_r+0x7a>
 8005ee8:	230c      	movs	r3, #12
 8005eea:	602b      	str	r3, [r5, #0]
 8005eec:	e7d4      	b.n	8005e98 <_free_r+0x24>
 8005eee:	6820      	ldr	r0, [r4, #0]
 8005ef0:	1821      	adds	r1, r4, r0
 8005ef2:	428a      	cmp	r2, r1
 8005ef4:	bf01      	itttt	eq
 8005ef6:	6811      	ldreq	r1, [r2, #0]
 8005ef8:	6852      	ldreq	r2, [r2, #4]
 8005efa:	1809      	addeq	r1, r1, r0
 8005efc:	6021      	streq	r1, [r4, #0]
 8005efe:	6062      	str	r2, [r4, #4]
 8005f00:	605c      	str	r4, [r3, #4]
 8005f02:	e7c9      	b.n	8005e98 <_free_r+0x24>
 8005f04:	bd38      	pop	{r3, r4, r5, pc}
 8005f06:	bf00      	nop
 8005f08:	20000a98 	.word	0x20000a98

08005f0c <_malloc_r>:
 8005f0c:	b570      	push	{r4, r5, r6, lr}
 8005f0e:	1ccd      	adds	r5, r1, #3
 8005f10:	f025 0503 	bic.w	r5, r5, #3
 8005f14:	3508      	adds	r5, #8
 8005f16:	2d0c      	cmp	r5, #12
 8005f18:	bf38      	it	cc
 8005f1a:	250c      	movcc	r5, #12
 8005f1c:	2d00      	cmp	r5, #0
 8005f1e:	4606      	mov	r6, r0
 8005f20:	db01      	blt.n	8005f26 <_malloc_r+0x1a>
 8005f22:	42a9      	cmp	r1, r5
 8005f24:	d903      	bls.n	8005f2e <_malloc_r+0x22>
 8005f26:	230c      	movs	r3, #12
 8005f28:	6033      	str	r3, [r6, #0]
 8005f2a:	2000      	movs	r0, #0
 8005f2c:	bd70      	pop	{r4, r5, r6, pc}
 8005f2e:	f000 f881 	bl	8006034 <__malloc_lock>
 8005f32:	4a23      	ldr	r2, [pc, #140]	; (8005fc0 <_malloc_r+0xb4>)
 8005f34:	6814      	ldr	r4, [r2, #0]
 8005f36:	4621      	mov	r1, r4
 8005f38:	b991      	cbnz	r1, 8005f60 <_malloc_r+0x54>
 8005f3a:	4c22      	ldr	r4, [pc, #136]	; (8005fc4 <_malloc_r+0xb8>)
 8005f3c:	6823      	ldr	r3, [r4, #0]
 8005f3e:	b91b      	cbnz	r3, 8005f48 <_malloc_r+0x3c>
 8005f40:	4630      	mov	r0, r6
 8005f42:	f000 f867 	bl	8006014 <_sbrk_r>
 8005f46:	6020      	str	r0, [r4, #0]
 8005f48:	4629      	mov	r1, r5
 8005f4a:	4630      	mov	r0, r6
 8005f4c:	f000 f862 	bl	8006014 <_sbrk_r>
 8005f50:	1c43      	adds	r3, r0, #1
 8005f52:	d126      	bne.n	8005fa2 <_malloc_r+0x96>
 8005f54:	230c      	movs	r3, #12
 8005f56:	4630      	mov	r0, r6
 8005f58:	6033      	str	r3, [r6, #0]
 8005f5a:	f000 f86c 	bl	8006036 <__malloc_unlock>
 8005f5e:	e7e4      	b.n	8005f2a <_malloc_r+0x1e>
 8005f60:	680b      	ldr	r3, [r1, #0]
 8005f62:	1b5b      	subs	r3, r3, r5
 8005f64:	d41a      	bmi.n	8005f9c <_malloc_r+0x90>
 8005f66:	2b0b      	cmp	r3, #11
 8005f68:	d90f      	bls.n	8005f8a <_malloc_r+0x7e>
 8005f6a:	600b      	str	r3, [r1, #0]
 8005f6c:	18cc      	adds	r4, r1, r3
 8005f6e:	50cd      	str	r5, [r1, r3]
 8005f70:	4630      	mov	r0, r6
 8005f72:	f000 f860 	bl	8006036 <__malloc_unlock>
 8005f76:	f104 000b 	add.w	r0, r4, #11
 8005f7a:	1d23      	adds	r3, r4, #4
 8005f7c:	f020 0007 	bic.w	r0, r0, #7
 8005f80:	1ac3      	subs	r3, r0, r3
 8005f82:	d01b      	beq.n	8005fbc <_malloc_r+0xb0>
 8005f84:	425a      	negs	r2, r3
 8005f86:	50e2      	str	r2, [r4, r3]
 8005f88:	bd70      	pop	{r4, r5, r6, pc}
 8005f8a:	428c      	cmp	r4, r1
 8005f8c:	bf0b      	itete	eq
 8005f8e:	6863      	ldreq	r3, [r4, #4]
 8005f90:	684b      	ldrne	r3, [r1, #4]
 8005f92:	6013      	streq	r3, [r2, #0]
 8005f94:	6063      	strne	r3, [r4, #4]
 8005f96:	bf18      	it	ne
 8005f98:	460c      	movne	r4, r1
 8005f9a:	e7e9      	b.n	8005f70 <_malloc_r+0x64>
 8005f9c:	460c      	mov	r4, r1
 8005f9e:	6849      	ldr	r1, [r1, #4]
 8005fa0:	e7ca      	b.n	8005f38 <_malloc_r+0x2c>
 8005fa2:	1cc4      	adds	r4, r0, #3
 8005fa4:	f024 0403 	bic.w	r4, r4, #3
 8005fa8:	42a0      	cmp	r0, r4
 8005faa:	d005      	beq.n	8005fb8 <_malloc_r+0xac>
 8005fac:	1a21      	subs	r1, r4, r0
 8005fae:	4630      	mov	r0, r6
 8005fb0:	f000 f830 	bl	8006014 <_sbrk_r>
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d0cd      	beq.n	8005f54 <_malloc_r+0x48>
 8005fb8:	6025      	str	r5, [r4, #0]
 8005fba:	e7d9      	b.n	8005f70 <_malloc_r+0x64>
 8005fbc:	bd70      	pop	{r4, r5, r6, pc}
 8005fbe:	bf00      	nop
 8005fc0:	20000a98 	.word	0x20000a98
 8005fc4:	20000a9c 	.word	0x20000a9c

08005fc8 <_realloc_r>:
 8005fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005fca:	4607      	mov	r7, r0
 8005fcc:	4614      	mov	r4, r2
 8005fce:	460e      	mov	r6, r1
 8005fd0:	b921      	cbnz	r1, 8005fdc <_realloc_r+0x14>
 8005fd2:	4611      	mov	r1, r2
 8005fd4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005fd8:	f7ff bf98 	b.w	8005f0c <_malloc_r>
 8005fdc:	b922      	cbnz	r2, 8005fe8 <_realloc_r+0x20>
 8005fde:	f7ff ff49 	bl	8005e74 <_free_r>
 8005fe2:	4625      	mov	r5, r4
 8005fe4:	4628      	mov	r0, r5
 8005fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fe8:	f000 f826 	bl	8006038 <_malloc_usable_size_r>
 8005fec:	4284      	cmp	r4, r0
 8005fee:	d90f      	bls.n	8006010 <_realloc_r+0x48>
 8005ff0:	4621      	mov	r1, r4
 8005ff2:	4638      	mov	r0, r7
 8005ff4:	f7ff ff8a 	bl	8005f0c <_malloc_r>
 8005ff8:	4605      	mov	r5, r0
 8005ffa:	2800      	cmp	r0, #0
 8005ffc:	d0f2      	beq.n	8005fe4 <_realloc_r+0x1c>
 8005ffe:	4631      	mov	r1, r6
 8006000:	4622      	mov	r2, r4
 8006002:	f7ff fadb 	bl	80055bc <memcpy>
 8006006:	4631      	mov	r1, r6
 8006008:	4638      	mov	r0, r7
 800600a:	f7ff ff33 	bl	8005e74 <_free_r>
 800600e:	e7e9      	b.n	8005fe4 <_realloc_r+0x1c>
 8006010:	4635      	mov	r5, r6
 8006012:	e7e7      	b.n	8005fe4 <_realloc_r+0x1c>

08006014 <_sbrk_r>:
 8006014:	b538      	push	{r3, r4, r5, lr}
 8006016:	2300      	movs	r3, #0
 8006018:	4c05      	ldr	r4, [pc, #20]	; (8006030 <_sbrk_r+0x1c>)
 800601a:	4605      	mov	r5, r0
 800601c:	4608      	mov	r0, r1
 800601e:	6023      	str	r3, [r4, #0]
 8006020:	f000 f814 	bl	800604c <_sbrk>
 8006024:	1c43      	adds	r3, r0, #1
 8006026:	d102      	bne.n	800602e <_sbrk_r+0x1a>
 8006028:	6823      	ldr	r3, [r4, #0]
 800602a:	b103      	cbz	r3, 800602e <_sbrk_r+0x1a>
 800602c:	602b      	str	r3, [r5, #0]
 800602e:	bd38      	pop	{r3, r4, r5, pc}
 8006030:	20000d6c 	.word	0x20000d6c

08006034 <__malloc_lock>:
 8006034:	4770      	bx	lr

08006036 <__malloc_unlock>:
 8006036:	4770      	bx	lr

08006038 <_malloc_usable_size_r>:
 8006038:	f851 0c04 	ldr.w	r0, [r1, #-4]
 800603c:	2800      	cmp	r0, #0
 800603e:	f1a0 0004 	sub.w	r0, r0, #4
 8006042:	bfbc      	itt	lt
 8006044:	580b      	ldrlt	r3, [r1, r0]
 8006046:	18c0      	addlt	r0, r0, r3
 8006048:	4770      	bx	lr
	...

0800604c <_sbrk>:
 800604c:	4b04      	ldr	r3, [pc, #16]	; (8006060 <_sbrk+0x14>)
 800604e:	4602      	mov	r2, r0
 8006050:	6819      	ldr	r1, [r3, #0]
 8006052:	b909      	cbnz	r1, 8006058 <_sbrk+0xc>
 8006054:	4903      	ldr	r1, [pc, #12]	; (8006064 <_sbrk+0x18>)
 8006056:	6019      	str	r1, [r3, #0]
 8006058:	6818      	ldr	r0, [r3, #0]
 800605a:	4402      	add	r2, r0
 800605c:	601a      	str	r2, [r3, #0]
 800605e:	4770      	bx	lr
 8006060:	20000aa0 	.word	0x20000aa0
 8006064:	20000d70 	.word	0x20000d70

08006068 <_init>:
 8006068:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800606a:	bf00      	nop
 800606c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800606e:	bc08      	pop	{r3}
 8006070:	469e      	mov	lr, r3
 8006072:	4770      	bx	lr

08006074 <_fini>:
 8006074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006076:	bf00      	nop
 8006078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800607a:	bc08      	pop	{r3}
 800607c:	469e      	mov	lr, r3
 800607e:	4770      	bx	lr
