.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* NEOMOTE_1_UART_MOTE_IntClock */
.set NEOMOTE_1_UART_MOTE_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set NEOMOTE_1_UART_MOTE_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set NEOMOTE_1_UART_MOTE_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set NEOMOTE_1_UART_MOTE_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set NEOMOTE_1_UART_MOTE_IntClock__INDEX, 0x02
.set NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set NEOMOTE_1_UART_MOTE_IntClock__PM_ACT_MSK, 0x04
.set NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set NEOMOTE_1_UART_MOTE_IntClock__PM_STBY_MSK, 0x04

/* NEOMOTE_1_UART_MOTE_BUART */
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB14_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB14_ST_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB14_ST_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB14_ST
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB14_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB14_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB14_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__MASK, 0x08
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__3__POS, 3
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__MASK, 0x10
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__4__POS, 4
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__MASK, 0x20
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__5__POS, 5
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK, 0x38
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB11_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB11_ST
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__MASK, 0x01
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__0__POS, 0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__MASK, 0x02
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__1__POS, 1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__MASK, 0x04
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__2__POS, 2
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__MASK, 0x08
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__3__POS, 3
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK, 0x0F
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set NEOMOTE_1_UART_MOTE_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1

/* uart_ultrasonic_IntClock */
.set uart_ultrasonic_IntClock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set uart_ultrasonic_IntClock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set uart_ultrasonic_IntClock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set uart_ultrasonic_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set uart_ultrasonic_IntClock__INDEX, 0x04
.set uart_ultrasonic_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set uart_ultrasonic_IntClock__PM_ACT_MSK, 0x10
.set uart_ultrasonic_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set uart_ultrasonic_IntClock__PM_STBY_MSK, 0x10

/* NEOMOTE_1_External_VRef */
.set NEOMOTE_1_External_VRef__0__MASK, 0x20
.set NEOMOTE_1_External_VRef__0__PC, CYREG_PRT3_PC5
.set NEOMOTE_1_External_VRef__0__PORT, 3
.set NEOMOTE_1_External_VRef__0__SHIFT, 5
.set NEOMOTE_1_External_VRef__AG, CYREG_PRT3_AG
.set NEOMOTE_1_External_VRef__AMUX, CYREG_PRT3_AMUX
.set NEOMOTE_1_External_VRef__BIE, CYREG_PRT3_BIE
.set NEOMOTE_1_External_VRef__BIT_MASK, CYREG_PRT3_BIT_MASK
.set NEOMOTE_1_External_VRef__BYP, CYREG_PRT3_BYP
.set NEOMOTE_1_External_VRef__CTL, CYREG_PRT3_CTL
.set NEOMOTE_1_External_VRef__DM0, CYREG_PRT3_DM0
.set NEOMOTE_1_External_VRef__DM1, CYREG_PRT3_DM1
.set NEOMOTE_1_External_VRef__DM2, CYREG_PRT3_DM2
.set NEOMOTE_1_External_VRef__DR, CYREG_PRT3_DR
.set NEOMOTE_1_External_VRef__INP_DIS, CYREG_PRT3_INP_DIS
.set NEOMOTE_1_External_VRef__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set NEOMOTE_1_External_VRef__LCD_EN, CYREG_PRT3_LCD_EN
.set NEOMOTE_1_External_VRef__MASK, 0x20
.set NEOMOTE_1_External_VRef__PORT, 3
.set NEOMOTE_1_External_VRef__PRT, CYREG_PRT3_PRT
.set NEOMOTE_1_External_VRef__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set NEOMOTE_1_External_VRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set NEOMOTE_1_External_VRef__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set NEOMOTE_1_External_VRef__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set NEOMOTE_1_External_VRef__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set NEOMOTE_1_External_VRef__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set NEOMOTE_1_External_VRef__PS, CYREG_PRT3_PS
.set NEOMOTE_1_External_VRef__SHIFT, 5
.set NEOMOTE_1_External_VRef__SLW, CYREG_PRT3_SLW

/* NEOMOTE_1_I2C_0_I2C_IRQ */
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_MASK, 0x8000
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_NUMBER, 15
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_NUM, 7
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEOMOTE_1_I2C_0_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_SD_Card_Power */
.set NEOMOTE_1_SD_Card_Power__0__MASK, 0x01
.set NEOMOTE_1_SD_Card_Power__0__PC, CYREG_PRT2_PC0
.set NEOMOTE_1_SD_Card_Power__0__PORT, 2
.set NEOMOTE_1_SD_Card_Power__0__SHIFT, 0
.set NEOMOTE_1_SD_Card_Power__AG, CYREG_PRT2_AG
.set NEOMOTE_1_SD_Card_Power__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_SD_Card_Power__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_SD_Card_Power__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_SD_Card_Power__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_SD_Card_Power__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_SD_Card_Power__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_SD_Card_Power__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_SD_Card_Power__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_SD_Card_Power__DR, CYREG_PRT2_DR
.set NEOMOTE_1_SD_Card_Power__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_SD_Card_Power__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_SD_Card_Power__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_SD_Card_Power__MASK, 0x01
.set NEOMOTE_1_SD_Card_Power__PORT, 2
.set NEOMOTE_1_SD_Card_Power__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_SD_Card_Power__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_SD_Card_Power__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_SD_Card_Power__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_SD_Card_Power__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_SD_Card_Power__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_SD_Card_Power__PS, CYREG_PRT2_PS
.set NEOMOTE_1_SD_Card_Power__SHIFT, 0
.set NEOMOTE_1_SD_Card_Power__SLW, CYREG_PRT2_SLW

/* isr_byte_ultrasonic_rx */
.set isr_byte_ultrasonic_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_byte_ultrasonic_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_byte_ultrasonic_rx__INTC_MASK, 0x40
.set isr_byte_ultrasonic_rx__INTC_NUMBER, 6
.set isr_byte_ultrasonic_rx__INTC_PRIOR_NUM, 7
.set isr_byte_ultrasonic_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_byte_ultrasonic_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_byte_ultrasonic_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_I2C_0_I2C_FF */
.set NEOMOTE_1_I2C_0_I2C_FF__ADR, CYREG_I2C_ADR
.set NEOMOTE_1_I2C_0_I2C_FF__CFG, CYREG_I2C_CFG
.set NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set NEOMOTE_1_I2C_0_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set NEOMOTE_1_I2C_0_I2C_FF__CSR, CYREG_I2C_CSR
.set NEOMOTE_1_I2C_0_I2C_FF__D, CYREG_I2C_D
.set NEOMOTE_1_I2C_0_I2C_FF__MCSR, CYREG_I2C_MCSR
.set NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set NEOMOTE_1_I2C_0_I2C_FF__PM_ACT_MSK, 0x04
.set NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set NEOMOTE_1_I2C_0_I2C_FF__PM_STBY_MSK, 0x04
.set NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set NEOMOTE_1_I2C_0_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set NEOMOTE_1_I2C_0_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set NEOMOTE_1_I2C_0_I2C_FF__XCFG, CYREG_I2C_XCFG

/* NEOMOTE_1_isr_rtc_int1 */
.set NEOMOTE_1_isr_rtc_int1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEOMOTE_1_isr_rtc_int1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEOMOTE_1_isr_rtc_int1__INTC_MASK, 0x20
.set NEOMOTE_1_isr_rtc_int1__INTC_NUMBER, 5
.set NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_NUM, 7
.set NEOMOTE_1_isr_rtc_int1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set NEOMOTE_1_isr_rtc_int1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEOMOTE_1_isr_rtc_int1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_NEO_RTC_INT1 */
.set NEOMOTE_1_NEO_RTC_INT1__0__MASK, 0x40
.set NEOMOTE_1_NEO_RTC_INT1__0__PC, CYREG_PRT1_PC6
.set NEOMOTE_1_NEO_RTC_INT1__0__PORT, 1
.set NEOMOTE_1_NEO_RTC_INT1__0__SHIFT, 6
.set NEOMOTE_1_NEO_RTC_INT1__AG, CYREG_PRT1_AG
.set NEOMOTE_1_NEO_RTC_INT1__AMUX, CYREG_PRT1_AMUX
.set NEOMOTE_1_NEO_RTC_INT1__BIE, CYREG_PRT1_BIE
.set NEOMOTE_1_NEO_RTC_INT1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set NEOMOTE_1_NEO_RTC_INT1__BYP, CYREG_PRT1_BYP
.set NEOMOTE_1_NEO_RTC_INT1__CTL, CYREG_PRT1_CTL
.set NEOMOTE_1_NEO_RTC_INT1__DM0, CYREG_PRT1_DM0
.set NEOMOTE_1_NEO_RTC_INT1__DM1, CYREG_PRT1_DM1
.set NEOMOTE_1_NEO_RTC_INT1__DM2, CYREG_PRT1_DM2
.set NEOMOTE_1_NEO_RTC_INT1__DR, CYREG_PRT1_DR
.set NEOMOTE_1_NEO_RTC_INT1__INP_DIS, CYREG_PRT1_INP_DIS
.set NEOMOTE_1_NEO_RTC_INT1__INTSTAT, CYREG_PICU1_INTSTAT
.set NEOMOTE_1_NEO_RTC_INT1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set NEOMOTE_1_NEO_RTC_INT1__LCD_EN, CYREG_PRT1_LCD_EN
.set NEOMOTE_1_NEO_RTC_INT1__MASK, 0x40
.set NEOMOTE_1_NEO_RTC_INT1__PORT, 1
.set NEOMOTE_1_NEO_RTC_INT1__PRT, CYREG_PRT1_PRT
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set NEOMOTE_1_NEO_RTC_INT1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set NEOMOTE_1_NEO_RTC_INT1__PS, CYREG_PRT1_PS
.set NEOMOTE_1_NEO_RTC_INT1__SHIFT, 6
.set NEOMOTE_1_NEO_RTC_INT1__SLW, CYREG_PRT1_SLW
.set NEOMOTE_1_NEO_RTC_INT1__SNAP, CYREG_PICU1_SNAP

/* ultrasonic_voltage_pin */
.set ultrasonic_voltage_pin__0__MASK, 0x04
.set ultrasonic_voltage_pin__0__PC, CYREG_PRT0_PC2
.set ultrasonic_voltage_pin__0__PORT, 0
.set ultrasonic_voltage_pin__0__SHIFT, 2
.set ultrasonic_voltage_pin__AG, CYREG_PRT0_AG
.set ultrasonic_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set ultrasonic_voltage_pin__BIE, CYREG_PRT0_BIE
.set ultrasonic_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ultrasonic_voltage_pin__BYP, CYREG_PRT0_BYP
.set ultrasonic_voltage_pin__CTL, CYREG_PRT0_CTL
.set ultrasonic_voltage_pin__DM0, CYREG_PRT0_DM0
.set ultrasonic_voltage_pin__DM1, CYREG_PRT0_DM1
.set ultrasonic_voltage_pin__DM2, CYREG_PRT0_DM2
.set ultrasonic_voltage_pin__DR, CYREG_PRT0_DR
.set ultrasonic_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set ultrasonic_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ultrasonic_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set ultrasonic_voltage_pin__MASK, 0x04
.set ultrasonic_voltage_pin__PORT, 0
.set ultrasonic_voltage_pin__PRT, CYREG_PRT0_PRT
.set ultrasonic_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ultrasonic_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ultrasonic_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ultrasonic_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ultrasonic_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ultrasonic_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ultrasonic_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ultrasonic_voltage_pin__PS, CYREG_PRT0_PS
.set ultrasonic_voltage_pin__SHIFT, 2
.set ultrasonic_voltage_pin__SLW, CYREG_PRT0_SLW

/* NEOMOTE_1_isr_RX_RTSn */
.set NEOMOTE_1_isr_RX_RTSn__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEOMOTE_1_isr_RX_RTSn__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEOMOTE_1_isr_RX_RTSn__INTC_MASK, 0x10
.set NEOMOTE_1_isr_RX_RTSn__INTC_NUMBER, 4
.set NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_NUM, 7
.set NEOMOTE_1_isr_RX_RTSn__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set NEOMOTE_1_isr_RX_RTSn__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEOMOTE_1_isr_RX_RTSn__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_RTC_Crystal */
.set NEOMOTE_1_RTC_Crystal__0__MASK, 0x08
.set NEOMOTE_1_RTC_Crystal__0__PC, CYREG_IO_PC_PRT15_PC3
.set NEOMOTE_1_RTC_Crystal__0__PORT, 15
.set NEOMOTE_1_RTC_Crystal__0__SHIFT, 3
.set NEOMOTE_1_RTC_Crystal__AG, CYREG_PRT15_AG
.set NEOMOTE_1_RTC_Crystal__AMUX, CYREG_PRT15_AMUX
.set NEOMOTE_1_RTC_Crystal__BIE, CYREG_PRT15_BIE
.set NEOMOTE_1_RTC_Crystal__BIT_MASK, CYREG_PRT15_BIT_MASK
.set NEOMOTE_1_RTC_Crystal__BYP, CYREG_PRT15_BYP
.set NEOMOTE_1_RTC_Crystal__CTL, CYREG_PRT15_CTL
.set NEOMOTE_1_RTC_Crystal__DM0, CYREG_PRT15_DM0
.set NEOMOTE_1_RTC_Crystal__DM1, CYREG_PRT15_DM1
.set NEOMOTE_1_RTC_Crystal__DM2, CYREG_PRT15_DM2
.set NEOMOTE_1_RTC_Crystal__DR, CYREG_PRT15_DR
.set NEOMOTE_1_RTC_Crystal__INP_DIS, CYREG_PRT15_INP_DIS
.set NEOMOTE_1_RTC_Crystal__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set NEOMOTE_1_RTC_Crystal__LCD_EN, CYREG_PRT15_LCD_EN
.set NEOMOTE_1_RTC_Crystal__MASK, 0x08
.set NEOMOTE_1_RTC_Crystal__PORT, 15
.set NEOMOTE_1_RTC_Crystal__PRT, CYREG_PRT15_PRT
.set NEOMOTE_1_RTC_Crystal__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set NEOMOTE_1_RTC_Crystal__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set NEOMOTE_1_RTC_Crystal__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set NEOMOTE_1_RTC_Crystal__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set NEOMOTE_1_RTC_Crystal__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set NEOMOTE_1_RTC_Crystal__PS, CYREG_PRT15_PS
.set NEOMOTE_1_RTC_Crystal__SHIFT, 3
.set NEOMOTE_1_RTC_Crystal__SLW, CYREG_PRT15_SLW

/* uart_solinst_IntClock */
.set uart_solinst_IntClock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set uart_solinst_IntClock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set uart_solinst_IntClock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set uart_solinst_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set uart_solinst_IntClock__INDEX, 0x05
.set uart_solinst_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set uart_solinst_IntClock__PM_ACT_MSK, 0x20
.set uart_solinst_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set uart_solinst_IntClock__PM_STBY_MSK, 0x20

/* uart_ultrasonic_BUART */
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set uart_ultrasonic_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB02_A0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB02_A1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB02_D0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB02_D1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB02_F0
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB02_F1
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set uart_ultrasonic_BUART_sRX_RxSts__3__MASK, 0x08
.set uart_ultrasonic_BUART_sRX_RxSts__3__POS, 3
.set uart_ultrasonic_BUART_sRX_RxSts__4__MASK, 0x10
.set uart_ultrasonic_BUART_sRX_RxSts__4__POS, 4
.set uart_ultrasonic_BUART_sRX_RxSts__5__MASK, 0x20
.set uart_ultrasonic_BUART_sRX_RxSts__5__POS, 5
.set uart_ultrasonic_BUART_sRX_RxSts__MASK, 0x38
.set uart_ultrasonic_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB02_MSK
.set uart_ultrasonic_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set uart_ultrasonic_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB02_ST
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB09_A0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB09_A1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB09_D0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB09_D1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB09_F0
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB09_F1
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set uart_ultrasonic_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set uart_ultrasonic_BUART_sTX_TxSts__0__MASK, 0x01
.set uart_ultrasonic_BUART_sTX_TxSts__0__POS, 0
.set uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set uart_ultrasonic_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set uart_ultrasonic_BUART_sTX_TxSts__1__MASK, 0x02
.set uart_ultrasonic_BUART_sTX_TxSts__1__POS, 1
.set uart_ultrasonic_BUART_sTX_TxSts__2__MASK, 0x04
.set uart_ultrasonic_BUART_sTX_TxSts__2__POS, 2
.set uart_ultrasonic_BUART_sTX_TxSts__3__MASK, 0x08
.set uart_ultrasonic_BUART_sTX_TxSts__3__POS, 3
.set uart_ultrasonic_BUART_sTX_TxSts__MASK, 0x0F
.set uart_ultrasonic_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set uart_ultrasonic_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set uart_ultrasonic_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set uart_ultrasonic_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set uart_ultrasonic_BUART_sTX_TxSts__STATUS_CNT_REG, CYREG_B0_UDB09_ST_CTL
.set uart_ultrasonic_BUART_sTX_TxSts__STATUS_CONTROL_REG, CYREG_B0_UDB09_ST_CTL
.set uart_ultrasonic_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB11_A0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB11_A1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB11_D0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB11_D1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB11_F0
.set uart_ultrasonic_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB11_F1

/* emFile_1_SPI0_BSPIM */
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB00_MSK
.set emFile_1_SPI0_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB00_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB00_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB00_ST
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB00_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB00_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set emFile_1_SPI0_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set emFile_1_SPI0_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB00_MSK
.set emFile_1_SPI0_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set emFile_1_SPI0_BSPIM_RxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_RxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_RxStsReg__5__MASK, 0x20
.set emFile_1_SPI0_BSPIM_RxStsReg__5__POS, 5
.set emFile_1_SPI0_BSPIM_RxStsReg__6__MASK, 0x40
.set emFile_1_SPI0_BSPIM_RxStsReg__6__POS, 6
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK, 0x70
.set emFile_1_SPI0_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB03_MSK
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set emFile_1_SPI0_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB03_ST
.set emFile_1_SPI0_BSPIM_TxStsReg__0__MASK, 0x01
.set emFile_1_SPI0_BSPIM_TxStsReg__0__POS, 0
.set emFile_1_SPI0_BSPIM_TxStsReg__1__MASK, 0x02
.set emFile_1_SPI0_BSPIM_TxStsReg__1__POS, 1
.set emFile_1_SPI0_BSPIM_TxStsReg__2__MASK, 0x04
.set emFile_1_SPI0_BSPIM_TxStsReg__2__POS, 2
.set emFile_1_SPI0_BSPIM_TxStsReg__3__MASK, 0x08
.set emFile_1_SPI0_BSPIM_TxStsReg__3__POS, 3
.set emFile_1_SPI0_BSPIM_TxStsReg__4__MASK, 0x10
.set emFile_1_SPI0_BSPIM_TxStsReg__4__POS, 4
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK, 0x1F
.set emFile_1_SPI0_BSPIM_TxStsReg__MASK_REG, CYREG_B0_UDB15_MSK
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set emFile_1_SPI0_BSPIM_TxStsReg__STATUS_REG, CYREG_B0_UDB15_ST
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B0_UDB12_A0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B0_UDB12_A1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B0_UDB12_D0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B0_UDB12_D1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B0_UDB12_F0
.set emFile_1_SPI0_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B0_UDB12_F1

/* isr_solinst_byte_rx */
.set isr_solinst_byte_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_solinst_byte_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_solinst_byte_rx__INTC_MASK, 0x80
.set isr_solinst_byte_rx__INTC_NUMBER, 7
.set isr_solinst_byte_rx__INTC_PRIOR_NUM, 7
.set isr_solinst_byte_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_solinst_byte_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_solinst_byte_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_I2C_0_SCL */
.set NEOMOTE_1_I2C_0_SCL__0__MASK, 0x10
.set NEOMOTE_1_I2C_0_SCL__0__PC, CYREG_PRT12_PC4
.set NEOMOTE_1_I2C_0_SCL__0__PORT, 12
.set NEOMOTE_1_I2C_0_SCL__0__SHIFT, 4
.set NEOMOTE_1_I2C_0_SCL__AG, CYREG_PRT12_AG
.set NEOMOTE_1_I2C_0_SCL__BIE, CYREG_PRT12_BIE
.set NEOMOTE_1_I2C_0_SCL__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NEOMOTE_1_I2C_0_SCL__BYP, CYREG_PRT12_BYP
.set NEOMOTE_1_I2C_0_SCL__DM0, CYREG_PRT12_DM0
.set NEOMOTE_1_I2C_0_SCL__DM1, CYREG_PRT12_DM1
.set NEOMOTE_1_I2C_0_SCL__DM2, CYREG_PRT12_DM2
.set NEOMOTE_1_I2C_0_SCL__DR, CYREG_PRT12_DR
.set NEOMOTE_1_I2C_0_SCL__INP_DIS, CYREG_PRT12_INP_DIS
.set NEOMOTE_1_I2C_0_SCL__MASK, 0x10
.set NEOMOTE_1_I2C_0_SCL__PORT, 12
.set NEOMOTE_1_I2C_0_SCL__PRT, CYREG_PRT12_PRT
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NEOMOTE_1_I2C_0_SCL__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NEOMOTE_1_I2C_0_SCL__PS, CYREG_PRT12_PS
.set NEOMOTE_1_I2C_0_SCL__SHIFT, 4
.set NEOMOTE_1_I2C_0_SCL__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NEOMOTE_1_I2C_0_SCL__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NEOMOTE_1_I2C_0_SCL__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NEOMOTE_1_I2C_0_SCL__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NEOMOTE_1_I2C_0_SCL__SLW, CYREG_PRT12_SLW

/* NEOMOTE_1_I2C_0_SDA */
.set NEOMOTE_1_I2C_0_SDA__0__MASK, 0x20
.set NEOMOTE_1_I2C_0_SDA__0__PC, CYREG_PRT12_PC5
.set NEOMOTE_1_I2C_0_SDA__0__PORT, 12
.set NEOMOTE_1_I2C_0_SDA__0__SHIFT, 5
.set NEOMOTE_1_I2C_0_SDA__AG, CYREG_PRT12_AG
.set NEOMOTE_1_I2C_0_SDA__BIE, CYREG_PRT12_BIE
.set NEOMOTE_1_I2C_0_SDA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set NEOMOTE_1_I2C_0_SDA__BYP, CYREG_PRT12_BYP
.set NEOMOTE_1_I2C_0_SDA__DM0, CYREG_PRT12_DM0
.set NEOMOTE_1_I2C_0_SDA__DM1, CYREG_PRT12_DM1
.set NEOMOTE_1_I2C_0_SDA__DM2, CYREG_PRT12_DM2
.set NEOMOTE_1_I2C_0_SDA__DR, CYREG_PRT12_DR
.set NEOMOTE_1_I2C_0_SDA__INP_DIS, CYREG_PRT12_INP_DIS
.set NEOMOTE_1_I2C_0_SDA__MASK, 0x20
.set NEOMOTE_1_I2C_0_SDA__PORT, 12
.set NEOMOTE_1_I2C_0_SDA__PRT, CYREG_PRT12_PRT
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set NEOMOTE_1_I2C_0_SDA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set NEOMOTE_1_I2C_0_SDA__PS, CYREG_PRT12_PS
.set NEOMOTE_1_I2C_0_SDA__SHIFT, 5
.set NEOMOTE_1_I2C_0_SDA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set NEOMOTE_1_I2C_0_SDA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set NEOMOTE_1_I2C_0_SDA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set NEOMOTE_1_I2C_0_SDA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set NEOMOTE_1_I2C_0_SDA__SLW, CYREG_PRT12_SLW

/* ControlReg_Solinst */
.set ControlReg_Solinst_Sync_ctrl_reg__0__MASK, 0x01
.set ControlReg_Solinst_Sync_ctrl_reg__0__POS, 0
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set ControlReg_Solinst_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set ControlReg_Solinst_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set ControlReg_Solinst_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set ControlReg_Solinst_Sync_ctrl_reg__MASK, 0x01
.set ControlReg_Solinst_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set ControlReg_Solinst_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK
.set ControlReg_Solinst_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* NEOMOTE_1_RTC_Int2 */
.set NEOMOTE_1_RTC_Int2__0__MASK, 0x80
.set NEOMOTE_1_RTC_Int2__0__PC, CYREG_PRT1_PC7
.set NEOMOTE_1_RTC_Int2__0__PORT, 1
.set NEOMOTE_1_RTC_Int2__0__SHIFT, 7
.set NEOMOTE_1_RTC_Int2__AG, CYREG_PRT1_AG
.set NEOMOTE_1_RTC_Int2__AMUX, CYREG_PRT1_AMUX
.set NEOMOTE_1_RTC_Int2__BIE, CYREG_PRT1_BIE
.set NEOMOTE_1_RTC_Int2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set NEOMOTE_1_RTC_Int2__BYP, CYREG_PRT1_BYP
.set NEOMOTE_1_RTC_Int2__CTL, CYREG_PRT1_CTL
.set NEOMOTE_1_RTC_Int2__DM0, CYREG_PRT1_DM0
.set NEOMOTE_1_RTC_Int2__DM1, CYREG_PRT1_DM1
.set NEOMOTE_1_RTC_Int2__DM2, CYREG_PRT1_DM2
.set NEOMOTE_1_RTC_Int2__DR, CYREG_PRT1_DR
.set NEOMOTE_1_RTC_Int2__INP_DIS, CYREG_PRT1_INP_DIS
.set NEOMOTE_1_RTC_Int2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set NEOMOTE_1_RTC_Int2__LCD_EN, CYREG_PRT1_LCD_EN
.set NEOMOTE_1_RTC_Int2__MASK, 0x80
.set NEOMOTE_1_RTC_Int2__PORT, 1
.set NEOMOTE_1_RTC_Int2__PRT, CYREG_PRT1_PRT
.set NEOMOTE_1_RTC_Int2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set NEOMOTE_1_RTC_Int2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set NEOMOTE_1_RTC_Int2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set NEOMOTE_1_RTC_Int2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set NEOMOTE_1_RTC_Int2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set NEOMOTE_1_RTC_Int2__PS, CYREG_PRT1_PS
.set NEOMOTE_1_RTC_Int2__SHIFT, 7
.set NEOMOTE_1_RTC_Int2__SLW, CYREG_PRT1_SLW

/* NEOMOTE_1_RX_CTS_n */
.set NEOMOTE_1_RX_CTS_n__0__MASK, 0x04
.set NEOMOTE_1_RX_CTS_n__0__PC, CYREG_PRT2_PC2
.set NEOMOTE_1_RX_CTS_n__0__PORT, 2
.set NEOMOTE_1_RX_CTS_n__0__SHIFT, 2
.set NEOMOTE_1_RX_CTS_n__AG, CYREG_PRT2_AG
.set NEOMOTE_1_RX_CTS_n__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_RX_CTS_n__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_RX_CTS_n__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_RX_CTS_n__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_RX_CTS_n__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_RX_CTS_n__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_RX_CTS_n__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_RX_CTS_n__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_RX_CTS_n__DR, CYREG_PRT2_DR
.set NEOMOTE_1_RX_CTS_n__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_RX_CTS_n__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_RX_CTS_n__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_RX_CTS_n__MASK, 0x04
.set NEOMOTE_1_RX_CTS_n__PORT, 2
.set NEOMOTE_1_RX_CTS_n__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_RX_CTS_n__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_RX_CTS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_RX_CTS_n__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_RX_CTS_n__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_RX_CTS_n__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_RX_CTS_n__PS, CYREG_PRT2_PS
.set NEOMOTE_1_RX_CTS_n__SHIFT, 2
.set NEOMOTE_1_RX_CTS_n__SLW, CYREG_PRT2_SLW

/* NEOMOTE_1_RX_RTS_n */
.set NEOMOTE_1_RX_RTS_n__0__MASK, 0x01
.set NEOMOTE_1_RX_RTS_n__0__PC, CYREG_PRT0_PC0
.set NEOMOTE_1_RX_RTS_n__0__PORT, 0
.set NEOMOTE_1_RX_RTS_n__0__SHIFT, 0
.set NEOMOTE_1_RX_RTS_n__AG, CYREG_PRT0_AG
.set NEOMOTE_1_RX_RTS_n__AMUX, CYREG_PRT0_AMUX
.set NEOMOTE_1_RX_RTS_n__BIE, CYREG_PRT0_BIE
.set NEOMOTE_1_RX_RTS_n__BIT_MASK, CYREG_PRT0_BIT_MASK
.set NEOMOTE_1_RX_RTS_n__BYP, CYREG_PRT0_BYP
.set NEOMOTE_1_RX_RTS_n__CTL, CYREG_PRT0_CTL
.set NEOMOTE_1_RX_RTS_n__DM0, CYREG_PRT0_DM0
.set NEOMOTE_1_RX_RTS_n__DM1, CYREG_PRT0_DM1
.set NEOMOTE_1_RX_RTS_n__DM2, CYREG_PRT0_DM2
.set NEOMOTE_1_RX_RTS_n__DR, CYREG_PRT0_DR
.set NEOMOTE_1_RX_RTS_n__INP_DIS, CYREG_PRT0_INP_DIS
.set NEOMOTE_1_RX_RTS_n__INTSTAT, CYREG_PICU0_INTSTAT
.set NEOMOTE_1_RX_RTS_n__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set NEOMOTE_1_RX_RTS_n__LCD_EN, CYREG_PRT0_LCD_EN
.set NEOMOTE_1_RX_RTS_n__MASK, 0x01
.set NEOMOTE_1_RX_RTS_n__PORT, 0
.set NEOMOTE_1_RX_RTS_n__PRT, CYREG_PRT0_PRT
.set NEOMOTE_1_RX_RTS_n__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set NEOMOTE_1_RX_RTS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set NEOMOTE_1_RX_RTS_n__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set NEOMOTE_1_RX_RTS_n__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set NEOMOTE_1_RX_RTS_n__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set NEOMOTE_1_RX_RTS_n__PS, CYREG_PRT0_PS
.set NEOMOTE_1_RX_RTS_n__SHIFT, 0
.set NEOMOTE_1_RX_RTS_n__SLW, CYREG_PRT0_SLW
.set NEOMOTE_1_RX_RTS_n__SNAP, CYREG_PICU0_SNAP

/* NEOMOTE_1_TX_CTS_n */
.set NEOMOTE_1_TX_CTS_n__0__MASK, 0x20
.set NEOMOTE_1_TX_CTS_n__0__PC, CYREG_PRT2_PC5
.set NEOMOTE_1_TX_CTS_n__0__PORT, 2
.set NEOMOTE_1_TX_CTS_n__0__SHIFT, 5
.set NEOMOTE_1_TX_CTS_n__AG, CYREG_PRT2_AG
.set NEOMOTE_1_TX_CTS_n__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_TX_CTS_n__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_TX_CTS_n__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_TX_CTS_n__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_TX_CTS_n__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_TX_CTS_n__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_TX_CTS_n__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_TX_CTS_n__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_TX_CTS_n__DR, CYREG_PRT2_DR
.set NEOMOTE_1_TX_CTS_n__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_TX_CTS_n__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_TX_CTS_n__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_TX_CTS_n__MASK, 0x20
.set NEOMOTE_1_TX_CTS_n__PORT, 2
.set NEOMOTE_1_TX_CTS_n__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_TX_CTS_n__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_TX_CTS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_TX_CTS_n__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_TX_CTS_n__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_TX_CTS_n__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_TX_CTS_n__PS, CYREG_PRT2_PS
.set NEOMOTE_1_TX_CTS_n__SHIFT, 5
.set NEOMOTE_1_TX_CTS_n__SLW, CYREG_PRT2_SLW

/* NEOMOTE_1_TX_RTS_n */
.set NEOMOTE_1_TX_RTS_n__0__MASK, 0x40
.set NEOMOTE_1_TX_RTS_n__0__PC, CYREG_PRT2_PC6
.set NEOMOTE_1_TX_RTS_n__0__PORT, 2
.set NEOMOTE_1_TX_RTS_n__0__SHIFT, 6
.set NEOMOTE_1_TX_RTS_n__AG, CYREG_PRT2_AG
.set NEOMOTE_1_TX_RTS_n__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_TX_RTS_n__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_TX_RTS_n__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_TX_RTS_n__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_TX_RTS_n__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_TX_RTS_n__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_TX_RTS_n__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_TX_RTS_n__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_TX_RTS_n__DR, CYREG_PRT2_DR
.set NEOMOTE_1_TX_RTS_n__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_TX_RTS_n__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_TX_RTS_n__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_TX_RTS_n__MASK, 0x40
.set NEOMOTE_1_TX_RTS_n__PORT, 2
.set NEOMOTE_1_TX_RTS_n__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_TX_RTS_n__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_TX_RTS_n__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_TX_RTS_n__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_TX_RTS_n__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_TX_RTS_n__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_TX_RTS_n__PS, CYREG_PRT2_PS
.set NEOMOTE_1_TX_RTS_n__SHIFT, 6
.set NEOMOTE_1_TX_RTS_n__SLW, CYREG_PRT2_SLW

/* uart_solinst_BUART */
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__MASK, 0x20
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__5__POS, 5
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__MASK, 0x40
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__6__POS, 6
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__MASK, 0x80
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__7__POS, 7
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB06_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK, 0xE0
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB06_MSK
.set uart_solinst_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set uart_solinst_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set uart_solinst_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set uart_solinst_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set uart_solinst_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set uart_solinst_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set uart_solinst_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set uart_solinst_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set uart_solinst_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set uart_solinst_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set uart_solinst_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB06_A0
.set uart_solinst_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB06_A1
.set uart_solinst_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set uart_solinst_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB06_D0
.set uart_solinst_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB06_D1
.set uart_solinst_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set uart_solinst_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set uart_solinst_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB06_F0
.set uart_solinst_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB06_F1
.set uart_solinst_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set uart_solinst_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set uart_solinst_BUART_sRX_RxSts__0__MASK, 0x01
.set uart_solinst_BUART_sRX_RxSts__0__POS, 0
.set uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set uart_solinst_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set uart_solinst_BUART_sRX_RxSts__3__MASK, 0x08
.set uart_solinst_BUART_sRX_RxSts__3__POS, 3
.set uart_solinst_BUART_sRX_RxSts__4__MASK, 0x10
.set uart_solinst_BUART_sRX_RxSts__4__POS, 4
.set uart_solinst_BUART_sRX_RxSts__5__MASK, 0x20
.set uart_solinst_BUART_sRX_RxSts__5__POS, 5
.set uart_solinst_BUART_sRX_RxSts__6__MASK, 0x40
.set uart_solinst_BUART_sRX_RxSts__6__POS, 6
.set uart_solinst_BUART_sRX_RxSts__MASK, 0x79
.set uart_solinst_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB05_MSK
.set uart_solinst_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set uart_solinst_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB05_ST
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set uart_solinst_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set uart_solinst_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set uart_solinst_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB04_A0
.set uart_solinst_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB04_A1
.set uart_solinst_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set uart_solinst_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB04_D0
.set uart_solinst_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB04_D1
.set uart_solinst_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set uart_solinst_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set uart_solinst_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB04_F0
.set uart_solinst_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB04_F1
.set uart_solinst_BUART_sTX_TxSts__0__MASK, 0x01
.set uart_solinst_BUART_sTX_TxSts__0__POS, 0
.set uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set uart_solinst_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set uart_solinst_BUART_sTX_TxSts__1__MASK, 0x02
.set uart_solinst_BUART_sTX_TxSts__1__POS, 1
.set uart_solinst_BUART_sTX_TxSts__2__MASK, 0x04
.set uart_solinst_BUART_sTX_TxSts__2__POS, 2
.set uart_solinst_BUART_sTX_TxSts__3__MASK, 0x08
.set uart_solinst_BUART_sTX_TxSts__3__POS, 3
.set uart_solinst_BUART_sTX_TxSts__MASK, 0x0F
.set uart_solinst_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set uart_solinst_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set uart_solinst_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set uart_solinst_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1

/* ultrasonic_uart_rx */
.set ultrasonic_uart_rx__0__MASK, 0x02
.set ultrasonic_uart_rx__0__PC, CYREG_PRT0_PC1
.set ultrasonic_uart_rx__0__PORT, 0
.set ultrasonic_uart_rx__0__SHIFT, 1
.set ultrasonic_uart_rx__AG, CYREG_PRT0_AG
.set ultrasonic_uart_rx__AMUX, CYREG_PRT0_AMUX
.set ultrasonic_uart_rx__BIE, CYREG_PRT0_BIE
.set ultrasonic_uart_rx__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ultrasonic_uart_rx__BYP, CYREG_PRT0_BYP
.set ultrasonic_uart_rx__CTL, CYREG_PRT0_CTL
.set ultrasonic_uart_rx__DM0, CYREG_PRT0_DM0
.set ultrasonic_uart_rx__DM1, CYREG_PRT0_DM1
.set ultrasonic_uart_rx__DM2, CYREG_PRT0_DM2
.set ultrasonic_uart_rx__DR, CYREG_PRT0_DR
.set ultrasonic_uart_rx__INP_DIS, CYREG_PRT0_INP_DIS
.set ultrasonic_uart_rx__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ultrasonic_uart_rx__LCD_EN, CYREG_PRT0_LCD_EN
.set ultrasonic_uart_rx__MASK, 0x02
.set ultrasonic_uart_rx__PORT, 0
.set ultrasonic_uart_rx__PRT, CYREG_PRT0_PRT
.set ultrasonic_uart_rx__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ultrasonic_uart_rx__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ultrasonic_uart_rx__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ultrasonic_uart_rx__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ultrasonic_uart_rx__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ultrasonic_uart_rx__PS, CYREG_PRT0_PS
.set ultrasonic_uart_rx__SHIFT, 1
.set ultrasonic_uart_rx__SLW, CYREG_PRT0_SLW

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x01
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* modem_voltage_pin */
.set modem_voltage_pin__0__MASK, 0x20
.set modem_voltage_pin__0__PC, CYREG_PRT0_PC5
.set modem_voltage_pin__0__PORT, 0
.set modem_voltage_pin__0__SHIFT, 5
.set modem_voltage_pin__AG, CYREG_PRT0_AG
.set modem_voltage_pin__AMUX, CYREG_PRT0_AMUX
.set modem_voltage_pin__BIE, CYREG_PRT0_BIE
.set modem_voltage_pin__BIT_MASK, CYREG_PRT0_BIT_MASK
.set modem_voltage_pin__BYP, CYREG_PRT0_BYP
.set modem_voltage_pin__CTL, CYREG_PRT0_CTL
.set modem_voltage_pin__DM0, CYREG_PRT0_DM0
.set modem_voltage_pin__DM1, CYREG_PRT0_DM1
.set modem_voltage_pin__DM2, CYREG_PRT0_DM2
.set modem_voltage_pin__DR, CYREG_PRT0_DR
.set modem_voltage_pin__INP_DIS, CYREG_PRT0_INP_DIS
.set modem_voltage_pin__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set modem_voltage_pin__LCD_EN, CYREG_PRT0_LCD_EN
.set modem_voltage_pin__MASK, 0x20
.set modem_voltage_pin__PORT, 0
.set modem_voltage_pin__PRT, CYREG_PRT0_PRT
.set modem_voltage_pin__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set modem_voltage_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set modem_voltage_pin__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set modem_voltage_pin__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set modem_voltage_pin__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set modem_voltage_pin__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set modem_voltage_pin__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set modem_voltage_pin__PS, CYREG_PRT0_PS
.set modem_voltage_pin__SHIFT, 5
.set modem_voltage_pin__SLW, CYREG_PRT0_SLW

/* solinst_power_pin */
.set solinst_power_pin__0__MASK, 0x08
.set solinst_power_pin__0__PC, CYREG_PRT12_PC3
.set solinst_power_pin__0__PORT, 12
.set solinst_power_pin__0__SHIFT, 3
.set solinst_power_pin__AG, CYREG_PRT12_AG
.set solinst_power_pin__BIE, CYREG_PRT12_BIE
.set solinst_power_pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set solinst_power_pin__BYP, CYREG_PRT12_BYP
.set solinst_power_pin__DM0, CYREG_PRT12_DM0
.set solinst_power_pin__DM1, CYREG_PRT12_DM1
.set solinst_power_pin__DM2, CYREG_PRT12_DM2
.set solinst_power_pin__DR, CYREG_PRT12_DR
.set solinst_power_pin__INP_DIS, CYREG_PRT12_INP_DIS
.set solinst_power_pin__MASK, 0x08
.set solinst_power_pin__PORT, 12
.set solinst_power_pin__PRT, CYREG_PRT12_PRT
.set solinst_power_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set solinst_power_pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set solinst_power_pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set solinst_power_pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set solinst_power_pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set solinst_power_pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set solinst_power_pin__PS, CYREG_PRT12_PS
.set solinst_power_pin__SHIFT, 3
.set solinst_power_pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set solinst_power_pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set solinst_power_pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set solinst_power_pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set solinst_power_pin__SLW, CYREG_PRT12_SLW

/* ADC_SAR_1_Bypass */
.set ADC_SAR_1_Bypass__0__MASK, 0x10
.set ADC_SAR_1_Bypass__0__PC, CYREG_PRT0_PC4
.set ADC_SAR_1_Bypass__0__PORT, 0
.set ADC_SAR_1_Bypass__0__SHIFT, 4
.set ADC_SAR_1_Bypass__AG, CYREG_PRT0_AG
.set ADC_SAR_1_Bypass__AMUX, CYREG_PRT0_AMUX
.set ADC_SAR_1_Bypass__BIE, CYREG_PRT0_BIE
.set ADC_SAR_1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set ADC_SAR_1_Bypass__BYP, CYREG_PRT0_BYP
.set ADC_SAR_1_Bypass__CTL, CYREG_PRT0_CTL
.set ADC_SAR_1_Bypass__DM0, CYREG_PRT0_DM0
.set ADC_SAR_1_Bypass__DM1, CYREG_PRT0_DM1
.set ADC_SAR_1_Bypass__DM2, CYREG_PRT0_DM2
.set ADC_SAR_1_Bypass__DR, CYREG_PRT0_DR
.set ADC_SAR_1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set ADC_SAR_1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set ADC_SAR_1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set ADC_SAR_1_Bypass__MASK, 0x10
.set ADC_SAR_1_Bypass__PORT, 0
.set ADC_SAR_1_Bypass__PRT, CYREG_PRT0_PRT
.set ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set ADC_SAR_1_Bypass__PS, CYREG_PRT0_PS
.set ADC_SAR_1_Bypass__SHIFT, 4
.set ADC_SAR_1_Bypass__SLW, CYREG_PRT0_SLW

/* ControlReg_Modem */
.set ControlReg_Modem_Sync_ctrl_reg__0__MASK, 0x01
.set ControlReg_Modem_Sync_ctrl_reg__0__POS, 0
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set ControlReg_Modem_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set ControlReg_Modem_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set ControlReg_Modem_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set ControlReg_Modem_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ControlReg_Modem_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB09_CTL
.set ControlReg_Modem_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set ControlReg_Modem_Sync_ctrl_reg__MASK, 0x01
.set ControlReg_Modem_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set ControlReg_Modem_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set ControlReg_Modem_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL

/* emFile_1_Clock_1 */
.set emFile_1_Clock_1__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set emFile_1_Clock_1__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set emFile_1_Clock_1__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set emFile_1_Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set emFile_1_Clock_1__INDEX, 0x00
.set emFile_1_Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set emFile_1_Clock_1__PM_ACT_MSK, 0x01
.set emFile_1_Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set emFile_1_Clock_1__PM_STBY_MSK, 0x01

/* emFile_1_SPI0_CS */
.set emFile_1_SPI0_CS__0__MASK, 0x01
.set emFile_1_SPI0_CS__0__PC, CYREG_PRT6_PC0
.set emFile_1_SPI0_CS__0__PORT, 6
.set emFile_1_SPI0_CS__0__SHIFT, 0
.set emFile_1_SPI0_CS__AG, CYREG_PRT6_AG
.set emFile_1_SPI0_CS__AMUX, CYREG_PRT6_AMUX
.set emFile_1_SPI0_CS__BIE, CYREG_PRT6_BIE
.set emFile_1_SPI0_CS__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_1_SPI0_CS__BYP, CYREG_PRT6_BYP
.set emFile_1_SPI0_CS__CTL, CYREG_PRT6_CTL
.set emFile_1_SPI0_CS__DM0, CYREG_PRT6_DM0
.set emFile_1_SPI0_CS__DM1, CYREG_PRT6_DM1
.set emFile_1_SPI0_CS__DM2, CYREG_PRT6_DM2
.set emFile_1_SPI0_CS__DR, CYREG_PRT6_DR
.set emFile_1_SPI0_CS__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_1_SPI0_CS__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_1_SPI0_CS__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_1_SPI0_CS__MASK, 0x01
.set emFile_1_SPI0_CS__PORT, 6
.set emFile_1_SPI0_CS__PRT, CYREG_PRT6_PRT
.set emFile_1_SPI0_CS__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_1_SPI0_CS__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_1_SPI0_CS__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_1_SPI0_CS__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_1_SPI0_CS__PS, CYREG_PRT6_PS
.set emFile_1_SPI0_CS__SHIFT, 0
.set emFile_1_SPI0_CS__SLW, CYREG_PRT6_SLW

/* NEOMOTE_1_isr_RX */
.set NEOMOTE_1_isr_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set NEOMOTE_1_isr_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set NEOMOTE_1_isr_RX__INTC_MASK, 0x02
.set NEOMOTE_1_isr_RX__INTC_NUMBER, 1
.set NEOMOTE_1_isr_RX__INTC_PRIOR_NUM, 7
.set NEOMOTE_1_isr_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set NEOMOTE_1_isr_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set NEOMOTE_1_isr_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_RX_Pin */
.set NEOMOTE_1_RX_Pin__0__MASK, 0x02
.set NEOMOTE_1_RX_Pin__0__PC, CYREG_PRT2_PC1
.set NEOMOTE_1_RX_Pin__0__PORT, 2
.set NEOMOTE_1_RX_Pin__0__SHIFT, 1
.set NEOMOTE_1_RX_Pin__AG, CYREG_PRT2_AG
.set NEOMOTE_1_RX_Pin__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_RX_Pin__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_RX_Pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_RX_Pin__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_RX_Pin__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_RX_Pin__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_RX_Pin__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_RX_Pin__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_RX_Pin__DR, CYREG_PRT2_DR
.set NEOMOTE_1_RX_Pin__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_RX_Pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_RX_Pin__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_RX_Pin__MASK, 0x02
.set NEOMOTE_1_RX_Pin__PORT, 2
.set NEOMOTE_1_RX_Pin__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_RX_Pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_RX_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_RX_Pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_RX_Pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_RX_Pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_RX_Pin__PS, CYREG_PRT2_PS
.set NEOMOTE_1_RX_Pin__SHIFT, 1
.set NEOMOTE_1_RX_Pin__SLW, CYREG_PRT2_SLW

/* NEOMOTE_1_TX_Pin */
.set NEOMOTE_1_TX_Pin__0__MASK, 0x02
.set NEOMOTE_1_TX_Pin__0__PC, CYREG_PRT3_PC1
.set NEOMOTE_1_TX_Pin__0__PORT, 3
.set NEOMOTE_1_TX_Pin__0__SHIFT, 1
.set NEOMOTE_1_TX_Pin__AG, CYREG_PRT3_AG
.set NEOMOTE_1_TX_Pin__AMUX, CYREG_PRT3_AMUX
.set NEOMOTE_1_TX_Pin__BIE, CYREG_PRT3_BIE
.set NEOMOTE_1_TX_Pin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set NEOMOTE_1_TX_Pin__BYP, CYREG_PRT3_BYP
.set NEOMOTE_1_TX_Pin__CTL, CYREG_PRT3_CTL
.set NEOMOTE_1_TX_Pin__DM0, CYREG_PRT3_DM0
.set NEOMOTE_1_TX_Pin__DM1, CYREG_PRT3_DM1
.set NEOMOTE_1_TX_Pin__DM2, CYREG_PRT3_DM2
.set NEOMOTE_1_TX_Pin__DR, CYREG_PRT3_DR
.set NEOMOTE_1_TX_Pin__INP_DIS, CYREG_PRT3_INP_DIS
.set NEOMOTE_1_TX_Pin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set NEOMOTE_1_TX_Pin__LCD_EN, CYREG_PRT3_LCD_EN
.set NEOMOTE_1_TX_Pin__MASK, 0x02
.set NEOMOTE_1_TX_Pin__PORT, 3
.set NEOMOTE_1_TX_Pin__PRT, CYREG_PRT3_PRT
.set NEOMOTE_1_TX_Pin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set NEOMOTE_1_TX_Pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set NEOMOTE_1_TX_Pin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set NEOMOTE_1_TX_Pin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set NEOMOTE_1_TX_Pin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set NEOMOTE_1_TX_Pin__PS, CYREG_PRT3_PS
.set NEOMOTE_1_TX_Pin__SHIFT, 1
.set NEOMOTE_1_TX_Pin__SLW, CYREG_PRT3_SLW

/* PumpCycle_ctComp */
.set PumpCycle_ctComp__CLK, CYREG_CMP0_CLK
.set PumpCycle_ctComp__CMP_MASK, 0x01
.set PumpCycle_ctComp__CMP_NUMBER, 0
.set PumpCycle_ctComp__CR, CYREG_CMP0_CR
.set PumpCycle_ctComp__LUT__CR, CYREG_LUT0_CR
.set PumpCycle_ctComp__LUT__MSK, CYREG_LUT_MSK
.set PumpCycle_ctComp__LUT__MSK_MASK, 0x01
.set PumpCycle_ctComp__LUT__MSK_SHIFT, 0
.set PumpCycle_ctComp__LUT__MX, CYREG_LUT0_MX
.set PumpCycle_ctComp__LUT__SR, CYREG_LUT_SR
.set PumpCycle_ctComp__LUT__SR_MASK, 0x01
.set PumpCycle_ctComp__LUT__SR_SHIFT, 0
.set PumpCycle_ctComp__PM_ACT_CFG, CYREG_PM_ACT_CFG7
.set PumpCycle_ctComp__PM_ACT_MSK, 0x01
.set PumpCycle_ctComp__PM_STBY_CFG, CYREG_PM_STBY_CFG7
.set PumpCycle_ctComp__PM_STBY_MSK, 0x01
.set PumpCycle_ctComp__SW0, CYREG_CMP0_SW0
.set PumpCycle_ctComp__SW2, CYREG_CMP0_SW2
.set PumpCycle_ctComp__SW3, CYREG_CMP0_SW3
.set PumpCycle_ctComp__SW4, CYREG_CMP0_SW4
.set PumpCycle_ctComp__SW6, CYREG_CMP0_SW6
.set PumpCycle_ctComp__TR0, CYREG_CMP0_TR0
.set PumpCycle_ctComp__TR1, CYREG_CMP0_TR1
.set PumpCycle_ctComp__TRIM__TR0, CYREG_FLSHID_MFG_CFG_CMP0_TR0
.set PumpCycle_ctComp__TRIM__TR0_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR0_HS
.set PumpCycle_ctComp__TRIM__TR1, CYREG_FLSHID_MFG_CFG_CMP0_TR1
.set PumpCycle_ctComp__TRIM__TR1_HS, CYREG_FLSHID_CUST_TABLES_CMP0_TR1_HS
.set PumpCycle_ctComp__WRK, CYREG_CMP_WRK
.set PumpCycle_ctComp__WRK_MASK, 0x01
.set PumpCycle_ctComp__WRK_SHIFT, 0

/* modem_power_pin */
.set modem_power_pin__0__MASK, 0x04
.set modem_power_pin__0__PC, CYREG_PRT12_PC2
.set modem_power_pin__0__PORT, 12
.set modem_power_pin__0__SHIFT, 2
.set modem_power_pin__AG, CYREG_PRT12_AG
.set modem_power_pin__BIE, CYREG_PRT12_BIE
.set modem_power_pin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set modem_power_pin__BYP, CYREG_PRT12_BYP
.set modem_power_pin__DM0, CYREG_PRT12_DM0
.set modem_power_pin__DM1, CYREG_PRT12_DM1
.set modem_power_pin__DM2, CYREG_PRT12_DM2
.set modem_power_pin__DR, CYREG_PRT12_DR
.set modem_power_pin__INP_DIS, CYREG_PRT12_INP_DIS
.set modem_power_pin__MASK, 0x04
.set modem_power_pin__PORT, 12
.set modem_power_pin__PRT, CYREG_PRT12_PRT
.set modem_power_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set modem_power_pin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set modem_power_pin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set modem_power_pin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set modem_power_pin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set modem_power_pin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set modem_power_pin__PS, CYREG_PRT12_PS
.set modem_power_pin__SHIFT, 2
.set modem_power_pin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set modem_power_pin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set modem_power_pin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set modem_power_pin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set modem_power_pin__SLW, CYREG_PRT12_SLW

/* modem_reset_pin */
.set modem_reset_pin__0__MASK, 0x80
.set modem_reset_pin__0__PC, CYREG_PRT3_PC7
.set modem_reset_pin__0__PORT, 3
.set modem_reset_pin__0__SHIFT, 7
.set modem_reset_pin__AG, CYREG_PRT3_AG
.set modem_reset_pin__AMUX, CYREG_PRT3_AMUX
.set modem_reset_pin__BIE, CYREG_PRT3_BIE
.set modem_reset_pin__BIT_MASK, CYREG_PRT3_BIT_MASK
.set modem_reset_pin__BYP, CYREG_PRT3_BYP
.set modem_reset_pin__CTL, CYREG_PRT3_CTL
.set modem_reset_pin__DM0, CYREG_PRT3_DM0
.set modem_reset_pin__DM1, CYREG_PRT3_DM1
.set modem_reset_pin__DM2, CYREG_PRT3_DM2
.set modem_reset_pin__DR, CYREG_PRT3_DR
.set modem_reset_pin__INP_DIS, CYREG_PRT3_INP_DIS
.set modem_reset_pin__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set modem_reset_pin__LCD_EN, CYREG_PRT3_LCD_EN
.set modem_reset_pin__MASK, 0x80
.set modem_reset_pin__PORT, 3
.set modem_reset_pin__PRT, CYREG_PRT3_PRT
.set modem_reset_pin__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set modem_reset_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set modem_reset_pin__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set modem_reset_pin__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set modem_reset_pin__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set modem_reset_pin__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set modem_reset_pin__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set modem_reset_pin__PS, CYREG_PRT3_PS
.set modem_reset_pin__SHIFT, 7
.set modem_reset_pin__SLW, CYREG_PRT3_SLW

/* NEOMOTE_1_pwr_1 */
.set NEOMOTE_1_pwr_1__0__MASK, 0x08
.set NEOMOTE_1_pwr_1__0__PC, CYREG_PRT2_PC3
.set NEOMOTE_1_pwr_1__0__PORT, 2
.set NEOMOTE_1_pwr_1__0__SHIFT, 3
.set NEOMOTE_1_pwr_1__AG, CYREG_PRT2_AG
.set NEOMOTE_1_pwr_1__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_pwr_1__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_pwr_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_pwr_1__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_pwr_1__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_pwr_1__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_pwr_1__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_pwr_1__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_pwr_1__DR, CYREG_PRT2_DR
.set NEOMOTE_1_pwr_1__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_pwr_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_pwr_1__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_pwr_1__MASK, 0x08
.set NEOMOTE_1_pwr_1__PORT, 2
.set NEOMOTE_1_pwr_1__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_pwr_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_pwr_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_pwr_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_pwr_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_pwr_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_pwr_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_pwr_1__PS, CYREG_PRT2_PS
.set NEOMOTE_1_pwr_1__SHIFT, 3
.set NEOMOTE_1_pwr_1__SLW, CYREG_PRT2_SLW

/* NEOMOTE_1_TimeN */
.set NEOMOTE_1_TimeN__0__MASK, 0x80
.set NEOMOTE_1_TimeN__0__PC, CYREG_PRT2_PC7
.set NEOMOTE_1_TimeN__0__PORT, 2
.set NEOMOTE_1_TimeN__0__SHIFT, 7
.set NEOMOTE_1_TimeN__AG, CYREG_PRT2_AG
.set NEOMOTE_1_TimeN__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_TimeN__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_TimeN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_TimeN__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_TimeN__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_TimeN__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_TimeN__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_TimeN__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_TimeN__DR, CYREG_PRT2_DR
.set NEOMOTE_1_TimeN__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_TimeN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_TimeN__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_TimeN__MASK, 0x80
.set NEOMOTE_1_TimeN__PORT, 2
.set NEOMOTE_1_TimeN__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_TimeN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_TimeN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_TimeN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_TimeN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_TimeN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_TimeN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_TimeN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_TimeN__PS, CYREG_PRT2_PS
.set NEOMOTE_1_TimeN__SHIFT, 7
.set NEOMOTE_1_TimeN__SLW, CYREG_PRT2_SLW

/* uart_solinst_rx */
.set uart_solinst_rx__0__MASK, 0x02
.set uart_solinst_rx__0__PC, CYREG_PRT4_PC1
.set uart_solinst_rx__0__PORT, 4
.set uart_solinst_rx__0__SHIFT, 1
.set uart_solinst_rx__AG, CYREG_PRT4_AG
.set uart_solinst_rx__AMUX, CYREG_PRT4_AMUX
.set uart_solinst_rx__BIE, CYREG_PRT4_BIE
.set uart_solinst_rx__BIT_MASK, CYREG_PRT4_BIT_MASK
.set uart_solinst_rx__BYP, CYREG_PRT4_BYP
.set uart_solinst_rx__CTL, CYREG_PRT4_CTL
.set uart_solinst_rx__DM0, CYREG_PRT4_DM0
.set uart_solinst_rx__DM1, CYREG_PRT4_DM1
.set uart_solinst_rx__DM2, CYREG_PRT4_DM2
.set uart_solinst_rx__DR, CYREG_PRT4_DR
.set uart_solinst_rx__INP_DIS, CYREG_PRT4_INP_DIS
.set uart_solinst_rx__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set uart_solinst_rx__LCD_EN, CYREG_PRT4_LCD_EN
.set uart_solinst_rx__MASK, 0x02
.set uart_solinst_rx__PORT, 4
.set uart_solinst_rx__PRT, CYREG_PRT4_PRT
.set uart_solinst_rx__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set uart_solinst_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set uart_solinst_rx__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set uart_solinst_rx__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set uart_solinst_rx__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set uart_solinst_rx__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set uart_solinst_rx__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set uart_solinst_rx__PS, CYREG_PRT4_PS
.set uart_solinst_rx__SHIFT, 1
.set uart_solinst_rx__SLW, CYREG_PRT4_SLW

/* uart_solinst_tx */
.set uart_solinst_tx__0__MASK, 0x01
.set uart_solinst_tx__0__PC, CYREG_PRT4_PC0
.set uart_solinst_tx__0__PORT, 4
.set uart_solinst_tx__0__SHIFT, 0
.set uart_solinst_tx__AG, CYREG_PRT4_AG
.set uart_solinst_tx__AMUX, CYREG_PRT4_AMUX
.set uart_solinst_tx__BIE, CYREG_PRT4_BIE
.set uart_solinst_tx__BIT_MASK, CYREG_PRT4_BIT_MASK
.set uart_solinst_tx__BYP, CYREG_PRT4_BYP
.set uart_solinst_tx__CTL, CYREG_PRT4_CTL
.set uart_solinst_tx__DM0, CYREG_PRT4_DM0
.set uart_solinst_tx__DM1, CYREG_PRT4_DM1
.set uart_solinst_tx__DM2, CYREG_PRT4_DM2
.set uart_solinst_tx__DR, CYREG_PRT4_DR
.set uart_solinst_tx__INP_DIS, CYREG_PRT4_INP_DIS
.set uart_solinst_tx__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set uart_solinst_tx__LCD_EN, CYREG_PRT4_LCD_EN
.set uart_solinst_tx__MASK, 0x01
.set uart_solinst_tx__PORT, 4
.set uart_solinst_tx__PRT, CYREG_PRT4_PRT
.set uart_solinst_tx__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set uart_solinst_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set uart_solinst_tx__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set uart_solinst_tx__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set uart_solinst_tx__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set uart_solinst_tx__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set uart_solinst_tx__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set uart_solinst_tx__PS, CYREG_PRT4_PS
.set uart_solinst_tx__SHIFT, 0
.set uart_solinst_tx__SLW, CYREG_PRT4_SLW

/* emFile_1_miso0 */
.set emFile_1_miso0__0__MASK, 0x08
.set emFile_1_miso0__0__PC, CYREG_PRT6_PC3
.set emFile_1_miso0__0__PORT, 6
.set emFile_1_miso0__0__SHIFT, 3
.set emFile_1_miso0__AG, CYREG_PRT6_AG
.set emFile_1_miso0__AMUX, CYREG_PRT6_AMUX
.set emFile_1_miso0__BIE, CYREG_PRT6_BIE
.set emFile_1_miso0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_1_miso0__BYP, CYREG_PRT6_BYP
.set emFile_1_miso0__CTL, CYREG_PRT6_CTL
.set emFile_1_miso0__DM0, CYREG_PRT6_DM0
.set emFile_1_miso0__DM1, CYREG_PRT6_DM1
.set emFile_1_miso0__DM2, CYREG_PRT6_DM2
.set emFile_1_miso0__DR, CYREG_PRT6_DR
.set emFile_1_miso0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_1_miso0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_1_miso0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_1_miso0__MASK, 0x08
.set emFile_1_miso0__PORT, 6
.set emFile_1_miso0__PRT, CYREG_PRT6_PRT
.set emFile_1_miso0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_1_miso0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_1_miso0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_1_miso0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_1_miso0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_1_miso0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_1_miso0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_1_miso0__PS, CYREG_PRT6_PS
.set emFile_1_miso0__SHIFT, 3
.set emFile_1_miso0__SLW, CYREG_PRT6_SLW

/* emFile_1_mosi0 */
.set emFile_1_mosi0__0__MASK, 0x02
.set emFile_1_mosi0__0__PC, CYREG_PRT6_PC1
.set emFile_1_mosi0__0__PORT, 6
.set emFile_1_mosi0__0__SHIFT, 1
.set emFile_1_mosi0__AG, CYREG_PRT6_AG
.set emFile_1_mosi0__AMUX, CYREG_PRT6_AMUX
.set emFile_1_mosi0__BIE, CYREG_PRT6_BIE
.set emFile_1_mosi0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_1_mosi0__BYP, CYREG_PRT6_BYP
.set emFile_1_mosi0__CTL, CYREG_PRT6_CTL
.set emFile_1_mosi0__DM0, CYREG_PRT6_DM0
.set emFile_1_mosi0__DM1, CYREG_PRT6_DM1
.set emFile_1_mosi0__DM2, CYREG_PRT6_DM2
.set emFile_1_mosi0__DR, CYREG_PRT6_DR
.set emFile_1_mosi0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_1_mosi0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_1_mosi0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_1_mosi0__MASK, 0x02
.set emFile_1_mosi0__PORT, 6
.set emFile_1_mosi0__PRT, CYREG_PRT6_PRT
.set emFile_1_mosi0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_1_mosi0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_1_mosi0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_1_mosi0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_1_mosi0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_1_mosi0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_1_mosi0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_1_mosi0__PS, CYREG_PRT6_PS
.set emFile_1_mosi0__SHIFT, 1
.set emFile_1_mosi0__SLW, CYREG_PRT6_SLW

/* emFile_1_sclk0 */
.set emFile_1_sclk0__0__MASK, 0x04
.set emFile_1_sclk0__0__PC, CYREG_PRT6_PC2
.set emFile_1_sclk0__0__PORT, 6
.set emFile_1_sclk0__0__SHIFT, 2
.set emFile_1_sclk0__AG, CYREG_PRT6_AG
.set emFile_1_sclk0__AMUX, CYREG_PRT6_AMUX
.set emFile_1_sclk0__BIE, CYREG_PRT6_BIE
.set emFile_1_sclk0__BIT_MASK, CYREG_PRT6_BIT_MASK
.set emFile_1_sclk0__BYP, CYREG_PRT6_BYP
.set emFile_1_sclk0__CTL, CYREG_PRT6_CTL
.set emFile_1_sclk0__DM0, CYREG_PRT6_DM0
.set emFile_1_sclk0__DM1, CYREG_PRT6_DM1
.set emFile_1_sclk0__DM2, CYREG_PRT6_DM2
.set emFile_1_sclk0__DR, CYREG_PRT6_DR
.set emFile_1_sclk0__INP_DIS, CYREG_PRT6_INP_DIS
.set emFile_1_sclk0__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set emFile_1_sclk0__LCD_EN, CYREG_PRT6_LCD_EN
.set emFile_1_sclk0__MASK, 0x04
.set emFile_1_sclk0__PORT, 6
.set emFile_1_sclk0__PRT, CYREG_PRT6_PRT
.set emFile_1_sclk0__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set emFile_1_sclk0__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set emFile_1_sclk0__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set emFile_1_sclk0__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set emFile_1_sclk0__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set emFile_1_sclk0__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set emFile_1_sclk0__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set emFile_1_sclk0__PS, CYREG_PRT6_PS
.set emFile_1_sclk0__SHIFT, 2
.set emFile_1_sclk0__SLW, CYREG_PRT6_SLW

/* isr_SleepTimer */
.set isr_SleepTimer__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SleepTimer__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SleepTimer__INTC_MASK, 0x04
.set isr_SleepTimer__INTC_NUMBER, 2
.set isr_SleepTimer__INTC_PRIOR_NUM, 7
.set isr_SleepTimer__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set isr_SleepTimer__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SleepTimer__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x01
.set ADC_SAR_1_IRQ__INTC_NUMBER, 0
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* NEOMOTE_1_pwr */
.set NEOMOTE_1_pwr__0__MASK, 0x10
.set NEOMOTE_1_pwr__0__PC, CYREG_PRT2_PC4
.set NEOMOTE_1_pwr__0__PORT, 2
.set NEOMOTE_1_pwr__0__SHIFT, 4
.set NEOMOTE_1_pwr__AG, CYREG_PRT2_AG
.set NEOMOTE_1_pwr__AMUX, CYREG_PRT2_AMUX
.set NEOMOTE_1_pwr__BIE, CYREG_PRT2_BIE
.set NEOMOTE_1_pwr__BIT_MASK, CYREG_PRT2_BIT_MASK
.set NEOMOTE_1_pwr__BYP, CYREG_PRT2_BYP
.set NEOMOTE_1_pwr__CTL, CYREG_PRT2_CTL
.set NEOMOTE_1_pwr__DM0, CYREG_PRT2_DM0
.set NEOMOTE_1_pwr__DM1, CYREG_PRT2_DM1
.set NEOMOTE_1_pwr__DM2, CYREG_PRT2_DM2
.set NEOMOTE_1_pwr__DR, CYREG_PRT2_DR
.set NEOMOTE_1_pwr__INP_DIS, CYREG_PRT2_INP_DIS
.set NEOMOTE_1_pwr__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set NEOMOTE_1_pwr__LCD_EN, CYREG_PRT2_LCD_EN
.set NEOMOTE_1_pwr__MASK, 0x10
.set NEOMOTE_1_pwr__PORT, 2
.set NEOMOTE_1_pwr__PRT, CYREG_PRT2_PRT
.set NEOMOTE_1_pwr__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set NEOMOTE_1_pwr__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set NEOMOTE_1_pwr__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set NEOMOTE_1_pwr__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set NEOMOTE_1_pwr__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set NEOMOTE_1_pwr__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set NEOMOTE_1_pwr__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set NEOMOTE_1_pwr__PS, CYREG_PRT2_PS
.set NEOMOTE_1_pwr__SHIFT, 4
.set NEOMOTE_1_pwr__SLW, CYREG_PRT2_SLW

/* uart_IntClock */
.set uart_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set uart_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set uart_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set uart_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set uart_IntClock__INDEX, 0x01
.set uart_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set uart_IntClock__PM_ACT_MSK, 0x02
.set uart_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set uart_IntClock__PM_STBY_MSK, 0x02

/* PWM_1_PWMUDB */
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB10_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB10_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB10_MSK
.set PWM_1_PWMUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B0_UDB08_A0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B0_UDB08_A1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B0_UDB08_D0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B0_UDB08_D1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B0_UDB08_F0
.set PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B0_UDB08_F1
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__MASK, 0x01
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__0__POS, 0
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__MASK, 0x04
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__2__POS, 2
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__MASK, 0x08
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__3__POS, 3
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__MASK, 0x20
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__5__POS, 5
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK, 0x2D
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__MASK_REG, CYREG_B0_UDB08_MSK
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set PWM_1_PWMUDB_sSTSReg_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB08_ST

/* isr_byte_rx */
.set isr_byte_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_byte_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_byte_rx__INTC_MASK, 0x08
.set isr_byte_rx__INTC_NUMBER, 3
.set isr_byte_rx__INTC_PRIOR_NUM, 7
.set isr_byte_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_byte_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_byte_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* pump_active */
.set pump_active__0__MASK, 0x20
.set pump_active__0__PC, CYREG_PRT6_PC5
.set pump_active__0__PORT, 6
.set pump_active__0__SHIFT, 5
.set pump_active__AG, CYREG_PRT6_AG
.set pump_active__AMUX, CYREG_PRT6_AMUX
.set pump_active__BIE, CYREG_PRT6_BIE
.set pump_active__BIT_MASK, CYREG_PRT6_BIT_MASK
.set pump_active__BYP, CYREG_PRT6_BYP
.set pump_active__CTL, CYREG_PRT6_CTL
.set pump_active__DM0, CYREG_PRT6_DM0
.set pump_active__DM1, CYREG_PRT6_DM1
.set pump_active__DM2, CYREG_PRT6_DM2
.set pump_active__DR, CYREG_PRT6_DR
.set pump_active__INP_DIS, CYREG_PRT6_INP_DIS
.set pump_active__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set pump_active__LCD_EN, CYREG_PRT6_LCD_EN
.set pump_active__MASK, 0x20
.set pump_active__PORT, 6
.set pump_active__PRT, CYREG_PRT6_PRT
.set pump_active__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set pump_active__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set pump_active__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set pump_active__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set pump_active__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set pump_active__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set pump_active__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set pump_active__PS, CYREG_PRT6_PS
.set pump_active__SHIFT, 5
.set pump_active__SLW, CYREG_PRT6_SLW

/* pump_count */
.set pump_count__0__MASK, 0x40
.set pump_count__0__PC, CYREG_PRT6_PC6
.set pump_count__0__PORT, 6
.set pump_count__0__SHIFT, 6
.set pump_count__AG, CYREG_PRT6_AG
.set pump_count__AMUX, CYREG_PRT6_AMUX
.set pump_count__BIE, CYREG_PRT6_BIE
.set pump_count__BIT_MASK, CYREG_PRT6_BIT_MASK
.set pump_count__BYP, CYREG_PRT6_BYP
.set pump_count__CTL, CYREG_PRT6_CTL
.set pump_count__DM0, CYREG_PRT6_DM0
.set pump_count__DM1, CYREG_PRT6_DM1
.set pump_count__DM2, CYREG_PRT6_DM2
.set pump_count__DR, CYREG_PRT6_DR
.set pump_count__INP_DIS, CYREG_PRT6_INP_DIS
.set pump_count__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set pump_count__LCD_EN, CYREG_PRT6_LCD_EN
.set pump_count__MASK, 0x40
.set pump_count__PORT, 6
.set pump_count__PRT, CYREG_PRT6_PRT
.set pump_count__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set pump_count__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set pump_count__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set pump_count__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set pump_count__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set pump_count__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set pump_count__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set pump_count__PS, CYREG_PRT6_PS
.set pump_count__SHIFT, 6
.set pump_count__SLW, CYREG_PRT6_SLW

/* uart_BUART */
.set uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set uart_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set uart_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set uart_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set uart_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set uart_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set uart_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set uart_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set uart_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set uart_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set uart_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set uart_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set uart_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set uart_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set uart_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set uart_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set uart_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set uart_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set uart_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set uart_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set uart_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set uart_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set uart_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set uart_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set uart_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set uart_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set uart_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set uart_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set uart_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set uart_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set uart_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set uart_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set uart_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set uart_BUART_sRX_RxSts__3__MASK, 0x08
.set uart_BUART_sRX_RxSts__3__POS, 3
.set uart_BUART_sRX_RxSts__4__MASK, 0x10
.set uart_BUART_sRX_RxSts__4__POS, 4
.set uart_BUART_sRX_RxSts__5__MASK, 0x20
.set uart_BUART_sRX_RxSts__5__POS, 5
.set uart_BUART_sRX_RxSts__MASK, 0x38
.set uart_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set uart_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set uart_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB09_ST
.set uart_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set uart_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set uart_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set uart_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set uart_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set uart_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set uart_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set uart_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set uart_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB01_A0
.set uart_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB01_A1
.set uart_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set uart_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB01_D0
.set uart_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB01_D1
.set uart_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set uart_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set uart_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB01_F0
.set uart_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB01_F1
.set uart_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set uart_BUART_sTX_TxSts__0__MASK, 0x01
.set uart_BUART_sTX_TxSts__0__POS, 0
.set uart_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set uart_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set uart_BUART_sTX_TxSts__1__MASK, 0x02
.set uart_BUART_sTX_TxSts__1__POS, 1
.set uart_BUART_sTX_TxSts__2__MASK, 0x04
.set uart_BUART_sTX_TxSts__2__POS, 2
.set uart_BUART_sTX_TxSts__3__MASK, 0x08
.set uart_BUART_sTX_TxSts__3__POS, 3
.set uart_BUART_sTX_TxSts__MASK, 0x0F
.set uart_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set uart_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set uart_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB05_A0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB05_A1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB05_D0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB05_D1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB05_F0
.set uart_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB05_F1

/* SlowClock */
.set SlowClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SlowClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SlowClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SlowClock__CFG2_SRC_SEL_MASK, 0x07
.set SlowClock__INDEX, 0x03
.set SlowClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SlowClock__PM_ACT_MSK, 0x08
.set SlowClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SlowClock__PM_STBY_MSK, 0x08

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x06
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x40
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x40

/* uart_rx */
.set uart_rx__0__MASK, 0x08
.set uart_rx__0__PC, CYREG_PRT5_PC3
.set uart_rx__0__PORT, 5
.set uart_rx__0__SHIFT, 3
.set uart_rx__AG, CYREG_PRT5_AG
.set uart_rx__AMUX, CYREG_PRT5_AMUX
.set uart_rx__BIE, CYREG_PRT5_BIE
.set uart_rx__BIT_MASK, CYREG_PRT5_BIT_MASK
.set uart_rx__BYP, CYREG_PRT5_BYP
.set uart_rx__CTL, CYREG_PRT5_CTL
.set uart_rx__DM0, CYREG_PRT5_DM0
.set uart_rx__DM1, CYREG_PRT5_DM1
.set uart_rx__DM2, CYREG_PRT5_DM2
.set uart_rx__DR, CYREG_PRT5_DR
.set uart_rx__INP_DIS, CYREG_PRT5_INP_DIS
.set uart_rx__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set uart_rx__LCD_EN, CYREG_PRT5_LCD_EN
.set uart_rx__MASK, 0x08
.set uart_rx__PORT, 5
.set uart_rx__PRT, CYREG_PRT5_PRT
.set uart_rx__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set uart_rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set uart_rx__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set uart_rx__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set uart_rx__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set uart_rx__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set uart_rx__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set uart_rx__PS, CYREG_PRT5_PS
.set uart_rx__SHIFT, 3
.set uart_rx__SLW, CYREG_PRT5_SLW

/* uart_tx */
.set uart_tx__0__MASK, 0x04
.set uart_tx__0__PC, CYREG_PRT1_PC2
.set uart_tx__0__PORT, 1
.set uart_tx__0__SHIFT, 2
.set uart_tx__AG, CYREG_PRT1_AG
.set uart_tx__AMUX, CYREG_PRT1_AMUX
.set uart_tx__BIE, CYREG_PRT1_BIE
.set uart_tx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set uart_tx__BYP, CYREG_PRT1_BYP
.set uart_tx__CTL, CYREG_PRT1_CTL
.set uart_tx__DM0, CYREG_PRT1_DM0
.set uart_tx__DM1, CYREG_PRT1_DM1
.set uart_tx__DM2, CYREG_PRT1_DM2
.set uart_tx__DR, CYREG_PRT1_DR
.set uart_tx__INP_DIS, CYREG_PRT1_INP_DIS
.set uart_tx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set uart_tx__LCD_EN, CYREG_PRT1_LCD_EN
.set uart_tx__MASK, 0x04
.set uart_tx__PORT, 1
.set uart_tx__PRT, CYREG_PRT1_PRT
.set uart_tx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set uart_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set uart_tx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set uart_tx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set uart_tx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set uart_tx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set uart_tx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set uart_tx__PS, CYREG_PRT1_PS
.set uart_tx__SHIFT, 2
.set uart_tx__SLW, CYREG_PRT1_SLW

/* VBAT_EN */
.set VBAT_EN__0__MASK, 0x80
.set VBAT_EN__0__PC, CYREG_PRT12_PC7
.set VBAT_EN__0__PORT, 12
.set VBAT_EN__0__SHIFT, 7
.set VBAT_EN__AG, CYREG_PRT12_AG
.set VBAT_EN__BIE, CYREG_PRT12_BIE
.set VBAT_EN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set VBAT_EN__BYP, CYREG_PRT12_BYP
.set VBAT_EN__DM0, CYREG_PRT12_DM0
.set VBAT_EN__DM1, CYREG_PRT12_DM1
.set VBAT_EN__DM2, CYREG_PRT12_DM2
.set VBAT_EN__DR, CYREG_PRT12_DR
.set VBAT_EN__INP_DIS, CYREG_PRT12_INP_DIS
.set VBAT_EN__MASK, 0x80
.set VBAT_EN__PORT, 12
.set VBAT_EN__PRT, CYREG_PRT12_PRT
.set VBAT_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set VBAT_EN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set VBAT_EN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set VBAT_EN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set VBAT_EN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set VBAT_EN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set VBAT_EN__PS, CYREG_PRT12_PS
.set VBAT_EN__SHIFT, 7
.set VBAT_EN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set VBAT_EN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set VBAT_EN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set VBAT_EN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set VBAT_EN__SLW, CYREG_PRT12_SLW

/* Vbat */
.set Vbat__0__MASK, 0x20
.set Vbat__0__PC, CYREG_PRT5_PC5
.set Vbat__0__PORT, 5
.set Vbat__0__SHIFT, 5
.set Vbat__AG, CYREG_PRT5_AG
.set Vbat__AMUX, CYREG_PRT5_AMUX
.set Vbat__BIE, CYREG_PRT5_BIE
.set Vbat__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Vbat__BYP, CYREG_PRT5_BYP
.set Vbat__CTL, CYREG_PRT5_CTL
.set Vbat__DM0, CYREG_PRT5_DM0
.set Vbat__DM1, CYREG_PRT5_DM1
.set Vbat__DM2, CYREG_PRT5_DM2
.set Vbat__DR, CYREG_PRT5_DR
.set Vbat__INP_DIS, CYREG_PRT5_INP_DIS
.set Vbat__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Vbat__LCD_EN, CYREG_PRT5_LCD_EN
.set Vbat__MASK, 0x20
.set Vbat__PORT, 5
.set Vbat__PRT, CYREG_PRT5_PRT
.set Vbat__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Vbat__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Vbat__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Vbat__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Vbat__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Vbat__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Vbat__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Vbat__PS, CYREG_PRT5_PS
.set Vbat__SHIFT, 5
.set Vbat__SLW, CYREG_PRT5_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_REQXRES, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000080EB
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 3300
.set CYDEV_VDDIO0, 5
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 3300
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 3300
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
