<profile>

<section name = "Vitis HLS Report for 'neural_network_Pipeline_VITIS_LOOP_32_3'" level="0">
<item name = "Date">Sun Sep 15 03:31:50 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">hlsc_fcnn_activities</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a35t-cpg236-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.391 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">152, 152, 1.520 us, 1.520 us, 152, 152, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_32_3">150, 150, 31, 30, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 62, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 1508, 1161, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 264, -</column>
<column name="Register">-, -, 81, -, -</column>
<specialColumn name="Available">100, 90, 41600, 20800, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_5_3_16_1_1_U140">mux_5_3_16_1_1, 0, 0, 0, 21, 0</column>
<column name="sdiv_25s_16s_25_29_1_U141">sdiv_25s_16s_25_29_1, 0, 0, 1508, 1140, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln32_fu_152_p2">+, 0, 0, 11, 3, 1</column>
<column name="ap_condition_180">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_221">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_448">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln32_fu_146_p2">icmp, 0, 0, 11, 3, 3</column>
<column name="icmp_ln34_fu_195_p2">icmp, 0, 0, 32, 25, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">145, 31, 1, 31</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 3, 6</column>
<column name="i_fu_54">9, 2, 3, 6</column>
<column name="output_0_o">13, 3, 16, 48</column>
<column name="output_1_o">13, 3, 16, 48</column>
<column name="output_2_o">13, 3, 16, 48</column>
<column name="output_3_o">13, 3, 16, 48</column>
<column name="output_4_o">13, 3, 16, 48</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">30, 0, 30, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_2_reg_217">3, 0, 3, 0</column>
<column name="i_fu_54">3, 0, 3, 0</column>
<column name="icmp_ln32_reg_222">1, 0, 1, 0</column>
<column name="sext_ln34_1_cast_reg_212">25, 0, 25, 0</column>
<column name="trunc_ln34_reg_234">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, neural_network_Pipeline_VITIS_LOOP_32_3, return value</column>
<column name="output_0_i">in, 16, ap_ovld, output_0, pointer</column>
<column name="output_0_o">out, 16, ap_ovld, output_0, pointer</column>
<column name="output_0_o_ap_vld">out, 1, ap_ovld, output_0, pointer</column>
<column name="output_4_i">in, 16, ap_ovld, output_4, pointer</column>
<column name="output_4_o">out, 16, ap_ovld, output_4, pointer</column>
<column name="output_4_o_ap_vld">out, 1, ap_ovld, output_4, pointer</column>
<column name="output_3_i">in, 16, ap_ovld, output_3, pointer</column>
<column name="output_3_o">out, 16, ap_ovld, output_3, pointer</column>
<column name="output_3_o_ap_vld">out, 1, ap_ovld, output_3, pointer</column>
<column name="output_2_i">in, 16, ap_ovld, output_2, pointer</column>
<column name="output_2_o">out, 16, ap_ovld, output_2, pointer</column>
<column name="output_2_o_ap_vld">out, 1, ap_ovld, output_2, pointer</column>
<column name="output_1_i">in, 16, ap_ovld, output_1, pointer</column>
<column name="output_1_o">out, 16, ap_ovld, output_1, pointer</column>
<column name="output_1_o_ap_vld">out, 1, ap_ovld, output_1, pointer</column>
<column name="sext_ln34_1">in, 16, ap_none, sext_ln34_1, scalar</column>
</table>
</item>
</section>
</profile>
