
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000049                       # Number of seconds simulated
sim_ticks                                    49145500                       # Number of ticks simulated
final_tick                                   49145500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  41085                       # Simulator instruction rate (inst/s)
host_op_rate                                    43438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17509259                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                     2.81                       # Real time elapsed on the host
sim_insts                                      115317                       # Number of instructions simulated
sim_ops                                        121923                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          32960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data          22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data            256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              56256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33984                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data             344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 879                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         670661607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         447975908                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          20836089                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data           5209022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1144682626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    670661607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     20836089                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        691497696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        670661607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        447975908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         20836089                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data          5209022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1144682626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         879                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       879                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  56256                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   56256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            6                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                81                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               38                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      49106000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   879                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      69                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    330.024096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   201.840941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   329.137053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           51     30.72%     30.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           42     25.30%     56.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22     13.25%     69.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      5.42%     74.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      3.61%     78.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      6.02%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            4      2.41%     86.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      1.20%     87.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           20     12.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          166                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      9008750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                25490000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10248.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28998.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1144.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1144.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      704                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.09                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      55865.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1043280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   569250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 5499000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             31686300                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               396000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               42245190                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            899.120783                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE       479500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      44958250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   181440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    99000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1021800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              3051360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             24946335                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6303750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               35603685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            757.888032                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     10439000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35092500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  10876                       # Number of BP lookups
system.cpu0.branchPred.condPredicted             8758                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1112                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups                8624                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                   5474                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            63.474026                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    810                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                12                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  50                       # Number of system calls
system.cpu0.numCycles                           98292                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             22904                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                         81029                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      10876                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches              6284                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                        31476                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   2341                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                    10198                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  621                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples             55552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.616935                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.974145                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   41117     74.02%     74.02% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                     905      1.63%     75.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                    1031      1.86%     77.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                     635      1.14%     78.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                     947      1.70%     80.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                     499      0.90%     81.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     810      1.46%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    3055      5.50%     88.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    6553     11.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total               55552                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.110650                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.824370                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   19105                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                22540                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                    12266                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  776                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   865                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 879                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  318                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                 83270                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1142                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   865                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   19955                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                   2512                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          7578                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                    12142                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                12500                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                 80464                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                   100                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   106                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                 11988                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands              96147                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups               387965                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups          115511                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps                75360                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   20787                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               127                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           127                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     3604                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads               15045                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores               8015                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              841                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             591                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                     76192                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                266                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                    70512                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued               52                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13996                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        36924                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            79                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples        55552                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.269297                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.102071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              34530     62.16%     62.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1               5272      9.49%     71.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2               2964      5.34%     76.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3               5131      9.24%     86.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4               2567      4.62%     90.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               1473      2.65%     93.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                955      1.72%     95.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                724      1.30%     96.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8               1936      3.49%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total          55552                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    207      9.14%      9.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  1691     74.66%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     83.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                   173      7.64%     91.43% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  194      8.57%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu                41997     59.56%     59.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6734      9.55%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     69.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead               14540     20.62%     89.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite               7238     10.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                 70512                       # Type of FU issued
system.cpu0.iq.rate                          0.717373                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                       2265                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.032122                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads            198831                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes            90492                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses        67939                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 62                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                 72743                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     34                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             104                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         3111                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1333                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          124                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           59                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   865                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                   2012                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  488                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts              76465                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              233                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts                15045                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts                8015                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               119                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    13                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                  471                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            69                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           299                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          589                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 888                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts                69320                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts                14078                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             1192                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                       21166                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                    7456                       # Number of branches executed
system.cpu0.iew.exec_stores                      7088                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.705246                       # Inst execution rate
system.cpu0.iew.wb_sent                         68208                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                        67967                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                    46437                       # num instructions producing a value
system.cpu0.iew.wb_consumers                    81912                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.691480                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.566913                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          14006                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            187                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              807                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples        53394                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     1.169832                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.233633                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        35381     66.26%     66.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1         6818     12.77%     79.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         2578      4.83%     83.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3          730      1.37%     85.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         1310      2.45%     87.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5         2648      4.96%     92.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6          674      1.26%     93.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          266      0.50%     94.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8         2989      5.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total        53394                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts               56955                       # Number of instructions committed
system.cpu0.commit.committedOps                 62462                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                         18616                       # Number of memory references committed
system.cpu0.commit.loads                        11934                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                      6481                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                    56485                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 291                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu           37163     59.50%     59.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6680     10.69%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead          11934     19.11%     89.30% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite          6682     10.70%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total            62462                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                 2989                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                      126651                       # The number of ROB reads
system.cpu0.rob.rob_writes                     155103                       # The number of ROB writes
system.cpu0.timesIdled                            403                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42740                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                      56955                       # Number of Instructions Simulated
system.cpu0.committedOps                        62462                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.725784                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.725784                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.579447                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.579447                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                   97839                       # number of integer regfile reads
system.cpu0.int_regfile_writes                  50144                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                   246861                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                   31480                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                  21704                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   114                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements               27                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          200.918658                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              17061                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              377                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            45.254642                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   200.918658                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.196210                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.196210                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          350                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          314                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.341797                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses            41003                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses           41003                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data        13367                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          13367                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data         3596                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          3596                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           52                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           52                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data        16963                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           16963                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data        16968                       # number of overall hits
system.cpu0.dcache.overall_hits::total          16968                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          290                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          290                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         2934                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2934                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            2                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data         3224                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          3224                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         3225                       # number of overall misses
system.cpu0.dcache.overall_misses::total         3225                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data     17310482                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     17310482                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    209942752                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    209942752                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        34001                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    227253234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    227253234                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    227253234                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    227253234                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data        13657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        13657                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         6530                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data        20187                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        20187                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data        20193                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        20193                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.021235                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021235                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.449311                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.449311                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.037037                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.159707                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.159707                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.159709                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.159709                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 59691.317241                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 59691.317241                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 71555.130198                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71555.130198                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total        34001                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 70487.975806                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 70487.975806                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 70466.119070                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 70466.119070                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          694                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.571429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            9                       # number of writebacks
system.cpu0.dcache.writebacks::total                9                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          123                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         2695                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         2695                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         2818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         2818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         2818                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         2818                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          167                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          167                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          239                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data          407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     11128765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     11128765                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     17866240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     17866240                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       168000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        32499                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     28995005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     28995005                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     29071255                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29071255                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.012228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.012228                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.036600                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036600                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.037037                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.020112                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.020112                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.020155                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.020155                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 66639.311377                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 66639.311377                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 74754.142259                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74754.142259                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        84000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total        32499                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 71416.268473                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 71416.268473                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 71428.144963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 71428.144963                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              219                       # number of replacements
system.cpu0.icache.tags.tagsinuse          248.110247                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               9404                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              600                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            15.673333                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   248.110247                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.484590                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.484590                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          381                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          297                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.744141                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            20996                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           20996                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         9404                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           9404                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         9404                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            9404                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         9404                       # number of overall hits
system.cpu0.icache.overall_hits::total           9404                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          794                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          794                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          794                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           794                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          794                       # number of overall misses
system.cpu0.icache.overall_misses::total          794                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     54377997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     54377997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     54377997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     54377997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     54377997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     54377997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst        10198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        10198                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst        10198                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        10198                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst        10198                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        10198                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.077858                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.077858                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.077858                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.077858                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.077858                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.077858                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 68486.142317                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68486.142317                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 68486.142317                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68486.142317                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 68486.142317                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68486.142317                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          192                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          192                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          192                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          192                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          192                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          602                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          602                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          602                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          602                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          602                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42647503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42647503                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42647503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42647503                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42647503                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42647503                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.059031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.059031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.059031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.059031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.059031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.059031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 70843.028239                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 70843.028239                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 70843.028239                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 70843.028239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 70843.028239                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 70843.028239                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  10182                       # Number of BP lookups
system.cpu1.branchPred.condPredicted             9722                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              264                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups                9866                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                   6167                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            62.507602                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    225                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                           19698                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              6593                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                         68117                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      10182                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches              6392                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                        11229                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                    607                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                     5497                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   57                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples             18133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             3.864942                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.793116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                    8440     46.54%     46.54% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                     307      1.69%     48.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                     104      0.57%     48.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     155      0.85%     49.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                     253      1.40%     51.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     142      0.78%     51.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                     153      0.84%     52.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2169     11.96%     64.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6410     35.35%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               18133                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.516905                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       3.458067                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                    6277                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                 2374                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                     8709                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                  498                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   274                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 195                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   29                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                 67507                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  108                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   274                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                    6734                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                    368                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1533                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                     8721                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                  502                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                 65840                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                   263                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands              99807                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups               322233                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups           99141                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps                90369                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    9423                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                38                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                     2244                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads               13651                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               1263                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              584                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             163                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                     63923                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 79                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                    62144                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued                4                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           4541                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        13659                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples        18133                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.427122                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.879376                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0               4117     22.70%     22.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               2347     12.94%     35.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               1131      6.24%     41.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3               3708     20.45%     62.33% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                300      1.65%     63.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                554      3.06%     67.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6               1226      6.76%     73.80% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7               2915     16.08%     89.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               1835     10.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          18133                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   2071     51.80%     51.80% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  1727     43.20%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     95.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   133      3.33%     98.32% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   67      1.68%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                41299     66.46%     66.46% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                6148      9.89%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.35% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead               13619     21.92%     98.27% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               1078      1.73%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 62144                       # Type of FU issued
system.cpu1.iq.rate                          3.154838                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                       3998                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.064334                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads            146423                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes            68554                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses        61036                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                 66142                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads               9                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         1171                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          219                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           62                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   274                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    368                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts              64005                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts                13651                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                1263                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                36                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            11                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           167                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           73                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 240                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts                61713                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts                13398                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              431                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                       14472                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                    8789                       # Number of branches executed
system.cpu1.iew.exec_stores                      1074                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.132958                       # Inst execution rate
system.cpu1.iew.wb_sent                         61157                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                        61036                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                    47787                       # num instructions producing a value
system.cpu1.iew.wb_consumers                    78164                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      3.098589                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.611368                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4479                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              235                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples        17490                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     3.399714                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     3.295487                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0         4132     23.62%     23.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4867     27.83%     51.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2          821      4.69%     56.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          330      1.89%     58.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4           65      0.37%     58.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5         1904     10.89%     69.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          185      1.06%     70.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          416      2.38%     72.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         4770     27.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        17490                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts               58362                       # Number of instructions committed
system.cpu1.commit.committedOps                 59461                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                         13524                       # Number of memory references committed
system.cpu1.commit.loads                        12480                       # Number of loads committed
system.cpu1.commit.membars                         40                       # Number of memory barriers committed
system.cpu1.commit.branches                      8564                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                    51065                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 104                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           39790     66.92%     66.92% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult           6147     10.34%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.26% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead          12480     20.99%     98.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          1044      1.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            59461                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                 4770                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                       76244                       # The number of ROB reads
system.cpu1.rob.rob_writes                     128595                       # The number of ROB writes
system.cpu1.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       78593                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                      58362                       # Number of Instructions Simulated
system.cpu1.committedOps                        59461                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.337514                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.337514                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.962839                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.962839                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                   92765                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  42119                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                   223662                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                   50876                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                  14524                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                     8                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse           15.224544                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              14146                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs               97                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           145.835052                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    15.224544                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.014868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.014868                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.094727                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            28847                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           28847                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data        13154                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          13154                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data          984                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total           984                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            1                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data        14138                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           14138                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data        14140                       # number of overall hits
system.cpu1.dcache.overall_hits::total          14140                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data          166                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          166                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data           54                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           54                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            2                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data          220                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           220                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data          224                       # number of overall misses
system.cpu1.dcache.overall_misses::total          224                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data      1005749                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total      1005749                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data      1167500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1167500                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total         8000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         8000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data      2173249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total      2173249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data      2173249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total      2173249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data        13320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        13320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         1038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         1038                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data        14358                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        14358                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data        14364                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        14364                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.012462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012462                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.052023                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052023                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.666667                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.015322                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015322                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.015595                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015595                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data  6058.728916                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  6058.728916                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 21620.370370                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 21620.370370                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total         4000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data  9878.404545                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  9878.404545                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data  9702.004464                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  9702.004464                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           28                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data          115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          115                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data          115                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          115                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data           79                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total           79                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           26                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data          105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data          108                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          108                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data       384251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total       384251                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data       366000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       366000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        16500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         5000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         5000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data       750251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total       750251                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data       766751                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total       766751                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.005931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005931                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.025048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025048                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.007313                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.007313                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.007519                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.007519                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data  4863.936709                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4863.936709                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14076.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14076.923077                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         5500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         2500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data  7145.247619                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  7145.247619                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data  7099.546296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  7099.546296                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse            8.400846                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               5435                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               50                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           108.700000                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     8.400846                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.016408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.016408                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           50                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.097656                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            11044                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           11044                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst         5435                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5435                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst         5435                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5435                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst         5435                       # number of overall hits
system.cpu1.icache.overall_hits::total           5435                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           62                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           62                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            62                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           62                       # number of overall misses
system.cpu1.icache.overall_misses::total           62                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2467741                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2467741                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2467741                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2467741                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2467741                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2467741                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst         5497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         5497                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst         5497                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         5497                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst         5497                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         5497                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.011279                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011279                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.011279                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011279                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.011279                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011279                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 39802.274194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 39802.274194                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 39802.274194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 39802.274194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 39802.274194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 39802.274194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           50                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           50                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           50                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      1874256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1874256                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      1874256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1874256                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      1874256                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1874256                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.009096                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.009096                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.009096                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.009096                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.009096                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.009096                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 37485.120000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37485.120000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 37485.120000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37485.120000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 37485.120000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37485.120000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   393.204459                       # Cycle average of tags in use
system.l2.tags.total_refs                         157                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       650                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.241538                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        2.066527                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       309.336937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        78.809622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         2.991373                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.009440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000091                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.012000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           650                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           95                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          555                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.019836                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      9559                       # Number of tag accesses
system.l2.tags.data_accesses                     9559                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  83                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  36                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  28                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data                  11                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     158                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                9                       # number of Writeback hits
system.l2.Writeback_hits::total                     9                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    3                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   83                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   38                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   28                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data                   11                       # number of demand (read+write) hits
system.l2.demand_hits::total                      160                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  83                       # number of overall hits
system.l2.overall_hits::cpu0.data                  38                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  28                       # number of overall hits
system.l2.overall_hits::cpu1.data                  11                       # number of overall hits
system.l2.overall_hits::total                     160                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               519                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               132                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                22                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                 1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   674                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  5                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                1                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             228                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data               4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 232                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                519                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data                360                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 22                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::total                    906                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               519                       # number of overall misses
system.l2.overall_misses::cpu0.data               360                       # number of overall misses
system.l2.overall_misses::cpu1.inst                22                       # number of overall misses
system.l2.overall_misses::cpu1.data                 5                       # number of overall misses
system.l2.overall_misses::total                   906                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     41172500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     10818000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1528250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data        57750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        53576500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     17410500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data       305000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      17715500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     41172500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     28228500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1528250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data       362750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         71292000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     41172500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     28228500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1528250                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data       362750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        71292000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             602                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              50                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data              12                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 832                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            9                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 9                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           230                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data             4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               234                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              602                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data              398                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               50                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data               16                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1066                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             602                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data             398                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              50                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data              16                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1066                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.862126                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.785714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.440000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.083333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.810096                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.625000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.991304                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.991453                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.862126                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.904523                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.440000                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.312500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.849906                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.862126                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.904523                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.440000                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.312500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.849906                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 79330.443160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 81954.545455                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 69465.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data        57750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79490.356083                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 76361.842105                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data        76250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76359.913793                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 79330.443160                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 78412.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 69465.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78688.741722                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 79330.443160                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 78412.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 69465.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data        72550                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78688.741722                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 26                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  26                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 26                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          516                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          116                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              648                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             5                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            1                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            232                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           516                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data           344                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data             4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               880                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          516                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data          344                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              880                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34604250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      8274250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst       998500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43877000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        88505                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu0.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     14570000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data       254500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     14824500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34604250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     22844250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst       998500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data       254500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     58701500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34604250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     22844250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst       998500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data       254500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     58701500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.857143                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.690476                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.778846                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.625000                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.991304                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.991453                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.857143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.864322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.825516                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.857143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.864322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.320000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.250000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.825516                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 67062.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 71329.741379                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 62406.250000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67711.419753                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17701                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        18001                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 63903.508772                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data        63625                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63898.706897                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 67062.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 66407.703488                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 62406.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66706.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 67062.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 66407.703488                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 62406.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data        63625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66706.250000                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 647                       # Transaction distribution
system.membus.trans_dist::ReadResp                646                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              3                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               6                       # Transaction distribution
system.membus.trans_dist::ReadExReq               232                       # Transaction distribution
system.membus.trans_dist::ReadExResp              232                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        56192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   56192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples               890                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 890                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1082500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4657994                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq                906                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               904                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              11                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             14                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              254                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             254                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side          826                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          100                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          128                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        38400                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        26048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              99                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1183                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1183    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1183                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             600999                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            997497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            674491                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             79744                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            164249                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
