// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module JetTagger_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config19_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_3_val,
        data_4_val,
        data_6_val,
        data_9_val,
        data_11_val,
        data_15_val,
        data_18_val,
        data_19_val,
        data_22_val,
        data_25_val,
        data_28_val,
        data_31_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] data_0_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_6_val;
input  [15:0] data_9_val;
input  [15:0] data_11_val;
input  [15:0] data_15_val;
input  [15:0] data_18_val;
input  [15:0] data_19_val;
input  [15:0] data_22_val;
input  [15:0] data_25_val;
input  [15:0] data_28_val;
input  [15:0] data_31_val;
output  [8:0] ap_return_0;
output  [8:0] ap_return_1;
output  [8:0] ap_return_2;
output  [8:0] ap_return_3;
output  [8:0] ap_return_4;
output  [8:0] ap_return_5;
output  [8:0] ap_return_6;
output  [8:0] ap_return_7;
output  [8:0] ap_return_8;
output  [8:0] ap_return_9;
output  [8:0] ap_return_10;
output  [8:0] ap_return_11;
output  [8:0] ap_return_12;
input   ap_ce;

reg[8:0] ap_return_0;
reg[8:0] ap_return_1;
reg[8:0] ap_return_2;
reg[8:0] ap_return_3;
reg[8:0] ap_return_4;
reg[8:0] ap_return_5;
reg[8:0] ap_return_6;
reg[8:0] ap_return_7;
reg[8:0] ap_return_8;
reg[8:0] ap_return_9;
reg[8:0] ap_return_10;
reg[8:0] ap_return_11;
reg[8:0] ap_return_12;

wire   [0:0] icmp_ln45_fu_200_p2;
reg   [0:0] icmp_ln45_reg_2774;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] tmp_fu_206_p3;
reg   [0:0] tmp_reg_2779;
wire   [8:0] add_ln46_fu_250_p2;
reg   [8:0] add_ln46_reg_2784;
wire   [0:0] or_ln46_fu_312_p2;
reg   [0:0] or_ln46_reg_2789;
wire   [0:0] and_ln46_3712_fu_324_p2;
reg   [0:0] and_ln46_3712_reg_2794;
wire   [8:0] select_ln46_3712_fu_350_p3;
reg   [8:0] select_ln46_3712_reg_2799;
wire   [0:0] icmp_ln45_927_fu_358_p2;
reg   [0:0] icmp_ln45_927_reg_2804;
wire   [0:0] tmp_4636_fu_364_p3;
reg   [0:0] tmp_4636_reg_2809;
wire   [8:0] add_ln46_927_fu_408_p2;
reg   [8:0] add_ln46_927_reg_2814;
wire   [0:0] or_ln46_1856_fu_470_p2;
reg   [0:0] or_ln46_1856_reg_2819;
wire   [0:0] and_ln46_3716_fu_482_p2;
reg   [0:0] and_ln46_3716_reg_2824;
wire   [8:0] select_ln46_3716_fu_508_p3;
reg   [8:0] select_ln46_3716_reg_2829;
wire   [0:0] icmp_ln45_928_fu_516_p2;
reg   [0:0] icmp_ln45_928_reg_2834;
wire   [0:0] tmp_4640_fu_522_p3;
reg   [0:0] tmp_4640_reg_2839;
wire   [8:0] add_ln46_928_fu_566_p2;
reg   [8:0] add_ln46_928_reg_2844;
wire   [0:0] or_ln46_1858_fu_628_p2;
reg   [0:0] or_ln46_1858_reg_2849;
wire   [0:0] and_ln46_3720_fu_640_p2;
reg   [0:0] and_ln46_3720_reg_2854;
wire   [8:0] select_ln46_3720_fu_666_p3;
reg   [8:0] select_ln46_3720_reg_2859;
wire   [0:0] icmp_ln45_929_fu_674_p2;
reg   [0:0] icmp_ln45_929_reg_2864;
wire   [0:0] tmp_4644_fu_680_p3;
reg   [0:0] tmp_4644_reg_2869;
wire   [8:0] add_ln46_929_fu_724_p2;
reg   [8:0] add_ln46_929_reg_2874;
wire   [0:0] or_ln46_1860_fu_786_p2;
reg   [0:0] or_ln46_1860_reg_2879;
wire   [0:0] and_ln46_3724_fu_798_p2;
reg   [0:0] and_ln46_3724_reg_2884;
wire   [8:0] select_ln46_3724_fu_824_p3;
reg   [8:0] select_ln46_3724_reg_2889;
wire   [0:0] icmp_ln45_930_fu_832_p2;
reg   [0:0] icmp_ln45_930_reg_2894;
wire   [0:0] tmp_4648_fu_838_p3;
reg   [0:0] tmp_4648_reg_2899;
wire   [8:0] add_ln46_930_fu_882_p2;
reg   [8:0] add_ln46_930_reg_2904;
wire   [0:0] or_ln46_1862_fu_944_p2;
reg   [0:0] or_ln46_1862_reg_2909;
wire   [0:0] and_ln46_3728_fu_956_p2;
reg   [0:0] and_ln46_3728_reg_2914;
wire   [8:0] select_ln46_3728_fu_982_p3;
reg   [8:0] select_ln46_3728_reg_2919;
wire   [0:0] icmp_ln45_931_fu_990_p2;
reg   [0:0] icmp_ln45_931_reg_2924;
wire   [0:0] tmp_4653_fu_996_p3;
reg   [0:0] tmp_4653_reg_2929;
wire   [8:0] add_ln46_931_fu_1040_p2;
reg   [8:0] add_ln46_931_reg_2934;
wire   [0:0] or_ln46_1864_fu_1102_p2;
reg   [0:0] or_ln46_1864_reg_2939;
wire   [0:0] and_ln46_3732_fu_1114_p2;
reg   [0:0] and_ln46_3732_reg_2944;
wire   [8:0] select_ln46_3732_fu_1140_p3;
reg   [8:0] select_ln46_3732_reg_2949;
wire   [0:0] icmp_ln45_932_fu_1148_p2;
reg   [0:0] icmp_ln45_932_reg_2954;
wire   [0:0] tmp_4658_fu_1154_p3;
reg   [0:0] tmp_4658_reg_2959;
wire   [8:0] add_ln46_932_fu_1198_p2;
reg   [8:0] add_ln46_932_reg_2964;
wire   [0:0] or_ln46_1866_fu_1260_p2;
reg   [0:0] or_ln46_1866_reg_2969;
wire   [0:0] and_ln46_3736_fu_1272_p2;
reg   [0:0] and_ln46_3736_reg_2974;
wire   [8:0] select_ln46_3736_fu_1298_p3;
reg   [8:0] select_ln46_3736_reg_2979;
wire   [0:0] icmp_ln45_933_fu_1306_p2;
reg   [0:0] icmp_ln45_933_reg_2984;
wire   [0:0] tmp_4663_fu_1312_p3;
reg   [0:0] tmp_4663_reg_2989;
wire   [8:0] add_ln46_933_fu_1356_p2;
reg   [8:0] add_ln46_933_reg_2994;
wire   [0:0] or_ln46_1868_fu_1418_p2;
reg   [0:0] or_ln46_1868_reg_2999;
wire   [0:0] and_ln46_3740_fu_1430_p2;
reg   [0:0] and_ln46_3740_reg_3004;
wire   [8:0] select_ln46_3740_fu_1456_p3;
reg   [8:0] select_ln46_3740_reg_3009;
wire   [0:0] icmp_ln45_934_fu_1464_p2;
reg   [0:0] icmp_ln45_934_reg_3014;
wire   [0:0] tmp_4668_fu_1470_p3;
reg   [0:0] tmp_4668_reg_3019;
wire   [8:0] add_ln46_934_fu_1514_p2;
reg   [8:0] add_ln46_934_reg_3024;
wire   [0:0] or_ln46_1870_fu_1576_p2;
reg   [0:0] or_ln46_1870_reg_3029;
wire   [0:0] and_ln46_3744_fu_1588_p2;
reg   [0:0] and_ln46_3744_reg_3034;
wire   [8:0] select_ln46_3744_fu_1614_p3;
reg   [8:0] select_ln46_3744_reg_3039;
wire   [0:0] icmp_ln45_935_fu_1622_p2;
reg   [0:0] icmp_ln45_935_reg_3044;
wire   [0:0] tmp_4673_fu_1628_p3;
reg   [0:0] tmp_4673_reg_3049;
wire   [8:0] add_ln46_935_fu_1672_p2;
reg   [8:0] add_ln46_935_reg_3054;
wire   [0:0] or_ln46_1872_fu_1734_p2;
reg   [0:0] or_ln46_1872_reg_3059;
wire   [0:0] and_ln46_3748_fu_1746_p2;
reg   [0:0] and_ln46_3748_reg_3064;
wire   [8:0] select_ln46_3748_fu_1772_p3;
reg   [8:0] select_ln46_3748_reg_3069;
wire   [0:0] icmp_ln45_936_fu_1780_p2;
reg   [0:0] icmp_ln45_936_reg_3074;
wire   [0:0] tmp_4678_fu_1786_p3;
reg   [0:0] tmp_4678_reg_3079;
wire   [8:0] add_ln46_936_fu_1830_p2;
reg   [8:0] add_ln46_936_reg_3084;
wire   [0:0] or_ln46_1874_fu_1892_p2;
reg   [0:0] or_ln46_1874_reg_3089;
wire   [0:0] and_ln46_3752_fu_1904_p2;
reg   [0:0] and_ln46_3752_reg_3094;
wire   [8:0] select_ln46_3752_fu_1930_p3;
reg   [8:0] select_ln46_3752_reg_3099;
wire   [0:0] icmp_ln45_937_fu_1938_p2;
reg   [0:0] icmp_ln45_937_reg_3104;
wire   [0:0] tmp_4683_fu_1944_p3;
reg   [0:0] tmp_4683_reg_3109;
wire   [8:0] add_ln46_937_fu_1988_p2;
reg   [8:0] add_ln46_937_reg_3114;
wire   [0:0] or_ln46_1876_fu_2050_p2;
reg   [0:0] or_ln46_1876_reg_3119;
wire   [0:0] and_ln46_3756_fu_2062_p2;
reg   [0:0] and_ln46_3756_reg_3124;
wire   [8:0] select_ln46_3756_fu_2088_p3;
reg   [8:0] select_ln46_3756_reg_3129;
wire   [0:0] icmp_ln45_938_fu_2096_p2;
reg   [0:0] icmp_ln45_938_reg_3134;
wire   [0:0] tmp_4688_fu_2102_p3;
reg   [0:0] tmp_4688_reg_3139;
wire   [8:0] add_ln46_938_fu_2146_p2;
reg   [8:0] add_ln46_938_reg_3144;
wire   [0:0] or_ln46_1878_fu_2208_p2;
reg   [0:0] or_ln46_1878_reg_3149;
wire   [0:0] and_ln46_3760_fu_2220_p2;
reg   [0:0] and_ln46_3760_reg_3154;
wire   [8:0] select_ln46_3760_fu_2246_p3;
reg   [8:0] select_ln46_3760_reg_3159;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_4633_fu_224_p3;
wire   [0:0] trunc_ln42_938_fu_196_p1;
wire   [0:0] and_ln46_fu_240_p2;
wire   [8:0] trunc_ln4_fu_214_p4;
wire   [8:0] zext_ln46_fu_246_p1;
wire   [5:0] tmp4_fu_260_p4;
wire   [0:0] tmp_4635_fu_282_p3;
wire   [0:0] icmp_ln46_1855_fu_276_p2;
wire   [0:0] icmp_ln46_fu_270_p2;
wire   [0:0] tmp_4634_fu_232_p3;
wire   [0:0] select_ln46_fu_296_p3;
wire   [0:0] select_ln46_4735_fu_304_p3;
wire   [0:0] xor_ln46_2367_fu_290_p2;
wire   [0:0] and_ln46_3711_fu_318_p2;
wire   [7:0] trunc_ln46_fu_256_p1;
wire   [7:0] select_ln46_3711_fu_330_p3;
wire   [8:0] zext_ln46_1439_fu_338_p1;
wire   [8:0] select_ln46_4736_fu_342_p3;
wire   [0:0] tmp_4637_fu_382_p3;
wire   [0:0] trunc_ln42_937_fu_192_p1;
wire   [0:0] and_ln46_3714_fu_398_p2;
wire   [8:0] trunc_ln46_s_fu_372_p4;
wire   [8:0] zext_ln46_927_fu_404_p1;
wire   [5:0] tmp_11_fu_418_p4;
wire   [0:0] tmp_4639_fu_440_p3;
wire   [0:0] icmp_ln46_1857_fu_434_p2;
wire   [0:0] icmp_ln46_1856_fu_428_p2;
wire   [0:0] tmp_4638_fu_390_p3;
wire   [0:0] select_ln46_3714_fu_454_p3;
wire   [0:0] select_ln46_4737_fu_462_p3;
wire   [0:0] xor_ln46_2368_fu_448_p2;
wire   [0:0] and_ln46_3715_fu_476_p2;
wire   [7:0] trunc_ln46_1438_fu_414_p1;
wire   [7:0] select_ln46_3715_fu_488_p3;
wire   [8:0] zext_ln46_1440_fu_496_p1;
wire   [8:0] select_ln46_4738_fu_500_p3;
wire   [0:0] tmp_4641_fu_540_p3;
wire   [0:0] trunc_ln42_936_fu_188_p1;
wire   [0:0] and_ln46_3718_fu_556_p2;
wire   [8:0] trunc_ln46_925_fu_530_p4;
wire   [8:0] zext_ln46_928_fu_562_p1;
wire   [5:0] tmp_s_fu_576_p4;
wire   [0:0] tmp_4643_fu_598_p3;
wire   [0:0] icmp_ln46_1859_fu_592_p2;
wire   [0:0] icmp_ln46_1858_fu_586_p2;
wire   [0:0] tmp_4642_fu_548_p3;
wire   [0:0] select_ln46_3718_fu_612_p3;
wire   [0:0] select_ln46_4739_fu_620_p3;
wire   [0:0] xor_ln46_2369_fu_606_p2;
wire   [0:0] and_ln46_3719_fu_634_p2;
wire   [7:0] trunc_ln46_1439_fu_572_p1;
wire   [7:0] select_ln46_3719_fu_646_p3;
wire   [8:0] zext_ln46_1441_fu_654_p1;
wire   [8:0] select_ln46_4740_fu_658_p3;
wire   [0:0] tmp_4645_fu_698_p3;
wire   [0:0] trunc_ln42_935_fu_184_p1;
wire   [0:0] and_ln46_3722_fu_714_p2;
wire   [8:0] trunc_ln46_926_fu_688_p4;
wire   [8:0] zext_ln46_929_fu_720_p1;
wire   [5:0] tmp_4632_fu_734_p4;
wire   [0:0] tmp_4647_fu_756_p3;
wire   [0:0] icmp_ln46_1861_fu_750_p2;
wire   [0:0] icmp_ln46_1860_fu_744_p2;
wire   [0:0] tmp_4646_fu_706_p3;
wire   [0:0] select_ln46_3722_fu_770_p3;
wire   [0:0] select_ln46_4741_fu_778_p3;
wire   [0:0] xor_ln46_2370_fu_764_p2;
wire   [0:0] and_ln46_3723_fu_792_p2;
wire   [7:0] trunc_ln46_1440_fu_730_p1;
wire   [7:0] select_ln46_3723_fu_804_p3;
wire   [8:0] zext_ln46_1442_fu_812_p1;
wire   [8:0] select_ln46_4742_fu_816_p3;
wire   [0:0] tmp_4649_fu_856_p3;
wire   [0:0] trunc_ln42_934_fu_180_p1;
wire   [0:0] and_ln46_3726_fu_872_p2;
wire   [8:0] trunc_ln46_927_fu_846_p4;
wire   [8:0] zext_ln46_930_fu_878_p1;
wire   [5:0] tmp_4651_fu_892_p4;
wire   [0:0] tmp_4652_fu_914_p3;
wire   [0:0] icmp_ln46_1863_fu_908_p2;
wire   [0:0] icmp_ln46_1862_fu_902_p2;
wire   [0:0] tmp_4650_fu_864_p3;
wire   [0:0] select_ln46_3726_fu_928_p3;
wire   [0:0] select_ln46_4743_fu_936_p3;
wire   [0:0] xor_ln46_2371_fu_922_p2;
wire   [0:0] and_ln46_3727_fu_950_p2;
wire   [7:0] trunc_ln46_1441_fu_888_p1;
wire   [7:0] select_ln46_3727_fu_962_p3;
wire   [8:0] zext_ln46_1443_fu_970_p1;
wire   [8:0] select_ln46_4744_fu_974_p3;
wire   [0:0] tmp_4654_fu_1014_p3;
wire   [0:0] trunc_ln42_933_fu_176_p1;
wire   [0:0] and_ln46_3730_fu_1030_p2;
wire   [8:0] trunc_ln46_928_fu_1004_p4;
wire   [8:0] zext_ln46_931_fu_1036_p1;
wire   [5:0] tmp_4656_fu_1050_p4;
wire   [0:0] tmp_4657_fu_1072_p3;
wire   [0:0] icmp_ln46_1865_fu_1066_p2;
wire   [0:0] icmp_ln46_1864_fu_1060_p2;
wire   [0:0] tmp_4655_fu_1022_p3;
wire   [0:0] select_ln46_3730_fu_1086_p3;
wire   [0:0] select_ln46_4745_fu_1094_p3;
wire   [0:0] xor_ln46_2372_fu_1080_p2;
wire   [0:0] and_ln46_3731_fu_1108_p2;
wire   [7:0] trunc_ln46_1442_fu_1046_p1;
wire   [7:0] select_ln46_3731_fu_1120_p3;
wire   [8:0] zext_ln46_1444_fu_1128_p1;
wire   [8:0] select_ln46_4746_fu_1132_p3;
wire   [0:0] tmp_4659_fu_1172_p3;
wire   [0:0] trunc_ln42_932_fu_172_p1;
wire   [0:0] and_ln46_3734_fu_1188_p2;
wire   [8:0] trunc_ln46_929_fu_1162_p4;
wire   [8:0] zext_ln46_932_fu_1194_p1;
wire   [5:0] tmp_4661_fu_1208_p4;
wire   [0:0] tmp_4662_fu_1230_p3;
wire   [0:0] icmp_ln46_1867_fu_1224_p2;
wire   [0:0] icmp_ln46_1866_fu_1218_p2;
wire   [0:0] tmp_4660_fu_1180_p3;
wire   [0:0] select_ln46_3734_fu_1244_p3;
wire   [0:0] select_ln46_4747_fu_1252_p3;
wire   [0:0] xor_ln46_2373_fu_1238_p2;
wire   [0:0] and_ln46_3735_fu_1266_p2;
wire   [7:0] trunc_ln46_1443_fu_1204_p1;
wire   [7:0] select_ln46_3735_fu_1278_p3;
wire   [8:0] zext_ln46_1445_fu_1286_p1;
wire   [8:0] select_ln46_4748_fu_1290_p3;
wire   [0:0] tmp_4664_fu_1330_p3;
wire   [0:0] trunc_ln42_931_fu_168_p1;
wire   [0:0] and_ln46_3738_fu_1346_p2;
wire   [8:0] trunc_ln46_930_fu_1320_p4;
wire   [8:0] zext_ln46_933_fu_1352_p1;
wire   [5:0] tmp_4666_fu_1366_p4;
wire   [0:0] tmp_4667_fu_1388_p3;
wire   [0:0] icmp_ln46_1869_fu_1382_p2;
wire   [0:0] icmp_ln46_1868_fu_1376_p2;
wire   [0:0] tmp_4665_fu_1338_p3;
wire   [0:0] select_ln46_3738_fu_1402_p3;
wire   [0:0] select_ln46_4749_fu_1410_p3;
wire   [0:0] xor_ln46_2374_fu_1396_p2;
wire   [0:0] and_ln46_3739_fu_1424_p2;
wire   [7:0] trunc_ln46_1444_fu_1362_p1;
wire   [7:0] select_ln46_3739_fu_1436_p3;
wire   [8:0] zext_ln46_1446_fu_1444_p1;
wire   [8:0] select_ln46_4750_fu_1448_p3;
wire   [0:0] tmp_4669_fu_1488_p3;
wire   [0:0] trunc_ln42_930_fu_164_p1;
wire   [0:0] and_ln46_3742_fu_1504_p2;
wire   [8:0] trunc_ln46_931_fu_1478_p4;
wire   [8:0] zext_ln46_934_fu_1510_p1;
wire   [5:0] tmp_4671_fu_1524_p4;
wire   [0:0] tmp_4672_fu_1546_p3;
wire   [0:0] icmp_ln46_1871_fu_1540_p2;
wire   [0:0] icmp_ln46_1870_fu_1534_p2;
wire   [0:0] tmp_4670_fu_1496_p3;
wire   [0:0] select_ln46_3742_fu_1560_p3;
wire   [0:0] select_ln46_4751_fu_1568_p3;
wire   [0:0] xor_ln46_2375_fu_1554_p2;
wire   [0:0] and_ln46_3743_fu_1582_p2;
wire   [7:0] trunc_ln46_1445_fu_1520_p1;
wire   [7:0] select_ln46_3743_fu_1594_p3;
wire   [8:0] zext_ln46_1447_fu_1602_p1;
wire   [8:0] select_ln46_4752_fu_1606_p3;
wire   [0:0] tmp_4674_fu_1646_p3;
wire   [0:0] trunc_ln42_929_fu_160_p1;
wire   [0:0] and_ln46_3746_fu_1662_p2;
wire   [8:0] trunc_ln46_932_fu_1636_p4;
wire   [8:0] zext_ln46_935_fu_1668_p1;
wire   [5:0] tmp_4676_fu_1682_p4;
wire   [0:0] tmp_4677_fu_1704_p3;
wire   [0:0] icmp_ln46_1873_fu_1698_p2;
wire   [0:0] icmp_ln46_1872_fu_1692_p2;
wire   [0:0] tmp_4675_fu_1654_p3;
wire   [0:0] select_ln46_3746_fu_1718_p3;
wire   [0:0] select_ln46_4753_fu_1726_p3;
wire   [0:0] xor_ln46_2376_fu_1712_p2;
wire   [0:0] and_ln46_3747_fu_1740_p2;
wire   [7:0] trunc_ln46_1446_fu_1678_p1;
wire   [7:0] select_ln46_3747_fu_1752_p3;
wire   [8:0] zext_ln46_1448_fu_1760_p1;
wire   [8:0] select_ln46_4754_fu_1764_p3;
wire   [0:0] tmp_4679_fu_1804_p3;
wire   [0:0] trunc_ln42_928_fu_156_p1;
wire   [0:0] and_ln46_3750_fu_1820_p2;
wire   [8:0] trunc_ln46_933_fu_1794_p4;
wire   [8:0] zext_ln46_936_fu_1826_p1;
wire   [5:0] tmp_4681_fu_1840_p4;
wire   [0:0] tmp_4682_fu_1862_p3;
wire   [0:0] icmp_ln46_1875_fu_1856_p2;
wire   [0:0] icmp_ln46_1874_fu_1850_p2;
wire   [0:0] tmp_4680_fu_1812_p3;
wire   [0:0] select_ln46_3750_fu_1876_p3;
wire   [0:0] select_ln46_4755_fu_1884_p3;
wire   [0:0] xor_ln46_2377_fu_1870_p2;
wire   [0:0] and_ln46_3751_fu_1898_p2;
wire   [7:0] trunc_ln46_1447_fu_1836_p1;
wire   [7:0] select_ln46_3751_fu_1910_p3;
wire   [8:0] zext_ln46_1449_fu_1918_p1;
wire   [8:0] select_ln46_4756_fu_1922_p3;
wire   [0:0] tmp_4684_fu_1962_p3;
wire   [0:0] trunc_ln42_927_fu_152_p1;
wire   [0:0] and_ln46_3754_fu_1978_p2;
wire   [8:0] trunc_ln46_934_fu_1952_p4;
wire   [8:0] zext_ln46_937_fu_1984_p1;
wire   [5:0] tmp_4686_fu_1998_p4;
wire   [0:0] tmp_4687_fu_2020_p3;
wire   [0:0] icmp_ln46_1877_fu_2014_p2;
wire   [0:0] icmp_ln46_1876_fu_2008_p2;
wire   [0:0] tmp_4685_fu_1970_p3;
wire   [0:0] select_ln46_3754_fu_2034_p3;
wire   [0:0] select_ln46_4757_fu_2042_p3;
wire   [0:0] xor_ln46_2378_fu_2028_p2;
wire   [0:0] and_ln46_3755_fu_2056_p2;
wire   [7:0] trunc_ln46_1448_fu_1994_p1;
wire   [7:0] select_ln46_3755_fu_2068_p3;
wire   [8:0] zext_ln46_1450_fu_2076_p1;
wire   [8:0] select_ln46_4758_fu_2080_p3;
wire   [0:0] tmp_4689_fu_2120_p3;
wire   [0:0] trunc_ln42_fu_148_p1;
wire   [0:0] and_ln46_3758_fu_2136_p2;
wire   [8:0] trunc_ln46_935_fu_2110_p4;
wire   [8:0] zext_ln46_938_fu_2142_p1;
wire   [5:0] tmp_4691_fu_2156_p4;
wire   [0:0] tmp_4692_fu_2178_p3;
wire   [0:0] icmp_ln46_1879_fu_2172_p2;
wire   [0:0] icmp_ln46_1878_fu_2166_p2;
wire   [0:0] tmp_4690_fu_2128_p3;
wire   [0:0] select_ln46_3758_fu_2192_p3;
wire   [0:0] select_ln46_4759_fu_2200_p3;
wire   [0:0] xor_ln46_2379_fu_2186_p2;
wire   [0:0] and_ln46_3759_fu_2214_p2;
wire   [7:0] trunc_ln46_1449_fu_2152_p1;
wire   [7:0] select_ln46_3759_fu_2226_p3;
wire   [8:0] zext_ln46_1451_fu_2234_p1;
wire   [8:0] select_ln46_4760_fu_2238_p3;
wire   [0:0] xor_ln46_1855_fu_2259_p2;
wire   [0:0] and_ln46_3713_fu_2264_p2;
wire   [0:0] xor_ln46_fu_2254_p2;
wire   [0:0] or_ln46_1855_fu_2269_p2;
wire   [8:0] select_ln46_3713_fu_2275_p3;
wire   [0:0] xor_ln46_1857_fu_2293_p2;
wire   [0:0] and_ln46_3717_fu_2298_p2;
wire   [0:0] xor_ln46_1856_fu_2288_p2;
wire   [0:0] or_ln46_1857_fu_2303_p2;
wire   [8:0] select_ln46_3717_fu_2309_p3;
wire   [0:0] xor_ln46_1859_fu_2327_p2;
wire   [0:0] and_ln46_3721_fu_2332_p2;
wire   [0:0] xor_ln46_1858_fu_2322_p2;
wire   [0:0] or_ln46_1859_fu_2337_p2;
wire   [8:0] select_ln46_3721_fu_2343_p3;
wire   [0:0] xor_ln46_1861_fu_2361_p2;
wire   [0:0] and_ln46_3725_fu_2366_p2;
wire   [0:0] xor_ln46_1860_fu_2356_p2;
wire   [0:0] or_ln46_1861_fu_2371_p2;
wire   [8:0] select_ln46_3725_fu_2377_p3;
wire   [0:0] xor_ln46_1863_fu_2395_p2;
wire   [0:0] and_ln46_3729_fu_2400_p2;
wire   [0:0] xor_ln46_1862_fu_2390_p2;
wire   [0:0] or_ln46_1863_fu_2405_p2;
wire   [8:0] select_ln46_3729_fu_2411_p3;
wire   [0:0] xor_ln46_1865_fu_2429_p2;
wire   [0:0] and_ln46_3733_fu_2434_p2;
wire   [0:0] xor_ln46_1864_fu_2424_p2;
wire   [0:0] or_ln46_1865_fu_2439_p2;
wire   [8:0] select_ln46_3733_fu_2445_p3;
wire   [0:0] xor_ln46_1867_fu_2463_p2;
wire   [0:0] and_ln46_3737_fu_2468_p2;
wire   [0:0] xor_ln46_1866_fu_2458_p2;
wire   [0:0] or_ln46_1867_fu_2473_p2;
wire   [8:0] select_ln46_3737_fu_2479_p3;
wire   [0:0] xor_ln46_1869_fu_2497_p2;
wire   [0:0] and_ln46_3741_fu_2502_p2;
wire   [0:0] xor_ln46_1868_fu_2492_p2;
wire   [0:0] or_ln46_1869_fu_2507_p2;
wire   [8:0] select_ln46_3741_fu_2513_p3;
wire   [0:0] xor_ln46_1871_fu_2531_p2;
wire   [0:0] and_ln46_3745_fu_2536_p2;
wire   [0:0] xor_ln46_1870_fu_2526_p2;
wire   [0:0] or_ln46_1871_fu_2541_p2;
wire   [8:0] select_ln46_3745_fu_2547_p3;
wire   [0:0] xor_ln46_1873_fu_2565_p2;
wire   [0:0] and_ln46_3749_fu_2570_p2;
wire   [0:0] xor_ln46_1872_fu_2560_p2;
wire   [0:0] or_ln46_1873_fu_2575_p2;
wire   [8:0] select_ln46_3749_fu_2581_p3;
wire   [0:0] xor_ln46_1875_fu_2599_p2;
wire   [0:0] and_ln46_3753_fu_2604_p2;
wire   [0:0] xor_ln46_1874_fu_2594_p2;
wire   [0:0] or_ln46_1875_fu_2609_p2;
wire   [8:0] select_ln46_3753_fu_2615_p3;
wire   [0:0] xor_ln46_1877_fu_2633_p2;
wire   [0:0] and_ln46_3757_fu_2638_p2;
wire   [0:0] xor_ln46_1876_fu_2628_p2;
wire   [0:0] or_ln46_1877_fu_2643_p2;
wire   [8:0] select_ln46_3757_fu_2649_p3;
wire   [0:0] xor_ln46_1879_fu_2667_p2;
wire   [0:0] and_ln46_3761_fu_2672_p2;
wire   [0:0] xor_ln46_1878_fu_2662_p2;
wire   [0:0] or_ln46_1879_fu_2677_p2;
wire   [8:0] select_ln46_3761_fu_2683_p3;
wire   [8:0] select_ln45_fu_2281_p3;
wire   [8:0] select_ln45_927_fu_2315_p3;
wire   [8:0] select_ln45_928_fu_2349_p3;
wire   [8:0] select_ln45_929_fu_2383_p3;
wire   [8:0] select_ln45_930_fu_2417_p3;
wire   [8:0] select_ln45_931_fu_2451_p3;
wire   [8:0] select_ln45_932_fu_2485_p3;
wire   [8:0] select_ln45_933_fu_2519_p3;
wire   [8:0] select_ln45_934_fu_2553_p3;
wire   [8:0] select_ln45_935_fu_2587_p3;
wire   [8:0] select_ln45_936_fu_2621_p3;
wire   [8:0] select_ln45_937_fu_2655_p3;
wire   [8:0] select_ln45_938_fu_2689_p3;
reg    ap_ce_reg;
reg   [8:0] ap_return_0_int_reg;
reg   [8:0] ap_return_1_int_reg;
reg   [8:0] ap_return_2_int_reg;
reg   [8:0] ap_return_3_int_reg;
reg   [8:0] ap_return_4_int_reg;
reg   [8:0] ap_return_5_int_reg;
reg   [8:0] ap_return_6_int_reg;
reg   [8:0] ap_return_7_int_reg;
reg   [8:0] ap_return_8_int_reg;
reg   [8:0] ap_return_9_int_reg;
reg   [8:0] ap_return_10_int_reg;
reg   [8:0] ap_return_11_int_reg;
reg   [8:0] ap_return_12_int_reg;

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln46_927_reg_2814 <= add_ln46_927_fu_408_p2;
        add_ln46_928_reg_2844 <= add_ln46_928_fu_566_p2;
        add_ln46_929_reg_2874 <= add_ln46_929_fu_724_p2;
        add_ln46_930_reg_2904 <= add_ln46_930_fu_882_p2;
        add_ln46_931_reg_2934 <= add_ln46_931_fu_1040_p2;
        add_ln46_932_reg_2964 <= add_ln46_932_fu_1198_p2;
        add_ln46_933_reg_2994 <= add_ln46_933_fu_1356_p2;
        add_ln46_934_reg_3024 <= add_ln46_934_fu_1514_p2;
        add_ln46_935_reg_3054 <= add_ln46_935_fu_1672_p2;
        add_ln46_936_reg_3084 <= add_ln46_936_fu_1830_p2;
        add_ln46_937_reg_3114 <= add_ln46_937_fu_1988_p2;
        add_ln46_938_reg_3144 <= add_ln46_938_fu_2146_p2;
        add_ln46_reg_2784 <= add_ln46_fu_250_p2;
        and_ln46_3712_reg_2794 <= and_ln46_3712_fu_324_p2;
        and_ln46_3716_reg_2824 <= and_ln46_3716_fu_482_p2;
        and_ln46_3720_reg_2854 <= and_ln46_3720_fu_640_p2;
        and_ln46_3724_reg_2884 <= and_ln46_3724_fu_798_p2;
        and_ln46_3728_reg_2914 <= and_ln46_3728_fu_956_p2;
        and_ln46_3732_reg_2944 <= and_ln46_3732_fu_1114_p2;
        and_ln46_3736_reg_2974 <= and_ln46_3736_fu_1272_p2;
        and_ln46_3740_reg_3004 <= and_ln46_3740_fu_1430_p2;
        and_ln46_3744_reg_3034 <= and_ln46_3744_fu_1588_p2;
        and_ln46_3748_reg_3064 <= and_ln46_3748_fu_1746_p2;
        and_ln46_3752_reg_3094 <= and_ln46_3752_fu_1904_p2;
        and_ln46_3756_reg_3124 <= and_ln46_3756_fu_2062_p2;
        and_ln46_3760_reg_3154 <= and_ln46_3760_fu_2220_p2;
        icmp_ln45_927_reg_2804 <= icmp_ln45_927_fu_358_p2;
        icmp_ln45_928_reg_2834 <= icmp_ln45_928_fu_516_p2;
        icmp_ln45_929_reg_2864 <= icmp_ln45_929_fu_674_p2;
        icmp_ln45_930_reg_2894 <= icmp_ln45_930_fu_832_p2;
        icmp_ln45_931_reg_2924 <= icmp_ln45_931_fu_990_p2;
        icmp_ln45_932_reg_2954 <= icmp_ln45_932_fu_1148_p2;
        icmp_ln45_933_reg_2984 <= icmp_ln45_933_fu_1306_p2;
        icmp_ln45_934_reg_3014 <= icmp_ln45_934_fu_1464_p2;
        icmp_ln45_935_reg_3044 <= icmp_ln45_935_fu_1622_p2;
        icmp_ln45_936_reg_3074 <= icmp_ln45_936_fu_1780_p2;
        icmp_ln45_937_reg_3104 <= icmp_ln45_937_fu_1938_p2;
        icmp_ln45_938_reg_3134 <= icmp_ln45_938_fu_2096_p2;
        icmp_ln45_reg_2774 <= icmp_ln45_fu_200_p2;
        or_ln46_1856_reg_2819 <= or_ln46_1856_fu_470_p2;
        or_ln46_1858_reg_2849 <= or_ln46_1858_fu_628_p2;
        or_ln46_1860_reg_2879 <= or_ln46_1860_fu_786_p2;
        or_ln46_1862_reg_2909 <= or_ln46_1862_fu_944_p2;
        or_ln46_1864_reg_2939 <= or_ln46_1864_fu_1102_p2;
        or_ln46_1866_reg_2969 <= or_ln46_1866_fu_1260_p2;
        or_ln46_1868_reg_2999 <= or_ln46_1868_fu_1418_p2;
        or_ln46_1870_reg_3029 <= or_ln46_1870_fu_1576_p2;
        or_ln46_1872_reg_3059 <= or_ln46_1872_fu_1734_p2;
        or_ln46_1874_reg_3089 <= or_ln46_1874_fu_1892_p2;
        or_ln46_1876_reg_3119 <= or_ln46_1876_fu_2050_p2;
        or_ln46_1878_reg_3149 <= or_ln46_1878_fu_2208_p2;
        or_ln46_reg_2789 <= or_ln46_fu_312_p2;
        select_ln46_3712_reg_2799 <= select_ln46_3712_fu_350_p3;
        select_ln46_3716_reg_2829 <= select_ln46_3716_fu_508_p3;
        select_ln46_3720_reg_2859 <= select_ln46_3720_fu_666_p3;
        select_ln46_3724_reg_2889 <= select_ln46_3724_fu_824_p3;
        select_ln46_3728_reg_2919 <= select_ln46_3728_fu_982_p3;
        select_ln46_3732_reg_2949 <= select_ln46_3732_fu_1140_p3;
        select_ln46_3736_reg_2979 <= select_ln46_3736_fu_1298_p3;
        select_ln46_3740_reg_3009 <= select_ln46_3740_fu_1456_p3;
        select_ln46_3744_reg_3039 <= select_ln46_3744_fu_1614_p3;
        select_ln46_3748_reg_3069 <= select_ln46_3748_fu_1772_p3;
        select_ln46_3752_reg_3099 <= select_ln46_3752_fu_1930_p3;
        select_ln46_3756_reg_3129 <= select_ln46_3756_fu_2088_p3;
        select_ln46_3760_reg_3159 <= select_ln46_3760_fu_2246_p3;
        tmp_4636_reg_2809 <= data_3_val[32'd15];
        tmp_4640_reg_2839 <= data_4_val[32'd15];
        tmp_4644_reg_2869 <= data_6_val[32'd15];
        tmp_4648_reg_2899 <= data_9_val[32'd15];
        tmp_4653_reg_2929 <= data_11_val[32'd15];
        tmp_4658_reg_2959 <= data_15_val[32'd15];
        tmp_4663_reg_2989 <= data_18_val[32'd15];
        tmp_4668_reg_3019 <= data_19_val[32'd15];
        tmp_4673_reg_3049 <= data_22_val[32'd15];
        tmp_4678_reg_3079 <= data_25_val[32'd15];
        tmp_4683_reg_3109 <= data_28_val[32'd15];
        tmp_4688_reg_3139 <= data_31_val[32'd15];
        tmp_reg_2779 <= data_0_val[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln45_fu_2281_p3;
        ap_return_10_int_reg <= select_ln45_936_fu_2621_p3;
        ap_return_11_int_reg <= select_ln45_937_fu_2655_p3;
        ap_return_12_int_reg <= select_ln45_938_fu_2689_p3;
        ap_return_1_int_reg <= select_ln45_927_fu_2315_p3;
        ap_return_2_int_reg <= select_ln45_928_fu_2349_p3;
        ap_return_3_int_reg <= select_ln45_929_fu_2383_p3;
        ap_return_4_int_reg <= select_ln45_930_fu_2417_p3;
        ap_return_5_int_reg <= select_ln45_931_fu_2451_p3;
        ap_return_6_int_reg <= select_ln45_932_fu_2485_p3;
        ap_return_7_int_reg <= select_ln45_933_fu_2519_p3;
        ap_return_8_int_reg <= select_ln45_934_fu_2553_p3;
        ap_return_9_int_reg <= select_ln45_935_fu_2587_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln45_fu_2281_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln45_927_fu_2315_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_10 = ap_return_10_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_10 = select_ln45_936_fu_2621_p3;
    end else begin
        ap_return_10 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_11 = ap_return_11_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_11 = select_ln45_937_fu_2655_p3;
    end else begin
        ap_return_11 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_12 = ap_return_12_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_12 = select_ln45_938_fu_2689_p3;
    end else begin
        ap_return_12 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln45_928_fu_2349_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln45_929_fu_2383_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_4 = ap_return_4_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_4 = select_ln45_930_fu_2417_p3;
    end else begin
        ap_return_4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_5 = ap_return_5_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_5 = select_ln45_931_fu_2451_p3;
    end else begin
        ap_return_5 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_6 = ap_return_6_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_6 = select_ln45_932_fu_2485_p3;
    end else begin
        ap_return_6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_7 = ap_return_7_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_7 = select_ln45_933_fu_2519_p3;
    end else begin
        ap_return_7 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_8 = ap_return_8_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_8 = select_ln45_934_fu_2553_p3;
    end else begin
        ap_return_8 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_9 = ap_return_9_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_9 = select_ln45_935_fu_2587_p3;
    end else begin
        ap_return_9 = 'bx;
    end
end

assign add_ln46_927_fu_408_p2 = (trunc_ln46_s_fu_372_p4 + zext_ln46_927_fu_404_p1);

assign add_ln46_928_fu_566_p2 = (trunc_ln46_925_fu_530_p4 + zext_ln46_928_fu_562_p1);

assign add_ln46_929_fu_724_p2 = (trunc_ln46_926_fu_688_p4 + zext_ln46_929_fu_720_p1);

assign add_ln46_930_fu_882_p2 = (trunc_ln46_927_fu_846_p4 + zext_ln46_930_fu_878_p1);

assign add_ln46_931_fu_1040_p2 = (trunc_ln46_928_fu_1004_p4 + zext_ln46_931_fu_1036_p1);

assign add_ln46_932_fu_1198_p2 = (trunc_ln46_929_fu_1162_p4 + zext_ln46_932_fu_1194_p1);

assign add_ln46_933_fu_1356_p2 = (trunc_ln46_930_fu_1320_p4 + zext_ln46_933_fu_1352_p1);

assign add_ln46_934_fu_1514_p2 = (trunc_ln46_931_fu_1478_p4 + zext_ln46_934_fu_1510_p1);

assign add_ln46_935_fu_1672_p2 = (trunc_ln46_932_fu_1636_p4 + zext_ln46_935_fu_1668_p1);

assign add_ln46_936_fu_1830_p2 = (trunc_ln46_933_fu_1794_p4 + zext_ln46_936_fu_1826_p1);

assign add_ln46_937_fu_1988_p2 = (trunc_ln46_934_fu_1952_p4 + zext_ln46_937_fu_1984_p1);

assign add_ln46_938_fu_2146_p2 = (trunc_ln46_935_fu_2110_p4 + zext_ln46_938_fu_2142_p1);

assign add_ln46_fu_250_p2 = (trunc_ln4_fu_214_p4 + zext_ln46_fu_246_p1);

assign and_ln46_3711_fu_318_p2 = (xor_ln46_2367_fu_290_p2 & icmp_ln46_fu_270_p2);

assign and_ln46_3712_fu_324_p2 = (tmp_4634_fu_232_p3 & and_ln46_3711_fu_318_p2);

assign and_ln46_3713_fu_2264_p2 = (xor_ln46_1855_fu_2259_p2 & tmp_reg_2779);

assign and_ln46_3714_fu_398_p2 = (trunc_ln42_937_fu_192_p1 & tmp_4637_fu_382_p3);

assign and_ln46_3715_fu_476_p2 = (xor_ln46_2368_fu_448_p2 & icmp_ln46_1856_fu_428_p2);

assign and_ln46_3716_fu_482_p2 = (tmp_4638_fu_390_p3 & and_ln46_3715_fu_476_p2);

assign and_ln46_3717_fu_2298_p2 = (xor_ln46_1857_fu_2293_p2 & tmp_4636_reg_2809);

assign and_ln46_3718_fu_556_p2 = (trunc_ln42_936_fu_188_p1 & tmp_4641_fu_540_p3);

assign and_ln46_3719_fu_634_p2 = (xor_ln46_2369_fu_606_p2 & icmp_ln46_1858_fu_586_p2);

assign and_ln46_3720_fu_640_p2 = (tmp_4642_fu_548_p3 & and_ln46_3719_fu_634_p2);

assign and_ln46_3721_fu_2332_p2 = (xor_ln46_1859_fu_2327_p2 & tmp_4640_reg_2839);

assign and_ln46_3722_fu_714_p2 = (trunc_ln42_935_fu_184_p1 & tmp_4645_fu_698_p3);

assign and_ln46_3723_fu_792_p2 = (xor_ln46_2370_fu_764_p2 & icmp_ln46_1860_fu_744_p2);

assign and_ln46_3724_fu_798_p2 = (tmp_4646_fu_706_p3 & and_ln46_3723_fu_792_p2);

assign and_ln46_3725_fu_2366_p2 = (xor_ln46_1861_fu_2361_p2 & tmp_4644_reg_2869);

assign and_ln46_3726_fu_872_p2 = (trunc_ln42_934_fu_180_p1 & tmp_4649_fu_856_p3);

assign and_ln46_3727_fu_950_p2 = (xor_ln46_2371_fu_922_p2 & icmp_ln46_1862_fu_902_p2);

assign and_ln46_3728_fu_956_p2 = (tmp_4650_fu_864_p3 & and_ln46_3727_fu_950_p2);

assign and_ln46_3729_fu_2400_p2 = (xor_ln46_1863_fu_2395_p2 & tmp_4648_reg_2899);

assign and_ln46_3730_fu_1030_p2 = (trunc_ln42_933_fu_176_p1 & tmp_4654_fu_1014_p3);

assign and_ln46_3731_fu_1108_p2 = (xor_ln46_2372_fu_1080_p2 & icmp_ln46_1864_fu_1060_p2);

assign and_ln46_3732_fu_1114_p2 = (tmp_4655_fu_1022_p3 & and_ln46_3731_fu_1108_p2);

assign and_ln46_3733_fu_2434_p2 = (xor_ln46_1865_fu_2429_p2 & tmp_4653_reg_2929);

assign and_ln46_3734_fu_1188_p2 = (trunc_ln42_932_fu_172_p1 & tmp_4659_fu_1172_p3);

assign and_ln46_3735_fu_1266_p2 = (xor_ln46_2373_fu_1238_p2 & icmp_ln46_1866_fu_1218_p2);

assign and_ln46_3736_fu_1272_p2 = (tmp_4660_fu_1180_p3 & and_ln46_3735_fu_1266_p2);

assign and_ln46_3737_fu_2468_p2 = (xor_ln46_1867_fu_2463_p2 & tmp_4658_reg_2959);

assign and_ln46_3738_fu_1346_p2 = (trunc_ln42_931_fu_168_p1 & tmp_4664_fu_1330_p3);

assign and_ln46_3739_fu_1424_p2 = (xor_ln46_2374_fu_1396_p2 & icmp_ln46_1868_fu_1376_p2);

assign and_ln46_3740_fu_1430_p2 = (tmp_4665_fu_1338_p3 & and_ln46_3739_fu_1424_p2);

assign and_ln46_3741_fu_2502_p2 = (xor_ln46_1869_fu_2497_p2 & tmp_4663_reg_2989);

assign and_ln46_3742_fu_1504_p2 = (trunc_ln42_930_fu_164_p1 & tmp_4669_fu_1488_p3);

assign and_ln46_3743_fu_1582_p2 = (xor_ln46_2375_fu_1554_p2 & icmp_ln46_1870_fu_1534_p2);

assign and_ln46_3744_fu_1588_p2 = (tmp_4670_fu_1496_p3 & and_ln46_3743_fu_1582_p2);

assign and_ln46_3745_fu_2536_p2 = (xor_ln46_1871_fu_2531_p2 & tmp_4668_reg_3019);

assign and_ln46_3746_fu_1662_p2 = (trunc_ln42_929_fu_160_p1 & tmp_4674_fu_1646_p3);

assign and_ln46_3747_fu_1740_p2 = (xor_ln46_2376_fu_1712_p2 & icmp_ln46_1872_fu_1692_p2);

assign and_ln46_3748_fu_1746_p2 = (tmp_4675_fu_1654_p3 & and_ln46_3747_fu_1740_p2);

assign and_ln46_3749_fu_2570_p2 = (xor_ln46_1873_fu_2565_p2 & tmp_4673_reg_3049);

assign and_ln46_3750_fu_1820_p2 = (trunc_ln42_928_fu_156_p1 & tmp_4679_fu_1804_p3);

assign and_ln46_3751_fu_1898_p2 = (xor_ln46_2377_fu_1870_p2 & icmp_ln46_1874_fu_1850_p2);

assign and_ln46_3752_fu_1904_p2 = (tmp_4680_fu_1812_p3 & and_ln46_3751_fu_1898_p2);

assign and_ln46_3753_fu_2604_p2 = (xor_ln46_1875_fu_2599_p2 & tmp_4678_reg_3079);

assign and_ln46_3754_fu_1978_p2 = (trunc_ln42_927_fu_152_p1 & tmp_4684_fu_1962_p3);

assign and_ln46_3755_fu_2056_p2 = (xor_ln46_2378_fu_2028_p2 & icmp_ln46_1876_fu_2008_p2);

assign and_ln46_3756_fu_2062_p2 = (tmp_4685_fu_1970_p3 & and_ln46_3755_fu_2056_p2);

assign and_ln46_3757_fu_2638_p2 = (xor_ln46_1877_fu_2633_p2 & tmp_4683_reg_3109);

assign and_ln46_3758_fu_2136_p2 = (trunc_ln42_fu_148_p1 & tmp_4689_fu_2120_p3);

assign and_ln46_3759_fu_2214_p2 = (xor_ln46_2379_fu_2186_p2 & icmp_ln46_1878_fu_2166_p2);

assign and_ln46_3760_fu_2220_p2 = (tmp_4690_fu_2128_p3 & and_ln46_3759_fu_2214_p2);

assign and_ln46_3761_fu_2672_p2 = (xor_ln46_1879_fu_2667_p2 & tmp_4688_reg_3139);

assign and_ln46_fu_240_p2 = (trunc_ln42_938_fu_196_p1 & tmp_4633_fu_224_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln45_927_fu_358_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_928_fu_516_p2 = (($signed(data_4_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_929_fu_674_p2 = (($signed(data_6_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_930_fu_832_p2 = (($signed(data_9_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_931_fu_990_p2 = (($signed(data_11_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_932_fu_1148_p2 = (($signed(data_15_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_933_fu_1306_p2 = (($signed(data_18_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_934_fu_1464_p2 = (($signed(data_19_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_935_fu_1622_p2 = (($signed(data_22_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_936_fu_1780_p2 = (($signed(data_25_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_937_fu_1938_p2 = (($signed(data_28_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_938_fu_2096_p2 = (($signed(data_31_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_200_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_1855_fu_276_p2 = ((tmp4_fu_260_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1856_fu_428_p2 = ((tmp_11_fu_418_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1857_fu_434_p2 = ((tmp_11_fu_418_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1858_fu_586_p2 = ((tmp_s_fu_576_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1859_fu_592_p2 = ((tmp_s_fu_576_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1860_fu_744_p2 = ((tmp_4632_fu_734_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1861_fu_750_p2 = ((tmp_4632_fu_734_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1862_fu_902_p2 = ((tmp_4651_fu_892_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1863_fu_908_p2 = ((tmp_4651_fu_892_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1864_fu_1060_p2 = ((tmp_4656_fu_1050_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1865_fu_1066_p2 = ((tmp_4656_fu_1050_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1866_fu_1218_p2 = ((tmp_4661_fu_1208_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1867_fu_1224_p2 = ((tmp_4661_fu_1208_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1868_fu_1376_p2 = ((tmp_4666_fu_1366_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1869_fu_1382_p2 = ((tmp_4666_fu_1366_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1870_fu_1534_p2 = ((tmp_4671_fu_1524_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1871_fu_1540_p2 = ((tmp_4671_fu_1524_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1872_fu_1692_p2 = ((tmp_4676_fu_1682_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1873_fu_1698_p2 = ((tmp_4676_fu_1682_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1874_fu_1850_p2 = ((tmp_4681_fu_1840_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1875_fu_1856_p2 = ((tmp_4681_fu_1840_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1876_fu_2008_p2 = ((tmp_4686_fu_1998_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1877_fu_2014_p2 = ((tmp_4686_fu_1998_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_1878_fu_2166_p2 = ((tmp_4691_fu_2156_p4 == 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln46_1879_fu_2172_p2 = ((tmp_4691_fu_2156_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_270_p2 = ((tmp4_fu_260_p4 == 6'd63) ? 1'b1 : 1'b0);

assign or_ln46_1855_fu_2269_p2 = (xor_ln46_fu_2254_p2 | and_ln46_3713_fu_2264_p2);

assign or_ln46_1856_fu_470_p2 = (tmp_4636_fu_364_p3 | select_ln46_4737_fu_462_p3);

assign or_ln46_1857_fu_2303_p2 = (xor_ln46_1856_fu_2288_p2 | and_ln46_3717_fu_2298_p2);

assign or_ln46_1858_fu_628_p2 = (tmp_4640_fu_522_p3 | select_ln46_4739_fu_620_p3);

assign or_ln46_1859_fu_2337_p2 = (xor_ln46_1858_fu_2322_p2 | and_ln46_3721_fu_2332_p2);

assign or_ln46_1860_fu_786_p2 = (tmp_4644_fu_680_p3 | select_ln46_4741_fu_778_p3);

assign or_ln46_1861_fu_2371_p2 = (xor_ln46_1860_fu_2356_p2 | and_ln46_3725_fu_2366_p2);

assign or_ln46_1862_fu_944_p2 = (tmp_4648_fu_838_p3 | select_ln46_4743_fu_936_p3);

assign or_ln46_1863_fu_2405_p2 = (xor_ln46_1862_fu_2390_p2 | and_ln46_3729_fu_2400_p2);

assign or_ln46_1864_fu_1102_p2 = (tmp_4653_fu_996_p3 | select_ln46_4745_fu_1094_p3);

assign or_ln46_1865_fu_2439_p2 = (xor_ln46_1864_fu_2424_p2 | and_ln46_3733_fu_2434_p2);

assign or_ln46_1866_fu_1260_p2 = (tmp_4658_fu_1154_p3 | select_ln46_4747_fu_1252_p3);

assign or_ln46_1867_fu_2473_p2 = (xor_ln46_1866_fu_2458_p2 | and_ln46_3737_fu_2468_p2);

assign or_ln46_1868_fu_1418_p2 = (tmp_4663_fu_1312_p3 | select_ln46_4749_fu_1410_p3);

assign or_ln46_1869_fu_2507_p2 = (xor_ln46_1868_fu_2492_p2 | and_ln46_3741_fu_2502_p2);

assign or_ln46_1870_fu_1576_p2 = (tmp_4668_fu_1470_p3 | select_ln46_4751_fu_1568_p3);

assign or_ln46_1871_fu_2541_p2 = (xor_ln46_1870_fu_2526_p2 | and_ln46_3745_fu_2536_p2);

assign or_ln46_1872_fu_1734_p2 = (tmp_4673_fu_1628_p3 | select_ln46_4753_fu_1726_p3);

assign or_ln46_1873_fu_2575_p2 = (xor_ln46_1872_fu_2560_p2 | and_ln46_3749_fu_2570_p2);

assign or_ln46_1874_fu_1892_p2 = (tmp_4678_fu_1786_p3 | select_ln46_4755_fu_1884_p3);

assign or_ln46_1875_fu_2609_p2 = (xor_ln46_1874_fu_2594_p2 | and_ln46_3753_fu_2604_p2);

assign or_ln46_1876_fu_2050_p2 = (tmp_4683_fu_1944_p3 | select_ln46_4757_fu_2042_p3);

assign or_ln46_1877_fu_2643_p2 = (xor_ln46_1876_fu_2628_p2 | and_ln46_3757_fu_2638_p2);

assign or_ln46_1878_fu_2208_p2 = (tmp_4688_fu_2102_p3 | select_ln46_4759_fu_2200_p3);

assign or_ln46_1879_fu_2677_p2 = (xor_ln46_1878_fu_2662_p2 | and_ln46_3761_fu_2672_p2);

assign or_ln46_fu_312_p2 = (tmp_fu_206_p3 | select_ln46_4735_fu_304_p3);

assign select_ln45_927_fu_2315_p3 = ((icmp_ln45_927_reg_2804[0:0] == 1'b1) ? select_ln46_3717_fu_2309_p3 : 9'd0);

assign select_ln45_928_fu_2349_p3 = ((icmp_ln45_928_reg_2834[0:0] == 1'b1) ? select_ln46_3721_fu_2343_p3 : 9'd0);

assign select_ln45_929_fu_2383_p3 = ((icmp_ln45_929_reg_2864[0:0] == 1'b1) ? select_ln46_3725_fu_2377_p3 : 9'd0);

assign select_ln45_930_fu_2417_p3 = ((icmp_ln45_930_reg_2894[0:0] == 1'b1) ? select_ln46_3729_fu_2411_p3 : 9'd0);

assign select_ln45_931_fu_2451_p3 = ((icmp_ln45_931_reg_2924[0:0] == 1'b1) ? select_ln46_3733_fu_2445_p3 : 9'd0);

assign select_ln45_932_fu_2485_p3 = ((icmp_ln45_932_reg_2954[0:0] == 1'b1) ? select_ln46_3737_fu_2479_p3 : 9'd0);

assign select_ln45_933_fu_2519_p3 = ((icmp_ln45_933_reg_2984[0:0] == 1'b1) ? select_ln46_3741_fu_2513_p3 : 9'd0);

assign select_ln45_934_fu_2553_p3 = ((icmp_ln45_934_reg_3014[0:0] == 1'b1) ? select_ln46_3745_fu_2547_p3 : 9'd0);

assign select_ln45_935_fu_2587_p3 = ((icmp_ln45_935_reg_3044[0:0] == 1'b1) ? select_ln46_3749_fu_2581_p3 : 9'd0);

assign select_ln45_936_fu_2621_p3 = ((icmp_ln45_936_reg_3074[0:0] == 1'b1) ? select_ln46_3753_fu_2615_p3 : 9'd0);

assign select_ln45_937_fu_2655_p3 = ((icmp_ln45_937_reg_3104[0:0] == 1'b1) ? select_ln46_3757_fu_2649_p3 : 9'd0);

assign select_ln45_938_fu_2689_p3 = ((icmp_ln45_938_reg_3134[0:0] == 1'b1) ? select_ln46_3761_fu_2683_p3 : 9'd0);

assign select_ln45_fu_2281_p3 = ((icmp_ln45_reg_2774[0:0] == 1'b1) ? select_ln46_3713_fu_2275_p3 : 9'd0);

assign select_ln46_3711_fu_330_p3 = ((and_ln46_3712_fu_324_p2[0:0] == 1'b1) ? trunc_ln46_fu_256_p1 : 8'd0);

assign select_ln46_3712_fu_350_p3 = ((or_ln46_fu_312_p2[0:0] == 1'b1) ? select_ln46_4736_fu_342_p3 : 9'd511);

assign select_ln46_3713_fu_2275_p3 = ((or_ln46_1855_fu_2269_p2[0:0] == 1'b1) ? select_ln46_3712_reg_2799 : add_ln46_reg_2784);

assign select_ln46_3714_fu_454_p3 = ((tmp_4639_fu_440_p3[0:0] == 1'b1) ? icmp_ln46_1857_fu_434_p2 : icmp_ln46_1856_fu_428_p2);

assign select_ln46_3715_fu_488_p3 = ((and_ln46_3716_fu_482_p2[0:0] == 1'b1) ? trunc_ln46_1438_fu_414_p1 : 8'd0);

assign select_ln46_3716_fu_508_p3 = ((or_ln46_1856_fu_470_p2[0:0] == 1'b1) ? select_ln46_4738_fu_500_p3 : 9'd511);

assign select_ln46_3717_fu_2309_p3 = ((or_ln46_1857_fu_2303_p2[0:0] == 1'b1) ? select_ln46_3716_reg_2829 : add_ln46_927_reg_2814);

assign select_ln46_3718_fu_612_p3 = ((tmp_4643_fu_598_p3[0:0] == 1'b1) ? icmp_ln46_1859_fu_592_p2 : icmp_ln46_1858_fu_586_p2);

assign select_ln46_3719_fu_646_p3 = ((and_ln46_3720_fu_640_p2[0:0] == 1'b1) ? trunc_ln46_1439_fu_572_p1 : 8'd0);

assign select_ln46_3720_fu_666_p3 = ((or_ln46_1858_fu_628_p2[0:0] == 1'b1) ? select_ln46_4740_fu_658_p3 : 9'd511);

assign select_ln46_3721_fu_2343_p3 = ((or_ln46_1859_fu_2337_p2[0:0] == 1'b1) ? select_ln46_3720_reg_2859 : add_ln46_928_reg_2844);

assign select_ln46_3722_fu_770_p3 = ((tmp_4647_fu_756_p3[0:0] == 1'b1) ? icmp_ln46_1861_fu_750_p2 : icmp_ln46_1860_fu_744_p2);

assign select_ln46_3723_fu_804_p3 = ((and_ln46_3724_fu_798_p2[0:0] == 1'b1) ? trunc_ln46_1440_fu_730_p1 : 8'd0);

assign select_ln46_3724_fu_824_p3 = ((or_ln46_1860_fu_786_p2[0:0] == 1'b1) ? select_ln46_4742_fu_816_p3 : 9'd511);

assign select_ln46_3725_fu_2377_p3 = ((or_ln46_1861_fu_2371_p2[0:0] == 1'b1) ? select_ln46_3724_reg_2889 : add_ln46_929_reg_2874);

assign select_ln46_3726_fu_928_p3 = ((tmp_4652_fu_914_p3[0:0] == 1'b1) ? icmp_ln46_1863_fu_908_p2 : icmp_ln46_1862_fu_902_p2);

assign select_ln46_3727_fu_962_p3 = ((and_ln46_3728_fu_956_p2[0:0] == 1'b1) ? trunc_ln46_1441_fu_888_p1 : 8'd0);

assign select_ln46_3728_fu_982_p3 = ((or_ln46_1862_fu_944_p2[0:0] == 1'b1) ? select_ln46_4744_fu_974_p3 : 9'd511);

assign select_ln46_3729_fu_2411_p3 = ((or_ln46_1863_fu_2405_p2[0:0] == 1'b1) ? select_ln46_3728_reg_2919 : add_ln46_930_reg_2904);

assign select_ln46_3730_fu_1086_p3 = ((tmp_4657_fu_1072_p3[0:0] == 1'b1) ? icmp_ln46_1865_fu_1066_p2 : icmp_ln46_1864_fu_1060_p2);

assign select_ln46_3731_fu_1120_p3 = ((and_ln46_3732_fu_1114_p2[0:0] == 1'b1) ? trunc_ln46_1442_fu_1046_p1 : 8'd0);

assign select_ln46_3732_fu_1140_p3 = ((or_ln46_1864_fu_1102_p2[0:0] == 1'b1) ? select_ln46_4746_fu_1132_p3 : 9'd511);

assign select_ln46_3733_fu_2445_p3 = ((or_ln46_1865_fu_2439_p2[0:0] == 1'b1) ? select_ln46_3732_reg_2949 : add_ln46_931_reg_2934);

assign select_ln46_3734_fu_1244_p3 = ((tmp_4662_fu_1230_p3[0:0] == 1'b1) ? icmp_ln46_1867_fu_1224_p2 : icmp_ln46_1866_fu_1218_p2);

assign select_ln46_3735_fu_1278_p3 = ((and_ln46_3736_fu_1272_p2[0:0] == 1'b1) ? trunc_ln46_1443_fu_1204_p1 : 8'd0);

assign select_ln46_3736_fu_1298_p3 = ((or_ln46_1866_fu_1260_p2[0:0] == 1'b1) ? select_ln46_4748_fu_1290_p3 : 9'd511);

assign select_ln46_3737_fu_2479_p3 = ((or_ln46_1867_fu_2473_p2[0:0] == 1'b1) ? select_ln46_3736_reg_2979 : add_ln46_932_reg_2964);

assign select_ln46_3738_fu_1402_p3 = ((tmp_4667_fu_1388_p3[0:0] == 1'b1) ? icmp_ln46_1869_fu_1382_p2 : icmp_ln46_1868_fu_1376_p2);

assign select_ln46_3739_fu_1436_p3 = ((and_ln46_3740_fu_1430_p2[0:0] == 1'b1) ? trunc_ln46_1444_fu_1362_p1 : 8'd0);

assign select_ln46_3740_fu_1456_p3 = ((or_ln46_1868_fu_1418_p2[0:0] == 1'b1) ? select_ln46_4750_fu_1448_p3 : 9'd511);

assign select_ln46_3741_fu_2513_p3 = ((or_ln46_1869_fu_2507_p2[0:0] == 1'b1) ? select_ln46_3740_reg_3009 : add_ln46_933_reg_2994);

assign select_ln46_3742_fu_1560_p3 = ((tmp_4672_fu_1546_p3[0:0] == 1'b1) ? icmp_ln46_1871_fu_1540_p2 : icmp_ln46_1870_fu_1534_p2);

assign select_ln46_3743_fu_1594_p3 = ((and_ln46_3744_fu_1588_p2[0:0] == 1'b1) ? trunc_ln46_1445_fu_1520_p1 : 8'd0);

assign select_ln46_3744_fu_1614_p3 = ((or_ln46_1870_fu_1576_p2[0:0] == 1'b1) ? select_ln46_4752_fu_1606_p3 : 9'd511);

assign select_ln46_3745_fu_2547_p3 = ((or_ln46_1871_fu_2541_p2[0:0] == 1'b1) ? select_ln46_3744_reg_3039 : add_ln46_934_reg_3024);

assign select_ln46_3746_fu_1718_p3 = ((tmp_4677_fu_1704_p3[0:0] == 1'b1) ? icmp_ln46_1873_fu_1698_p2 : icmp_ln46_1872_fu_1692_p2);

assign select_ln46_3747_fu_1752_p3 = ((and_ln46_3748_fu_1746_p2[0:0] == 1'b1) ? trunc_ln46_1446_fu_1678_p1 : 8'd0);

assign select_ln46_3748_fu_1772_p3 = ((or_ln46_1872_fu_1734_p2[0:0] == 1'b1) ? select_ln46_4754_fu_1764_p3 : 9'd511);

assign select_ln46_3749_fu_2581_p3 = ((or_ln46_1873_fu_2575_p2[0:0] == 1'b1) ? select_ln46_3748_reg_3069 : add_ln46_935_reg_3054);

assign select_ln46_3750_fu_1876_p3 = ((tmp_4682_fu_1862_p3[0:0] == 1'b1) ? icmp_ln46_1875_fu_1856_p2 : icmp_ln46_1874_fu_1850_p2);

assign select_ln46_3751_fu_1910_p3 = ((and_ln46_3752_fu_1904_p2[0:0] == 1'b1) ? trunc_ln46_1447_fu_1836_p1 : 8'd0);

assign select_ln46_3752_fu_1930_p3 = ((or_ln46_1874_fu_1892_p2[0:0] == 1'b1) ? select_ln46_4756_fu_1922_p3 : 9'd511);

assign select_ln46_3753_fu_2615_p3 = ((or_ln46_1875_fu_2609_p2[0:0] == 1'b1) ? select_ln46_3752_reg_3099 : add_ln46_936_reg_3084);

assign select_ln46_3754_fu_2034_p3 = ((tmp_4687_fu_2020_p3[0:0] == 1'b1) ? icmp_ln46_1877_fu_2014_p2 : icmp_ln46_1876_fu_2008_p2);

assign select_ln46_3755_fu_2068_p3 = ((and_ln46_3756_fu_2062_p2[0:0] == 1'b1) ? trunc_ln46_1448_fu_1994_p1 : 8'd0);

assign select_ln46_3756_fu_2088_p3 = ((or_ln46_1876_fu_2050_p2[0:0] == 1'b1) ? select_ln46_4758_fu_2080_p3 : 9'd511);

assign select_ln46_3757_fu_2649_p3 = ((or_ln46_1877_fu_2643_p2[0:0] == 1'b1) ? select_ln46_3756_reg_3129 : add_ln46_937_reg_3114);

assign select_ln46_3758_fu_2192_p3 = ((tmp_4692_fu_2178_p3[0:0] == 1'b1) ? icmp_ln46_1879_fu_2172_p2 : icmp_ln46_1878_fu_2166_p2);

assign select_ln46_3759_fu_2226_p3 = ((and_ln46_3760_fu_2220_p2[0:0] == 1'b1) ? trunc_ln46_1449_fu_2152_p1 : 8'd0);

assign select_ln46_3760_fu_2246_p3 = ((or_ln46_1878_fu_2208_p2[0:0] == 1'b1) ? select_ln46_4760_fu_2238_p3 : 9'd511);

assign select_ln46_3761_fu_2683_p3 = ((or_ln46_1879_fu_2677_p2[0:0] == 1'b1) ? select_ln46_3760_reg_3159 : add_ln46_938_reg_3144);

assign select_ln46_4735_fu_304_p3 = ((tmp_4634_fu_232_p3[0:0] == 1'b1) ? select_ln46_fu_296_p3 : icmp_ln46_1855_fu_276_p2);

assign select_ln46_4736_fu_342_p3 = ((tmp_fu_206_p3[0:0] == 1'b1) ? zext_ln46_1439_fu_338_p1 : add_ln46_fu_250_p2);

assign select_ln46_4737_fu_462_p3 = ((tmp_4638_fu_390_p3[0:0] == 1'b1) ? select_ln46_3714_fu_454_p3 : icmp_ln46_1857_fu_434_p2);

assign select_ln46_4738_fu_500_p3 = ((tmp_4636_fu_364_p3[0:0] == 1'b1) ? zext_ln46_1440_fu_496_p1 : add_ln46_927_fu_408_p2);

assign select_ln46_4739_fu_620_p3 = ((tmp_4642_fu_548_p3[0:0] == 1'b1) ? select_ln46_3718_fu_612_p3 : icmp_ln46_1859_fu_592_p2);

assign select_ln46_4740_fu_658_p3 = ((tmp_4640_fu_522_p3[0:0] == 1'b1) ? zext_ln46_1441_fu_654_p1 : add_ln46_928_fu_566_p2);

assign select_ln46_4741_fu_778_p3 = ((tmp_4646_fu_706_p3[0:0] == 1'b1) ? select_ln46_3722_fu_770_p3 : icmp_ln46_1861_fu_750_p2);

assign select_ln46_4742_fu_816_p3 = ((tmp_4644_fu_680_p3[0:0] == 1'b1) ? zext_ln46_1442_fu_812_p1 : add_ln46_929_fu_724_p2);

assign select_ln46_4743_fu_936_p3 = ((tmp_4650_fu_864_p3[0:0] == 1'b1) ? select_ln46_3726_fu_928_p3 : icmp_ln46_1863_fu_908_p2);

assign select_ln46_4744_fu_974_p3 = ((tmp_4648_fu_838_p3[0:0] == 1'b1) ? zext_ln46_1443_fu_970_p1 : add_ln46_930_fu_882_p2);

assign select_ln46_4745_fu_1094_p3 = ((tmp_4655_fu_1022_p3[0:0] == 1'b1) ? select_ln46_3730_fu_1086_p3 : icmp_ln46_1865_fu_1066_p2);

assign select_ln46_4746_fu_1132_p3 = ((tmp_4653_fu_996_p3[0:0] == 1'b1) ? zext_ln46_1444_fu_1128_p1 : add_ln46_931_fu_1040_p2);

assign select_ln46_4747_fu_1252_p3 = ((tmp_4660_fu_1180_p3[0:0] == 1'b1) ? select_ln46_3734_fu_1244_p3 : icmp_ln46_1867_fu_1224_p2);

assign select_ln46_4748_fu_1290_p3 = ((tmp_4658_fu_1154_p3[0:0] == 1'b1) ? zext_ln46_1445_fu_1286_p1 : add_ln46_932_fu_1198_p2);

assign select_ln46_4749_fu_1410_p3 = ((tmp_4665_fu_1338_p3[0:0] == 1'b1) ? select_ln46_3738_fu_1402_p3 : icmp_ln46_1869_fu_1382_p2);

assign select_ln46_4750_fu_1448_p3 = ((tmp_4663_fu_1312_p3[0:0] == 1'b1) ? zext_ln46_1446_fu_1444_p1 : add_ln46_933_fu_1356_p2);

assign select_ln46_4751_fu_1568_p3 = ((tmp_4670_fu_1496_p3[0:0] == 1'b1) ? select_ln46_3742_fu_1560_p3 : icmp_ln46_1871_fu_1540_p2);

assign select_ln46_4752_fu_1606_p3 = ((tmp_4668_fu_1470_p3[0:0] == 1'b1) ? zext_ln46_1447_fu_1602_p1 : add_ln46_934_fu_1514_p2);

assign select_ln46_4753_fu_1726_p3 = ((tmp_4675_fu_1654_p3[0:0] == 1'b1) ? select_ln46_3746_fu_1718_p3 : icmp_ln46_1873_fu_1698_p2);

assign select_ln46_4754_fu_1764_p3 = ((tmp_4673_fu_1628_p3[0:0] == 1'b1) ? zext_ln46_1448_fu_1760_p1 : add_ln46_935_fu_1672_p2);

assign select_ln46_4755_fu_1884_p3 = ((tmp_4680_fu_1812_p3[0:0] == 1'b1) ? select_ln46_3750_fu_1876_p3 : icmp_ln46_1875_fu_1856_p2);

assign select_ln46_4756_fu_1922_p3 = ((tmp_4678_fu_1786_p3[0:0] == 1'b1) ? zext_ln46_1449_fu_1918_p1 : add_ln46_936_fu_1830_p2);

assign select_ln46_4757_fu_2042_p3 = ((tmp_4685_fu_1970_p3[0:0] == 1'b1) ? select_ln46_3754_fu_2034_p3 : icmp_ln46_1877_fu_2014_p2);

assign select_ln46_4758_fu_2080_p3 = ((tmp_4683_fu_1944_p3[0:0] == 1'b1) ? zext_ln46_1450_fu_2076_p1 : add_ln46_937_fu_1988_p2);

assign select_ln46_4759_fu_2200_p3 = ((tmp_4690_fu_2128_p3[0:0] == 1'b1) ? select_ln46_3758_fu_2192_p3 : icmp_ln46_1879_fu_2172_p2);

assign select_ln46_4760_fu_2238_p3 = ((tmp_4688_fu_2102_p3[0:0] == 1'b1) ? zext_ln46_1451_fu_2234_p1 : add_ln46_938_fu_2146_p2);

assign select_ln46_fu_296_p3 = ((tmp_4635_fu_282_p3[0:0] == 1'b1) ? icmp_ln46_1855_fu_276_p2 : icmp_ln46_fu_270_p2);

assign tmp4_fu_260_p4 = {{data_0_val[15:10]}};

assign tmp_11_fu_418_p4 = {{data_3_val[15:10]}};

assign tmp_4632_fu_734_p4 = {{data_6_val[15:10]}};

assign tmp_4633_fu_224_p3 = data_0_val[32'd1];

assign tmp_4634_fu_232_p3 = data_0_val[32'd9];

assign tmp_4635_fu_282_p3 = add_ln46_fu_250_p2[32'd8];

assign tmp_4636_fu_364_p3 = data_3_val[32'd15];

assign tmp_4637_fu_382_p3 = data_3_val[32'd1];

assign tmp_4638_fu_390_p3 = data_3_val[32'd9];

assign tmp_4639_fu_440_p3 = add_ln46_927_fu_408_p2[32'd8];

assign tmp_4640_fu_522_p3 = data_4_val[32'd15];

assign tmp_4641_fu_540_p3 = data_4_val[32'd1];

assign tmp_4642_fu_548_p3 = data_4_val[32'd9];

assign tmp_4643_fu_598_p3 = add_ln46_928_fu_566_p2[32'd8];

assign tmp_4644_fu_680_p3 = data_6_val[32'd15];

assign tmp_4645_fu_698_p3 = data_6_val[32'd1];

assign tmp_4646_fu_706_p3 = data_6_val[32'd9];

assign tmp_4647_fu_756_p3 = add_ln46_929_fu_724_p2[32'd8];

assign tmp_4648_fu_838_p3 = data_9_val[32'd15];

assign tmp_4649_fu_856_p3 = data_9_val[32'd1];

assign tmp_4650_fu_864_p3 = data_9_val[32'd9];

assign tmp_4651_fu_892_p4 = {{data_9_val[15:10]}};

assign tmp_4652_fu_914_p3 = add_ln46_930_fu_882_p2[32'd8];

assign tmp_4653_fu_996_p3 = data_11_val[32'd15];

assign tmp_4654_fu_1014_p3 = data_11_val[32'd1];

assign tmp_4655_fu_1022_p3 = data_11_val[32'd9];

assign tmp_4656_fu_1050_p4 = {{data_11_val[15:10]}};

assign tmp_4657_fu_1072_p3 = add_ln46_931_fu_1040_p2[32'd8];

assign tmp_4658_fu_1154_p3 = data_15_val[32'd15];

assign tmp_4659_fu_1172_p3 = data_15_val[32'd1];

assign tmp_4660_fu_1180_p3 = data_15_val[32'd9];

assign tmp_4661_fu_1208_p4 = {{data_15_val[15:10]}};

assign tmp_4662_fu_1230_p3 = add_ln46_932_fu_1198_p2[32'd8];

assign tmp_4663_fu_1312_p3 = data_18_val[32'd15];

assign tmp_4664_fu_1330_p3 = data_18_val[32'd1];

assign tmp_4665_fu_1338_p3 = data_18_val[32'd9];

assign tmp_4666_fu_1366_p4 = {{data_18_val[15:10]}};

assign tmp_4667_fu_1388_p3 = add_ln46_933_fu_1356_p2[32'd8];

assign tmp_4668_fu_1470_p3 = data_19_val[32'd15];

assign tmp_4669_fu_1488_p3 = data_19_val[32'd1];

assign tmp_4670_fu_1496_p3 = data_19_val[32'd9];

assign tmp_4671_fu_1524_p4 = {{data_19_val[15:10]}};

assign tmp_4672_fu_1546_p3 = add_ln46_934_fu_1514_p2[32'd8];

assign tmp_4673_fu_1628_p3 = data_22_val[32'd15];

assign tmp_4674_fu_1646_p3 = data_22_val[32'd1];

assign tmp_4675_fu_1654_p3 = data_22_val[32'd9];

assign tmp_4676_fu_1682_p4 = {{data_22_val[15:10]}};

assign tmp_4677_fu_1704_p3 = add_ln46_935_fu_1672_p2[32'd8];

assign tmp_4678_fu_1786_p3 = data_25_val[32'd15];

assign tmp_4679_fu_1804_p3 = data_25_val[32'd1];

assign tmp_4680_fu_1812_p3 = data_25_val[32'd9];

assign tmp_4681_fu_1840_p4 = {{data_25_val[15:10]}};

assign tmp_4682_fu_1862_p3 = add_ln46_936_fu_1830_p2[32'd8];

assign tmp_4683_fu_1944_p3 = data_28_val[32'd15];

assign tmp_4684_fu_1962_p3 = data_28_val[32'd1];

assign tmp_4685_fu_1970_p3 = data_28_val[32'd9];

assign tmp_4686_fu_1998_p4 = {{data_28_val[15:10]}};

assign tmp_4687_fu_2020_p3 = add_ln46_937_fu_1988_p2[32'd8];

assign tmp_4688_fu_2102_p3 = data_31_val[32'd15];

assign tmp_4689_fu_2120_p3 = data_31_val[32'd1];

assign tmp_4690_fu_2128_p3 = data_31_val[32'd9];

assign tmp_4691_fu_2156_p4 = {{data_31_val[15:10]}};

assign tmp_4692_fu_2178_p3 = add_ln46_938_fu_2146_p2[32'd8];

assign tmp_fu_206_p3 = data_0_val[32'd15];

assign tmp_s_fu_576_p4 = {{data_4_val[15:10]}};

assign trunc_ln42_927_fu_152_p1 = data_28_val[0:0];

assign trunc_ln42_928_fu_156_p1 = data_25_val[0:0];

assign trunc_ln42_929_fu_160_p1 = data_22_val[0:0];

assign trunc_ln42_930_fu_164_p1 = data_19_val[0:0];

assign trunc_ln42_931_fu_168_p1 = data_18_val[0:0];

assign trunc_ln42_932_fu_172_p1 = data_15_val[0:0];

assign trunc_ln42_933_fu_176_p1 = data_11_val[0:0];

assign trunc_ln42_934_fu_180_p1 = data_9_val[0:0];

assign trunc_ln42_935_fu_184_p1 = data_6_val[0:0];

assign trunc_ln42_936_fu_188_p1 = data_4_val[0:0];

assign trunc_ln42_937_fu_192_p1 = data_3_val[0:0];

assign trunc_ln42_938_fu_196_p1 = data_0_val[0:0];

assign trunc_ln42_fu_148_p1 = data_31_val[0:0];

assign trunc_ln46_1438_fu_414_p1 = add_ln46_927_fu_408_p2[7:0];

assign trunc_ln46_1439_fu_572_p1 = add_ln46_928_fu_566_p2[7:0];

assign trunc_ln46_1440_fu_730_p1 = add_ln46_929_fu_724_p2[7:0];

assign trunc_ln46_1441_fu_888_p1 = add_ln46_930_fu_882_p2[7:0];

assign trunc_ln46_1442_fu_1046_p1 = add_ln46_931_fu_1040_p2[7:0];

assign trunc_ln46_1443_fu_1204_p1 = add_ln46_932_fu_1198_p2[7:0];

assign trunc_ln46_1444_fu_1362_p1 = add_ln46_933_fu_1356_p2[7:0];

assign trunc_ln46_1445_fu_1520_p1 = add_ln46_934_fu_1514_p2[7:0];

assign trunc_ln46_1446_fu_1678_p1 = add_ln46_935_fu_1672_p2[7:0];

assign trunc_ln46_1447_fu_1836_p1 = add_ln46_936_fu_1830_p2[7:0];

assign trunc_ln46_1448_fu_1994_p1 = add_ln46_937_fu_1988_p2[7:0];

assign trunc_ln46_1449_fu_2152_p1 = add_ln46_938_fu_2146_p2[7:0];

assign trunc_ln46_925_fu_530_p4 = {{data_4_val[9:1]}};

assign trunc_ln46_926_fu_688_p4 = {{data_6_val[9:1]}};

assign trunc_ln46_927_fu_846_p4 = {{data_9_val[9:1]}};

assign trunc_ln46_928_fu_1004_p4 = {{data_11_val[9:1]}};

assign trunc_ln46_929_fu_1162_p4 = {{data_15_val[9:1]}};

assign trunc_ln46_930_fu_1320_p4 = {{data_18_val[9:1]}};

assign trunc_ln46_931_fu_1478_p4 = {{data_19_val[9:1]}};

assign trunc_ln46_932_fu_1636_p4 = {{data_22_val[9:1]}};

assign trunc_ln46_933_fu_1794_p4 = {{data_25_val[9:1]}};

assign trunc_ln46_934_fu_1952_p4 = {{data_28_val[9:1]}};

assign trunc_ln46_935_fu_2110_p4 = {{data_31_val[9:1]}};

assign trunc_ln46_fu_256_p1 = add_ln46_fu_250_p2[7:0];

assign trunc_ln46_s_fu_372_p4 = {{data_3_val[9:1]}};

assign trunc_ln4_fu_214_p4 = {{data_0_val[9:1]}};

assign xor_ln46_1855_fu_2259_p2 = (1'd1 ^ and_ln46_3712_reg_2794);

assign xor_ln46_1856_fu_2288_p2 = (or_ln46_1856_reg_2819 ^ 1'd1);

assign xor_ln46_1857_fu_2293_p2 = (1'd1 ^ and_ln46_3716_reg_2824);

assign xor_ln46_1858_fu_2322_p2 = (or_ln46_1858_reg_2849 ^ 1'd1);

assign xor_ln46_1859_fu_2327_p2 = (1'd1 ^ and_ln46_3720_reg_2854);

assign xor_ln46_1860_fu_2356_p2 = (or_ln46_1860_reg_2879 ^ 1'd1);

assign xor_ln46_1861_fu_2361_p2 = (1'd1 ^ and_ln46_3724_reg_2884);

assign xor_ln46_1862_fu_2390_p2 = (or_ln46_1862_reg_2909 ^ 1'd1);

assign xor_ln46_1863_fu_2395_p2 = (1'd1 ^ and_ln46_3728_reg_2914);

assign xor_ln46_1864_fu_2424_p2 = (or_ln46_1864_reg_2939 ^ 1'd1);

assign xor_ln46_1865_fu_2429_p2 = (1'd1 ^ and_ln46_3732_reg_2944);

assign xor_ln46_1866_fu_2458_p2 = (or_ln46_1866_reg_2969 ^ 1'd1);

assign xor_ln46_1867_fu_2463_p2 = (1'd1 ^ and_ln46_3736_reg_2974);

assign xor_ln46_1868_fu_2492_p2 = (or_ln46_1868_reg_2999 ^ 1'd1);

assign xor_ln46_1869_fu_2497_p2 = (1'd1 ^ and_ln46_3740_reg_3004);

assign xor_ln46_1870_fu_2526_p2 = (or_ln46_1870_reg_3029 ^ 1'd1);

assign xor_ln46_1871_fu_2531_p2 = (1'd1 ^ and_ln46_3744_reg_3034);

assign xor_ln46_1872_fu_2560_p2 = (or_ln46_1872_reg_3059 ^ 1'd1);

assign xor_ln46_1873_fu_2565_p2 = (1'd1 ^ and_ln46_3748_reg_3064);

assign xor_ln46_1874_fu_2594_p2 = (or_ln46_1874_reg_3089 ^ 1'd1);

assign xor_ln46_1875_fu_2599_p2 = (1'd1 ^ and_ln46_3752_reg_3094);

assign xor_ln46_1876_fu_2628_p2 = (or_ln46_1876_reg_3119 ^ 1'd1);

assign xor_ln46_1877_fu_2633_p2 = (1'd1 ^ and_ln46_3756_reg_3124);

assign xor_ln46_1878_fu_2662_p2 = (or_ln46_1878_reg_3149 ^ 1'd1);

assign xor_ln46_1879_fu_2667_p2 = (1'd1 ^ and_ln46_3760_reg_3154);

assign xor_ln46_2367_fu_290_p2 = (tmp_4635_fu_282_p3 ^ 1'd1);

assign xor_ln46_2368_fu_448_p2 = (tmp_4639_fu_440_p3 ^ 1'd1);

assign xor_ln46_2369_fu_606_p2 = (tmp_4643_fu_598_p3 ^ 1'd1);

assign xor_ln46_2370_fu_764_p2 = (tmp_4647_fu_756_p3 ^ 1'd1);

assign xor_ln46_2371_fu_922_p2 = (tmp_4652_fu_914_p3 ^ 1'd1);

assign xor_ln46_2372_fu_1080_p2 = (tmp_4657_fu_1072_p3 ^ 1'd1);

assign xor_ln46_2373_fu_1238_p2 = (tmp_4662_fu_1230_p3 ^ 1'd1);

assign xor_ln46_2374_fu_1396_p2 = (tmp_4667_fu_1388_p3 ^ 1'd1);

assign xor_ln46_2375_fu_1554_p2 = (tmp_4672_fu_1546_p3 ^ 1'd1);

assign xor_ln46_2376_fu_1712_p2 = (tmp_4677_fu_1704_p3 ^ 1'd1);

assign xor_ln46_2377_fu_1870_p2 = (tmp_4682_fu_1862_p3 ^ 1'd1);

assign xor_ln46_2378_fu_2028_p2 = (tmp_4687_fu_2020_p3 ^ 1'd1);

assign xor_ln46_2379_fu_2186_p2 = (tmp_4692_fu_2178_p3 ^ 1'd1);

assign xor_ln46_fu_2254_p2 = (or_ln46_reg_2789 ^ 1'd1);

assign zext_ln46_1439_fu_338_p1 = select_ln46_3711_fu_330_p3;

assign zext_ln46_1440_fu_496_p1 = select_ln46_3715_fu_488_p3;

assign zext_ln46_1441_fu_654_p1 = select_ln46_3719_fu_646_p3;

assign zext_ln46_1442_fu_812_p1 = select_ln46_3723_fu_804_p3;

assign zext_ln46_1443_fu_970_p1 = select_ln46_3727_fu_962_p3;

assign zext_ln46_1444_fu_1128_p1 = select_ln46_3731_fu_1120_p3;

assign zext_ln46_1445_fu_1286_p1 = select_ln46_3735_fu_1278_p3;

assign zext_ln46_1446_fu_1444_p1 = select_ln46_3739_fu_1436_p3;

assign zext_ln46_1447_fu_1602_p1 = select_ln46_3743_fu_1594_p3;

assign zext_ln46_1448_fu_1760_p1 = select_ln46_3747_fu_1752_p3;

assign zext_ln46_1449_fu_1918_p1 = select_ln46_3751_fu_1910_p3;

assign zext_ln46_1450_fu_2076_p1 = select_ln46_3755_fu_2068_p3;

assign zext_ln46_1451_fu_2234_p1 = select_ln46_3759_fu_2226_p3;

assign zext_ln46_927_fu_404_p1 = and_ln46_3714_fu_398_p2;

assign zext_ln46_928_fu_562_p1 = and_ln46_3718_fu_556_p2;

assign zext_ln46_929_fu_720_p1 = and_ln46_3722_fu_714_p2;

assign zext_ln46_930_fu_878_p1 = and_ln46_3726_fu_872_p2;

assign zext_ln46_931_fu_1036_p1 = and_ln46_3730_fu_1030_p2;

assign zext_ln46_932_fu_1194_p1 = and_ln46_3734_fu_1188_p2;

assign zext_ln46_933_fu_1352_p1 = and_ln46_3738_fu_1346_p2;

assign zext_ln46_934_fu_1510_p1 = and_ln46_3742_fu_1504_p2;

assign zext_ln46_935_fu_1668_p1 = and_ln46_3746_fu_1662_p2;

assign zext_ln46_936_fu_1826_p1 = and_ln46_3750_fu_1820_p2;

assign zext_ln46_937_fu_1984_p1 = and_ln46_3754_fu_1978_p2;

assign zext_ln46_938_fu_2142_p1 = and_ln46_3758_fu_2136_p2;

assign zext_ln46_fu_246_p1 = and_ln46_fu_240_p2;

endmodule //JetTagger_relu_ap_fixed_16_6_5_3_0_ap_ufixed_9_0_4_0_0_relu_config19_s
