\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable}{\section{A\-P\-B1 Clock Enable Disable}
\label{group___r_c_c___a_p_b1___clock___enable___disable}\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
}


Enable or disable the Low Speed A\-P\-B (A\-P\-B1) peripheral clock.  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}()
\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-T\-I\-M2\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_gad2def81b1df0e62cd322ab60b31ba59f}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-T\-I\-M3\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga9fb7035f007ec272b725e51018a36b23}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-T\-I\-M4\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga8888dfd8a1e50f8019f581506ec776d8}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-T\-I\-M6\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1ee14a6e314a50eee7a1a09482a25abf}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-T\-I\-M7\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga865f11c3f70a9b85ebc5f09baf60eec9}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-W\-W\-D\-G\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6afa0a633cf2553743a494d97aa5b997}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-S\-P\-I2\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_gabb56a85a6424a60da8edc681f3a1c918}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-U\-S\-A\-R\-T2\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga1edc6c83fbebf8b4265ef9500aa04b04}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-U\-S\-A\-R\-T3\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga5b0866dac14f73ddeafa6308ac447bec}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-I2\-C1\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga490a853eae72da96aad5379a6e939dd8}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-I2\-C2\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga3ebc5988bcf1e2965ed482fd76c67b22}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga248a0f9f8b79b169d2e5ba5bd87b03c7}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga563ec3f13e60adc91bc8741c5cc8184f}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-U\-S\-B\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga248a0f9f8b79b169d2e5ba5bd87b03c7}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-P\-W\-R\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf3db86d2db2bad45732a742b6a91ea0b}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-D\-A\-C\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6817d8397756e235e5d29e980c7dbb47}

\item 
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab4c437e55b3328cc80e4807ec3484a71}{\#define {\bfseries \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-D\-I\-S\-A\-B\-L\-E}()~(R\-C\-C-\/$>$A\-P\-B1\-E\-N\-R \&= $\sim$(\hyperlink{group___peripheral___registers___bits___definition_ga25307398c31b0f372cad700d4c0d26ed}{R\-C\-C\-\_\-\-A\-P\-B1\-E\-N\-R\-\_\-\-C\-O\-M\-P\-E\-N}))}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab4c437e55b3328cc80e4807ec3484a71}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
Enable or disable the Low Speed A\-P\-B (A\-P\-B1) peripheral clock. \begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\subsection{Macro Definition Documentation}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gac7d2931b2a75f3a79174b0e0270b34de}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-C\-O\-M\-P\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gac7d2931b2a75f3a79174b0e0270b34de}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga25307398c31b0f372cad700d4c0d26ed}{RCC\_APB1ENR\_COMPEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga25307398c31b0f372cad700d4c0d26ed}{RCC\_APB1ENR\_COMPEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-D\-A\-C\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gabf537ba2ca2f41342fdfb724b1f3f260}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\_APB1ENR\_DACEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga087968e2786321fb8645c46b22eea132}{RCC\_APB1ENR\_DACEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C1\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaeae5b9e93721dd4e34274600996baeb}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\_APB1ENR\_I2C1EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga5ca3afe0c517702b2d1366b692c8db0e}{RCC\_APB1ENR\_I2C1EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-I2\-C2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga7826848ae938c7f59984d12bc883a6f0}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\_APB1ENR\_I2C2EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gafd7d1c3c7dbe20aea87a694ae15840f6}{RCC\_APB1ENR\_I2C2EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-P\-W\-R\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga6c7399cc977622172aeda52a86ceed92}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\_APB1ENR\_PWREN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga5c19997ccd28464b80a7c3325da0ca60}{RCC\_APB1ENR\_PWREN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-S\-P\-I2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga12352adbb876f2b827d6ac3a04d94e26}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\_APB1ENR\_SPI2EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gafdce64692c44bf95efbf2fed054e59be}{RCC\_APB1ENR\_SPI2EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga2e895257faa38376b9cdfcd756909a43}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\_APB1ENR\_TIM2EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gacd3966a4d6ae47f06b3c095eaf26a610}{RCC\_APB1ENR\_TIM2EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf62d32fdde03df10072d856515692c8d}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\_APB1ENR\_TIM3EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga75bfa33eb00ee30c6e22f7ceea464ac7}{RCC\_APB1ENR\_TIM3EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M4\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaf9b08205c361d1779b6c7a3afdb67e7c}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\_APB1ENR\_TIM4EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gad4fbbf6b1beeec92c7d80e9e05bd1461}{RCC\_APB1ENR\_TIM4EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M6\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga669982035ad2dd6cf095fd8b281f9dab}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\_APB1ENR\_TIM6EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gafb0279b1f0ff35c2df728d9653cabc0c}{RCC\_APB1ENR\_TIM6EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-T\-I\-M7\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga92313068bbe6883497ca424b24f31d44}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\_APB1ENR\_TIM7EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab595fbaf4167297d8fe2825e41f41990}{RCC\_APB1ENR\_TIM7EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T2\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gaaf50c7d2265d978fab8fbb68a518096d}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\_APB1ENR\_USART2EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gab840af4f735ec36419d61c7db3cfa00d}{RCC\_APB1ENR\_USART2EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-A\-R\-T3\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_ga34a7bf921d694c001b67dcd531c807a3}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\_APB1ENR\_USART3EN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga8033e0312aea02ae7eb2d57da13e8298}{RCC\_APB1ENR\_USART3EN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gacba2aebfe03cd3fd174f5c37a1d62769}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-U\-S\-B\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gacba2aebfe03cd3fd174f5c37a1d62769}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_ga563ec3f13e60adc91bc8741c5cc8184f}{RCC\_APB1ENR\_USBEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_ga563ec3f13e60adc91bc8741c5cc8184f}{RCC\_APB1ENR\_USBEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
\hypertarget{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}{\index{A\-P\-B1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}!\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}}
\index{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E@{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}!APB1 Clock Enable Disable@{A\-P\-B1 Clock Enable Disable}}
\subsubsection[{\-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E}]{\setlength{\rightskip}{0pt plus 5cm}\#define \-\_\-\-\_\-\-H\-A\-L\-\_\-\-R\-C\-C\-\_\-\-W\-W\-D\-G\-\_\-\-C\-L\-K\-\_\-\-E\-N\-A\-B\-L\-E(
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}\label{group___r_c_c___a_p_b1___clock___enable___disable_gab0c13cc10b36c32d750be226d2fda3b2}
{\bfseries Value\-:}
\begin{DoxyCode}
\textcolor{keywordflow}{do} \{ \hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{\(\backslash\)}
\hyperlink{core__cm0_8h_aec43007d9998a0a0e01faede4133d6be}{                                        \_\_IO} uint32\_t tmpreg; \(\backslash\)
                                        SET\_BIT(RCC->APB1ENR, \hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\_APB1ENR\_WWDGEN});\(\backslash\)
                                        \textcolor{comment}{/* Delay after an RCC peripheral clock enabling */}\(\backslash\)
                                        tmpreg = READ\_BIT(RCC->APB1ENR, 
      \hyperlink{group___peripheral___registers___bits___definition_gaf712b922ee776a972d2efa3da0ea4733}{RCC\_APB1ENR\_WWDGEN});\(\backslash\)
                                        UNUSED(tmpreg); \(\backslash\)
                                      \} \textcolor{keywordflow}{while}(0)
\end{DoxyCode}
