<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional ... - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures"><meta name="DC.contributor" content="Martin Vorbach" scheme="inventor"><meta name="DC.contributor" content="Robert Munch" scheme="inventor"><meta name="DC.contributor" content="Pact Gmbh" scheme="assignee"><meta name="DC.date" content="1997-10-8" scheme="dateSubmitted"><meta name="DC.description" content="A uniform bus system is provided which operates without any special consideration by a programmer. Memories and peripheral may be connected to this bus system without any special measures. Likewise, units may be cascaded with the help of the bus system. The bus system combines a number of internal lines, and leads them as a bundle to terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system."><meta name="DC.date" content="2000-9-12" scheme="issued"><meta name="DC.relation" content="DE:4416881:A1" scheme="references"><meta name="DC.relation" content="EP:0221360:A2" scheme="references"><meta name="DC.relation" content="EP:0428327:A1" scheme="references"><meta name="DC.relation" content="EP:0539595:A1" scheme="references"><meta name="DC.relation" content="EP:0678985:A2" scheme="references"><meta name="DC.relation" content="EP:0726532:A2" scheme="references"><meta name="DC.relation" content="EP:0735685:A2" scheme="references"><meta name="DC.relation" content="EP:0748051:A2" scheme="references"><meta name="DC.relation" content="US:34363" scheme="references"><meta name="DC.relation" content="US:4706216" scheme="references"><meta name="DC.relation" content="US:4739474" scheme="references"><meta name="DC.relation" content="US:4761755" scheme="references"><meta name="DC.relation" content="US:4811214" scheme="references"><meta name="DC.relation" content="US:4852048" scheme="references"><meta name="DC.relation" content="US:4870302" scheme="references"><meta name="DC.relation" content="US:4901268" scheme="references"><meta name="DC.relation" content="US:4967340" scheme="references"><meta name="DC.relation" content="US:5014193" scheme="references"><meta name="DC.relation" content="US:5015884" scheme="references"><meta name="DC.relation" content="US:5021947" scheme="references"><meta name="DC.relation" content="US:5023775" scheme="references"><meta name="DC.relation" content="US:5081375" scheme="references"><meta name="DC.relation" content="US:5109503" scheme="references"><meta name="DC.relation" content="US:5113498" scheme="references"><meta name="DC.relation" content="US:5123109" scheme="references"><meta name="DC.relation" content="US:5125801" scheme="references"><meta name="DC.relation" content="US:5128559" scheme="references"><meta name="DC.relation" content="US:5142469" scheme="references"><meta name="DC.relation" content="US:5204935" scheme="references"><meta name="DC.relation" content="US:5208491" scheme="references"><meta name="DC.relation" content="US:5226122" scheme="references"><meta name="DC.relation" content="US:5233539" scheme="references"><meta name="DC.relation" content="US:5247689" scheme="references"><meta name="DC.relation" content="US:5287472" scheme="references"><meta name="DC.relation" content="US:5301344" scheme="references"><meta name="DC.relation" content="US:5303172" scheme="references"><meta name="DC.relation" content="US:5336950" scheme="references"><meta name="DC.relation" content="US:5361373" scheme="references"><meta name="DC.relation" content="US:5418952" scheme="references"><meta name="DC.relation" content="US:5421019" scheme="references"><meta name="DC.relation" content="US:5422823" scheme="references"><meta name="DC.relation" content="US:5426378" scheme="references"><meta name="DC.relation" content="US:5430687" scheme="references"><meta name="DC.relation" content="US:5440245" scheme="references"><meta name="DC.relation" content="US:5442790" scheme="references"><meta name="DC.relation" content="US:5444394" scheme="references"><meta name="DC.relation" content="US:5448186" scheme="references"><meta name="DC.relation" content="US:5455525" scheme="references"><meta name="DC.relation" content="US:5457644" scheme="references"><meta name="DC.relation" content="US:5473266" scheme="references"><meta name="DC.relation" content="US:5473267" scheme="references"><meta name="DC.relation" content="US:5475583" scheme="references"><meta name="DC.relation" content="US:5475803" scheme="references"><meta name="DC.relation" content="US:5483620" scheme="references"><meta name="DC.relation" content="US:5485103" scheme="references"><meta name="DC.relation" content="US:5485104" scheme="references"><meta name="DC.relation" content="US:5489857" scheme="references"><meta name="DC.relation" content="US:5491353" scheme="references"><meta name="DC.relation" content="US:5493239" scheme="references"><meta name="DC.relation" content="US:5497498" scheme="references"><meta name="DC.relation" content="US:5506998" scheme="references"><meta name="DC.relation" content="US:5510730" scheme="references"><meta name="DC.relation" content="US:5511173" scheme="references"><meta name="DC.relation" content="US:5513366" scheme="references"><meta name="DC.relation" content="US:5521837" scheme="references"><meta name="DC.relation" content="US:5522083" scheme="references"><meta name="DC.relation" content="US:5532693" scheme="references"><meta name="DC.relation" content="US:5532957" scheme="references"><meta name="DC.relation" content="US:5535406" scheme="references"><meta name="DC.relation" content="US:5537057" scheme="references"><meta name="DC.relation" content="US:5537601" scheme="references"><meta name="DC.relation" content="US:5541530" scheme="references"><meta name="DC.relation" content="US:5544336" scheme="references"><meta name="DC.relation" content="US:5548773" scheme="references"><meta name="DC.relation" content="US:5555434" scheme="references"><meta name="DC.relation" content="US:5559450" scheme="references"><meta name="DC.relation" content="US:5561738" scheme="references"><meta name="DC.relation" content="US:5570040" scheme="references"><meta name="DC.relation" content="US:5583450" scheme="references"><meta name="DC.relation" content="US:5586044" scheme="references"><meta name="DC.relation" content="US:5587921" scheme="references"><meta name="DC.relation" content="US:5588152" scheme="references"><meta name="DC.relation" content="US:5590345" scheme="references"><meta name="DC.relation" content="US:5659797" scheme="references"><meta name="DC.relation" content="US:5844888" scheme="references"><meta name="DC.relation" content="WO:1990011648:A1" scheme="references"><meta name="DC.relation" content="WO:1994008399:A1" scheme="references"><meta name="citation_reference" content="Athanas, Peter, et al. &quot;IEEE Symposium of FPGAs For Custom Computing Machines,&quot; IEEE Computer Society Press, Apr. 19-21, 1995, pp. i-vii, 1-222."><meta name="citation_reference" content="Athanas, Peter, et al. IEEE Symposium of FPGAs For Custom Computing Machines, IEEE Computer Society Press , Apr. 19 21, 1995, pp. i vii, 1 222."><meta name="citation_reference" content="Bittner, Ray, A., Jr., &quot;Wormhole Run-Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing system,&quot; Dissertation, Jan. 23, 1997, pp. i-xx, 1-415."><meta name="citation_reference" content="Bittner, Ray, A., Jr., Wormhole Run Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing system, Dissertation , Jan. 23, 1997, pp. i xx, 1 415."><meta name="citation_reference" content="M. Moriis Mano, &quot;Digital Design,&quot; by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119-125, 154-161."><meta name="citation_reference" content="M. Moriis Mano, Digital Design, by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119 125, 154 161."><meta name="citation_reference" content="M. Saleeba, &quot;A Self-Contained Dynamically Reconfigurable Processor Architecture&quot;, Sixteenth Australian Computer Science Conference, ASCS-16 QLD, Australia, Feb., 1993."><meta name="citation_reference" content="M. Saleeba, A Self Contained Dynamically Reconfigurable Processor Architecture , Sixteenth Australian Computer Science Conference, ASCS 16 QLD, Australia, Feb., 1993."><meta name="citation_reference" content="Maxfield C. &quot;Logic that Mutates While-U-Wait&quot; EDN (Bur. Ed) (USA), EDN (European Edition), Nov. 7, 1996, Cahners Publishing, USA."><meta name="citation_reference" content="Maxfield C. Logic that Mutates While U Wait EDN (Bur. Ed) (USA), EDN (European Edition), Nov. 7, 1996, Cahners Publishing, USA."><meta name="citation_reference" content="Meyers, G., Advances in Computer Architecture, Wiley Interscience Publication, 2nd ed., John Wiley &amp; Sons, Inc. pp. 463 494, 1978."><meta name="citation_reference" content="Meyers, G., Advances in Computer Architecture, Wiley-Interscience Publication, 2nd ed., John Wiley &amp; Sons, Inc. pp. 463-494, 1978."><meta name="citation_reference" content="Tau Edward, et al., &quot;A First Generation DPGA Implementation,&quot; FPD&#39;95, pp. 138-143."><meta name="citation_reference" content="Tau Edward, et al., A First Generation DPGA Implementation, FPD 95 , pp. 138 143."><meta name="citation_reference" content="Villasenor, John, et al., &quot;Configurable Computing Solutions for Automatic Target Recognition,&quot; IEEE, 1996 pp. 70-79."><meta name="citation_reference" content="Villasenor, John, et al., &quot;Configurable Computing.&quot; Scientific American, vol. 276, No. 6, Jun. 1997, pp. 66-71."><meta name="citation_reference" content="Villasenor, John, et al., Configurable Computing Solutions for Automatic Target Recognition, IEEE , 1996 pp. 70 79."><meta name="citation_reference" content="Villasenor, John, et al., Configurable Computing. Scientific American , vol. 276, No. 6, Jun. 1997, pp. 66 71."><meta name="citation_patent_number" content="US:6119181"><meta name="citation_patent_application_number" content="US:08/947,254"><link rel="canonical" href="http://www.google.com/patents/US6119181"/><meta property="og:url" content="http://www.google.com/patents/US6119181"/><meta name="title" content="Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures"/><meta name="description" content="A uniform bus system is provided which operates without any special consideration by a programmer. Memories and peripheral may be connected to this bus system without any special measures. Likewise, units may be cascaded with the help of the bus system. The bus system combines a number of internal lines, and leads them as a bundle to terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system."/><meta property="og:title" content="Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("UobtU8XGHePDsATmsIHYBQ"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("GBR"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("UobtU8XGHePDsATmsIHYBQ"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("GBR"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6119181?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6119181"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=PBBRBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6119181&amp;usg=AFQjCNGvXIOC2UgJnz7V6IrtpI5rOrxCKg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6119181.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6119181.pdf"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6119181" style="display:none"><span itemprop="description">A uniform bus system is provided which operates without any special consideration by a programmer. Memories and peripheral may be connected to this bus system without any special measures. Likewise, units may be cascaded with the help of the bus system. The bus system combines a number of internal lines,...</span><span itemprop="url">http://www.google.com/patents/US6119181?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures" title="Patent US6119181 - I/O and memory bus system for DFPs and units with two- or multi-dimensional programmable cell architectures"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6119181 A</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 08/947,254</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Sep 12, 2000</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Oct 8, 1997</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 20, 1996</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/CA2277134A1">CA2277134A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE19654595A1">DE19654595A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/DE19781483D2">DE19781483D2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0951682A1">EP0951682A1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP0951682B1">EP0951682B1</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1361517A2">EP1361517A2</a>, </span><span class="patent-bibdata-value"><a href="/patents/EP1361517A3">EP1361517A3</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7650448">US7650448</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7899962">US7899962</a>, </span><span class="patent-bibdata-value"><a href="/patents/US8195856">US8195856</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20080222329">US20080222329</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100082863">US20100082863</a>, </span><span class="patent-bibdata-value"><a href="/patents/US20100287318">US20100287318</a>, </span><span class="patent-bibdata-value"><a href="/patents/WO1998028697A1">WO1998028697A1</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">08947254, </span><span class="patent-bibdata-value">947254, </span><span class="patent-bibdata-value">US 6119181 A, </span><span class="patent-bibdata-value">US 6119181A, </span><span class="patent-bibdata-value">US-A-6119181, </span><span class="patent-bibdata-value">US6119181 A, </span><span class="patent-bibdata-value">US6119181A</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Martin+Vorbach%22">Martin Vorbach</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Robert+Munch%22">Robert Munch</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Pact+Gmbh%22">Pact Gmbh</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6119181.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6119181.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6119181.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (87),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (18),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (33),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (11),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (8)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6119181&usg=AFQjCNGKZ3iWDf7gEJBlo7VZ_FzeBVNLKg">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6119181&usg=AFQjCNHeGqnV28AvJe13371tkwx1-bl-qQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6119181A%26KC%3DA%26FT%3DD&usg=AFQjCNEkzr8wgwmOSKHJjUNOdTFkAw727g">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT54646592" lang="EN" load-source="patent-office">I/O and memory bus system for DFPs and units with two-  or multi-dimensional programmable cell architectures</invention-title></span><br><span class="patent-number">US 6119181 A</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA38123641" lang="EN" load-source="patent-office"> <div class="abstract">A uniform bus system is provided which operates without any special consideration by a programmer. Memories and peripheral may be connected to this bus system without any special measures. Likewise, units may be cascaded with the help of the bus system. The bus system combines a number of internal lines, and leads them as a bundle to terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(12)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-2.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-2.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-3.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-3.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-4.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-4.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-5.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-5.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-6.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-6.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-7.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-7.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-8.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-8.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-9.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-9.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-10.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-10.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-11.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-11.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-12.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-12.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/pages/US6119181-13.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/pages/US6119181-13.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(35)</span></span></div><div class="patent-text"><div mxw-id="PCLM5624255" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is:</claim-statement> <div class="claim"> <div num="1" class="claim">
      <div class="claim-text">1. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one state machine for controlling the at least one interface unit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" class="claim">
      <div class="claim-text">2. The bus system of claim 1, wherein the at least one state machine controls an external bus.</div>
    </div>
    </div> <div class="claim"> <div num="3" class="claim">
      <div class="claim-text">3. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">an address generator in communication with the processing unit, the address generator generating an address for selecting a unit coupled to the bus system.</div> </div>
    </div>
    </div> <div class="claim"> <div num="4" class="claim">
      <div class="claim-text">4. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">a second plurality of lines coupled to the at least one interface unit, the second plurality of lines for at least one of reading data and writing data.</div> </div>
    </div>
    </div> <div class="claim"> <div num="5" class="claim">
      <div class="claim-text">5. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one internal bus system coupled to the at least one interface unit, the at least one internal bus system including a plurality of individual lines, the at least one internal bus system for at least one of reading data and writing data.</div> </div>
    </div>
    </div> <div class="claim"> <div num="6" class="claim">
      <div class="claim-text">6. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one register coupled to the plurality of lines for managing and controlling the bus system.</div> </div>
    </div>
    </div> <div class="claim"> <div num="7" class="claim">
      <div class="claim-text">7. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device;</div> <div class="claim-text">a bus master unit coupled to the plurality of lines for controlling the bus system; and</div> <div class="claim-text">a plurality of slave units in communication with the bus master unit.</div> </div>
    </div>
    </div> <div class="claim"> <div num="8" class="claim">
      <div class="claim-text">8. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled, the first plurality of individual lines providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the plurality of individual lines to form the bus system;</div> <div class="claim-text">a bus master unit coupled to the plurality of lines and controlling the bus system; and</div> <div class="claim-text">a plurality of slave units in communication with the bus master unit;</div> <div class="claim-text">wherein control of the bus system is transferred dynamically from the bus master unit to another unit coupled to the bus system.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" class="claim">
      <div class="claim-text">9. The bus system of claim 8, wherein at least one of the plurality of slave units request control of the bus system.</div>
    </div>
    </div> <div class="claim"> <div num="10" class="claim">
      <div class="claim-text">10. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">a register in communication with the at least one interface unit, the register indicating whether data is stored in the at least one interface unit.</div> </div>
    </div>
    </div> <div class="claim"> <div num="11" class="claim">
      <div class="claim-text">11. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled, the first plurality of individual lines providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device; and</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the at least one interface unit being at least one of integral with the processing unit and formed by a configuration of a plurality of logic cells, each of the plurality of logic cells implementing simple logical functions according to a logic cell configuration.</div> </div>
    </div>
    </div> <div class="claim"> <div num="12" class="claim">
      <div class="claim-text">12. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled, the first plurality of individual lines providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device; and</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the at least one interface unit being configured by at least one of a primary logic unit and the processing unit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" class="claim">
      <div class="claim-text">13. The bus system of claim 12, wherein the primary logic unit is at least partially integrated with the processing unit.</div>
    </div>
    </div> <div class="claim"> <div num="14" class="claim">
      <div class="claim-text">14. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one connection to at least one of a data flow processor (DFP), a field programmable gate array (FPGA), and a dynamically programmable gate array (DPGA).</div> </div>
    </div>
    </div> <div class="claim"> <div num="15" class="claim">
      <div class="claim-text">15. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture, the processing unit including a plurality of re-programmable, dynamically reconfigurable cells; and</div> <div class="claim-text">a plurality of individual lines positioned within the processing unit, the plurality of individual lines being bundled;</div> <div class="claim-text">wherein the plurality of individual lines provide communication between the processing unit and at least one of:<div class="claim-text">i) an additional processing unit, ii) a memory device, and iii) a peripheral device.</div> </div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" class="claim">
      <div class="claim-text">16. The bus system according to claim 15, wherein the memory device is external to the processing unit.</div>
    </div>
    </div> <div class="claim"> <div num="17" class="claim">
      <div class="claim-text">17. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture, the processing unit including a plurality of re-programmable, dynamically reconfigurable cells;</div> <div class="claim-text">a first plurality of individual lines positioned within the processing unit, the first plurality of individual lines being bundled; and</div> <div class="claim-text">at least one interface unit coupled to the plurality of individual lines, the at least one interface unit combining the first plurality of individual lines to form the bus system, the first plurality of individual lines providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" class="claim">
      <div class="claim-text">18. The bus system according to claim 17, wherein the memory device is external to the processing unit.</div>
    </div>
    </div> <div class="claim"> <div num="19" class="claim">
      <div class="claim-text">19. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the bus, the bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one state machine for controlling the at least one interface unit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="20" class="claim">
      <div class="claim-text">20. The bus system of claim 19, wherein the at least one state machine controls an external bus.</div>
    </div>
    </div> <div class="claim"> <div num="21" class="claim">
      <div class="claim-text">21. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the bus, the bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">an address generator in communication with the processing unit, the address generator generating an address for selecting a unit coupled to the bus.</div> </div>
    </div>
    </div> <div class="claim"> <div num="22" class="claim">
      <div class="claim-text">22. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the first bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">a second bus coupled to the at least one interface unit, the second bus for at least one of reading data and writing data.</div> </div>
    </div>
    </div> <div class="claim"> <div num="23" class="claim">
      <div class="claim-text">23. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the first bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one internal bus system coupled to the at least one interface unit, the at least one internal bus system for at least one of reading data and writing data.</div> </div>
    </div>
    </div> <div class="claim"> <div num="24" class="claim">
      <div class="claim-text">24. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one register coupled to the first bus for managing and controlling the bus system.</div> </div>
    </div>
    </div> <div class="claim"> <div num="25" class="claim">
      <div class="claim-text">25. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the first bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">a bus master unit coupled to the first bus for controlling the bus system; and</div> <div class="claim-text">a plurality of slave units in communication with the bus master unit.</div> </div>
    </div>
    </div> <div class="claim"> <div num="26" class="claim">
      <div class="claim-text">26. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit, the first bus providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device;</div> <div class="claim-text">at least one interface unit coupled to the first bus;</div> <div class="claim-text">a bus master unit coupled to the first bus and controlling the bus system; and</div> <div class="claim-text">a plurality of slave units in communication with the bus master unit;</div> <div class="claim-text">wherein control of the bus system is transferred dynamically from the bus master unit to another unit coupled to the bus system.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="27" class="claim">
      <div class="claim-text">27. The bus system of claim 26, wherein at least one of the plurality of slave units request control of the bus system.</div>
    </div>
    </div> <div class="claim"> <div num="28" class="claim">
      <div class="claim-text">28. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit, the first plurality of individual lines being bundled;</div> <div class="claim-text">at least one interface unit coupled to the first bus, first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">a register in communication with the at least one interface unit, the register indicating whether data is stored in the at least one interface unit.</div> </div>
    </div>
    </div> <div class="claim"> <div num="29" class="claim">
      <div class="claim-text">29. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit, the first bus providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device; and</div> <div class="claim-text">at least one interface unit coupled to the first bus, the at least one interface unit being at least one of integral with the processing unit and formed by a configuration of a plurality of logic cells, each of the plurality of logic cells implementing simple logical functions according to a logic cell configuration.</div> </div>
    </div>
    </div> <div class="claim"> <div num="30" class="claim">
      <div class="claim-text">30. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit, the first bus providing communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device and iii) a peripheral device; and</div> <div class="claim-text">at least one interface unit coupled to the first bus, the at least one interface unit being configured by at least one of a primary logic unit and the processing unit.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="31" class="claim">
      <div class="claim-text">31. The bus system of claim 30, wherein the primary logic unit is at least partially integrated with the processing unit.</div>
    </div>
    </div> <div class="claim"> <div num="32" class="claim">
      <div class="claim-text">32. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture;</div> <div class="claim-text">a first bus positioned within the processing unit;</div> <div class="claim-text">at least one interface unit coupled to the first bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device; and</div> <div class="claim-text">at least one connection to at least one of a data flow processor (DFP), a field programmable gate array (FPGA), and a dynamically programmable gate array (DPGA).</div> </div>
    </div>
    </div> <div class="claim"> <div num="33" class="claim">
      <div class="claim-text">33. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture, the processing unit including a plurality of re-programmable, dynamically reconfigurable cells; and</div> <div class="claim-text">a bus positioned within the processing unit;</div> <div class="claim-text">wherein the bus provides communication between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device.</div> </div>
    </div>
    </div> <div class="claim-dependent"> <div num="34" class="claim">
      <div class="claim-text">34. The bus system according to claim 33, wherein the memory device is external to the processing unit.</div>
    </div>
    </div> <div class="claim"> <div num="35" class="claim">
      <div class="claim-text">35. A bus system, comprising:<div class="claim-text">a processing unit, the processing unit having a multi-dimensional programmable cell architecture, the processing unit including a plurality of re-programmable, dynamically reconfigurable cells;</div> <div class="claim-text">a first bus positioned within the processing unit; and</div> <div class="claim-text">at least one interface unit coupled to the first bus, the first bus providing communication, via the at least one interface unit, between the processing unit and at least one of: i) an additional processing unit, ii) a memory device, and iii) a peripheral device.</div> </div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES67531241" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates to I/O and memory bus systems.</p>
    <heading>BACKGROUND INFORMATION</heading> <p>In German Patent No. DE 44 16 881 A1, a data flow processor ("DFP") is described in which the lines of each edge cell (i.e., a cell at the edge of a cell array, often in direct contact with the terminals of the unit) are guided out via the terminals of the unit. The lines do not have any specific function, and instead they assume the function implemented in the edge cells. If several DFPs are interconnected, all terminals are connected to form a matrix.</p>
    <p>In systems with two- or multi-dimensional programmable cell architectures (FPGAs, DPGAs), a certain subset of internal bus systems and lines of the edge cells are connected to the outside via the unit terminals. The lines do not have any specific function, and instead they assume the function written in the edge cells. If several FPGAs/DPGAs are interconnected, the terminals assume the function implemented in the hardware or software.</p>
    <p>The wiring expense for the periphery or for interconnecting DFPs is very high, because the programmer must ensure that the respective functions are integrated into the cells of the DFP(s) at the same time. For connecting a memory, a memory management unit must be integrated into the unit. Connection of peripherals must also be supported. Additionally, the cascading of DFPs must be similarly taken into account. Not only is the expense relatively high, but also area on the unit is lost for the respective implementations. This also applies to FPGAs and DPGAS, particularly when they are used for implementation of algorithms and when they work as arithmetic (co)processors.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>An object of the present invention is to reduce the expense of wiring, and in particular to reduce the number of unit terminals. The present invention provides a uniform bus system which operates without any special consideration by the programmer. The present invention includes a permanent implementation of the bus system control. Memories and peripherals can be connected to the bus system without any special measures. Likewise, units can be cascaded with the help of the bus system.</p>
    <p>The present invention in accordance with an exemplary embodiment provides a general bus system which combines a number of internal lines, and leads them as a bundle to the terminals. The bus system control is predefined and does not require any influence by the programmer. Any number of memories, peripherals or other units can be connected to the bus system (e.g., for cascading).</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>FIG. 1 illustrates a basic unit as a type A FPGA.</p>
    <p>FIG. 2 illustrates a basic unit as a type B FPGA.</p>
    <p>FIG. 3 illustrates a basic unit as a DFP.</p>
    <p>FIGS. 4a and 4b illustrate line bundling in FPGAs in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 5 illustrates line bundling in DFPs in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 6 illustrates an OUTPUT CELL in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 7 illustrates an INPUT CELL in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 8 illustrates address generation in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIGS. 9a-9b illustrate a complete bus system with controller in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIGS. 10a-10g illustrate the connection of memories and peripherals in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 11 illustrates an E-bus control register in accordance with an exemplary embodiment of the present invention.</p>
    <p>FIG. 12 illustrates an embodiment of the present invention employing RAMBUS.</p>
    <heading>DETAILED DESCRIPTION OF THE INVENTION</heading> <p>The following description encompasses several architectures which may be controlled and configured by a primary logic unit, as in DFPs, FPGAs, DPGAs, etc. Parts of the primary logic unit may be integrated on the unit. As an alternative, there is the possibility (FIGS. 6, 7) of dynamically controlling or reconfiguring the architectures directly through the unit itself. The architectures may be implemented in a permanent form on the unit, or they may be created only by configuring and possibly combining multiple logic cells, i.e., configurable cells which fulfill simple logical or arithmetic functions according to their configuration (cf. DFP, FPGA, DPGA).</p>
    <p>Bundling Internal Lines:</p>
    <p>To obtain appropriate bus architectures, a plurality of internal lines are combined in buses (I-BUSn, where n denotes the number of the bus). The lines may be internal bus systems or lines of the edge cells. For write access to the external bus (E-Bus) over clocked latches or registers (I-GATE-REG), the individual buses are connected to gates that function as switches to the E-BUS. Such a unit is called an OUTPUT CELL. Access to the E-BUS takes place in such a way that the individual latches are switched via the gates to the common E-BUS. There is always only one gate open. Each I-BUSn has a unique identification number (n: e.g., I-BUS1, I-BUS976, . . . ).</p>
    <p>For read access, the incoming E-BUS is stored temporarily in clocked latches or registers (E-GATE-REG) and then distributed over the gates to the I-BUSn. Such a unit is called an INPUT CELL. Pick up from the E-BUS takes place in such a way that an E-BUS transfer is written into one or more E-GATE-REGs. The E-GATE-REGs can then be switched either individually or together to their internal bus systems.</p>
    <p>The read/write accesses can take place in any order. Under some circumstances, it is appropriate to subdivide the internal buses I-BUSn into two groups, the writing output buses IO-BUSn and the reading input buses II-BUSn.</p>
    <p>Address Generation:</p>
    <p>For most accesses to external units, it is necessary to generate addresses for selecting a unit or parts of a unit. The addresses may be permanent, i.e., they do not change (this is the case especially with peripheral addresses) or the addresses may change by (usually) fixed values with each access (this is the case especially with memory addresses). For generating the addresses, there are programmable counters for read accesses and programmable counters for write accesses. The counters are set at a base value by the PLU, which is the unit that configures the configurable units (DFPs, FPGAs, DPGAs, etc.) based on cell architecture. With each access to the gate, the counter is incremented or decremented by a value defined by the PLU, depending on the setting. Likewise, each counter can also be used as a register, which means that counting is not performed with each access, and the value set in the counter is unchanged. The value of the counter belonging to the gate is assigned as an address to each bus transfer. The counter is set by a setting register (MODE PLUREG) to which the PLU has write access.</p>
    <p>Masks and States:</p>
    <p>Each gate is assigned a number of bits in MODE PLUREG which is described below, indicating whether the gate is active or is skipped by the controller, i.e., is masked out (MASK). This means that the gate is skipped in running through all gates to connect to the respective bus system.</p>
    <p>The following mask records are conceivable:</p>
    <p>always skip the INPUT/OUTPUT CELL,</p>
    <p>skip the INPUT/OUTPUT CELL only in writing,</p>
    <p>skip the INPUT/OUTPUT CELL only in reading if the E-BUS MASTER has not accessed the INPUT/OUTPUT CELL,</p>
    <p>never skip the INPUT/OUTPUT CELL.</p>
    <p>Each gate is assigned a state register which may be designed as an RS flip-flop. This register indicates whether data have been written into the register belonging to the gate.</p>
    <p>MODE PLUREG:</p>
    <p>The MODE PLUREG can be written and read by the PLU. It serves to set the bus system.</p>
    <p>One possible MODE PLUREG architecture from the standpoint of PLU is illustrated below:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________   Bit 1-m    Bit k-1  Bit 2-k  Bit 1    Bit 0______________________________________Mask     Predefi- Step     0 = additive                               0 =    ned      length   counting register    value             1 =      1 = counter                      subtractive                      countingMasking  Settings for address generator______________________________________</pre>
    
    <p>Description of the INPUT CELL:</p>
    <p>A distinction is made according to whether data goes from the E-BUS to the unit (the component required for this is called the INPUT CELL) or whether data goes from the unit to the E-BUS (the component required for this is called an OUTPUT CELL).</p>
    <p>An INPUT CELL may be designed as follows. A latch (I-GATE-REG) which is controlled either by the external E-BUS MASTER or the internal state machine serves as a buffer for the data received from the E-BUS. The clock pulse of the latch is sent to (for example) an RS flip-flop (SET-REG) which retains access to the I-GATE-REG. Downstream from the I-GATE-REG is a gate (I-GATE) which is controlled by the state machine. The data goes from the I-GATE-REG to the I(I)-BUSn via the I-GATE.</p>
    <p>In addition, there is a programmable incrementer/decrementer in the INPUT CELL. It can be controlled by the state machine after each active read access to the E-BUS to increment or decrement an adjustable value. It can also serve as a simple register. This counter generates the addresses for bus accesses where the unit is E-BUS MASTER. The addresses are sent to the E-BUS via a gate (ADR-GATE). The ADR-REG is controlled by the state machine.</p>
    <p>The E-BUS MASTER can poll the state of the SET-REG via another gate (STATE-GATE). Each INPUT CELL has a MODE PLUREG in which the PLU configures the counter and turns the INPUT CELL on or off (masks it).</p>
    <p>Description of the OUTPUT CELL:</p>
    <p>An OUTPUT CELL may be configured as follows. A latch (E-GATE-REG) which is controlled by the internal state machine provides buffer storage for the data obtained from the I-BUS.</p>
    <p>In addition, there is a programmable incrementer/decrementer in the OUTPUT CELL. The clock signal of the latch is sent to (for example) an RS flip-flop (SET-REG) which retains access to the E-GATE-REG. It can be controlled by the state machine after each read access to the E-BUS to increment or decrement an selectable value. It can also function as a simple register. This counter generates the addresses for bus accesses in which the unit is E-BUS MASTER.</p>
    <p>The data of the E-GATE-REG, the addresses and the state of the SET-REG are sent to the E-BUS via a gate (E-GATE) which is controlled either by the external E-BUS MASTER or the internal state machine. Each OUTPUT CELL has a MODE PLUREG in which the PLU configures the counter and turns the OUTPUT CELL on and off (masks it).</p>
    <p>Controlling the Bus System:</p>
    <p>At a higher level than the individual gates, address generators and masks, there is a controller consisting of a simple, known state machine. Two operating modes are differentiated:</p>
    <p>1. An active mode in which the state machine controls the internal bus (I-BUS) and the external bus (E-BUS). This mode is called E-BUS MASTER because the state machine has control of the E-BUS.</p>
    <p>2. A passive mode in which the state machine controls only the internal bus (I-BUS). The E-BUS is controlled by another external unit. The state machine reacts in this mode to the requirements of the external E-BUS MASTER. This mode of operation is called E-BUS SLAVE.</p>
    <p>The controller manages the E-BUS protocol. The sequence differs according to whether the controller is functioning in E-BUS MASTER or E-BUS SLAVE mode. No bus protocol is described in this paper, because a number of known protocols can be implemented.</p>
    <p>E-BUS MASTER and E-BUS SLAVE, EB-REG:</p>
    <p>The E-BUS control register (EB-REG) is provided to manage the data traffic on the E-BUS. It is connected in series with the gates and can be addressed and operated from the E-BUS. The data exchange can be regulated through the following records:</p>
    <p>I-WRITE: indicates that the I-BUS is written completely into the INPUT/OUTPUT CELLs,</p>
    <p>I-READ: indicates that the I-BUS has completely read the INPUT/OUTPUT CELLs,</p>
    <p>E-WRITE: indicates that the E-BUS has been written completely into the INPUT/OUTPUT CELLs,</p>
    <p>E-READ: indicates that the E-BUS has completely read the INPUT/OUTPUT CELLs.</p>
    <p>The EB-REG is always active only on the side of the E-BUS SLAVE, and the E-BUS MASTER has read and write access to it.</p>
    <p>All I- . . . records are written by the E-BUS SLAVE and read by the E-BUS MASTER.</p>
    <p>All E- . . . records are written by the E-BUS MASTER and read by the E-BUS SLAVE,</p>
    <p>An E-BUS SLAVE can request control of the E-BUS by setting the REQ MASTER bit in its EB-REG. If the E-BUS MASTER recognizes the REQ MASTER bit, it must relinquish the bus control as soon as possible. It does this by setting the MASTER bit in the EB-REG to that of an E-BUS SLAVE. It then immediately switches the E-BUS to passive mode. The old E-BUS SLAVE becomes the new E-BUS MASTER, and the old E-BUS MASTER becomes the new E-BUS SLAVE. The new E-BUS MASTER assumes control of the E-BUS. To recognize the first E-BUS MASTER after a RESET of the system, there is a terminal on each unit which indicates, by the preset polarity, whether the unit is E-BUS MASTER or E-BUS SLAVE after a RESET. The MASTER record in the EB-REG can also be set and reset by the PLU. The PLU must be sure that there are no bus collisions on the EB-BUS and that no ongoing transfers are interrupted.</p>
    <p>E-BUS MASTER Writes Data to E-BUS SLAVE:</p>
    <p>The E-BUS MASTER can write data to the E-BUS SLAVE as follows:</p>
    <p>The data transfer begins when the state machine of the E-BUS MASTER selects an OUTPUT CELL that is not masked out.</p>
    <p>Data has already been stored in the I-GATE REG, depending on the design of the state machine, or the data is stored now.</p>
    <p>The gate is activated.</p>
    <p>The valid read address is transferred to the bus.</p>
    <p>The data goes to the E-BUS and is stored in the E-GATE REG of the E-BUS SLAVE.</p>
    <p>The SET-REG in the E-BUS SLAVE is thus activated.</p>
    <p>The gate in the E-BUS MASTER is deactivated.</p>
    <p>The address counter generates the address for the next access.</p>
    <p>The transfer is terminated for the E-BUS MASTER.</p>
    <p>There are two possible embodiments of the E-BUS SLAVE for transferring data from the bus to the unit:</p>
    <p>1. The data gate is always open and the data goes directly from the E-GATE-REG to the I-BUSn.</p>
    <p>2. The state machine recognizes that SET-REG is activated, and it activates the gate, so that SET-REG can be reset.</p>
    <p>The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated (a bus cycle is defined as the transfer of multiple data strings to different E-GATE-REGS, where each E-GATE-REG may be addressed exactly once).</p>
    <p>The E-BUS MASTER sets the E-WRITE bit in the EB-REG of the E-BUS SLAVE at the end of a bus cycle.</p>
    <p>The E-BUS SLAVE can respond by polling the INPUT CELLs.</p>
    <p>When it has polled all the INPUT CELLs, it sets the I-READ bit in its EB-REG.</p>
    <p>It then resets E-WRITE and all the SET-REGs of the INPUT CELLS.</p>
    <p>The E-BUS MASTER can poll I-READ and begin a new bus cycle after its activation.</p>
    <p>I-READ is reset by E-WRITE being written or the first bus transfer.</p>
    <p>The E-BUS SLAVE can analyze whether the INPUT CELLs can/must be read again on the basis of the status of the EB-REG or the individual SET-REGs of the INPUT CELLs.</p>
    <p>E-BUS MASTER Reads Data from E-BUS SLAVE:</p>
    <p>From the standpoint of the E-BUS MASTER, there are two basic methods of reading data from the E-BUS SLAVE:</p>
    <p>1. Method in which the E-BUS data goes directly to the I-BUS:</p>
    <p>The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.</p>
    <p>The I-GATE and the ADR-GATE are activated.</p>
    <p>The valid read address is transferred to the bus.</p>
    <p>The I-GATE-REG is transparent, i.e., it allows the data through to the I-BUSn.</p>
    <p>The gate in the E-BUS MASTER is deactivated.</p>
    <p>The address counter generates the address for the next access.</p>
    <p>The transfer is terminated for the E-BUS MASTER.</p>
    <p>2. Method in which the E-BUS data is stored temporarily in the I-GATE-REG:</p>
    <p>The data transfer begins with the state machine of the E-BUS MASTER selecting an INPUT CELL which is not masked out.</p>
    <p>The I-GATE and the ADR-GATE are activated.</p>
    <p>The valid read address is transferred to the bus.</p>
    <p>I-GATE-REG stores the data.</p>
    <p>The gate in the E-BUS MASTER is deactivated.</p>
    <p>The address counter generates the address for the next access.</p>
    <p>The E-BUS transfer is terminated for the E-BUS MASTER.</p>
    <p>All INPUT CELLS involved in the E-BUS transfer, which can be ascertained on the basis of the masks in the MODE PLUREG or the state of the SET-REG, are run through and the data is transferred to the respective I-BUS.</p>
    <p>For the E-BUS SLAVE, the access may be accomplished as follows:</p>
    <p>The gate is activated by the E-BUS.</p>
    <p>The data and the state of any SET-REG that may be present go to the E-BUS.</p>
    <p>The gate is deactivated.</p>
    <p>The E-BUS MASTER can notify the E-BUS SLAVE when a complete bus cycle is terminated.</p>
    <p>To do so, at the end of a bus cycle, the E-BUS MASTER sets the E-READ bit in the EB-REG of the E-BUS SLAVE.</p>
    <p>E-BUS SLAVE can react by writing to the OUTPUT CELLs anew.</p>
    <p>When it has written to all the OUTPUT CELLs, it sets the I-WRITE bit in its EB-REG.</p>
    <p>In doing so, it resets E-READ and all the SET-REGs of the OUTPUT CELLS.</p>
    <p>The E-BUS MASTER can poll I-WRITE and begin a new bus cycle after its activation.</p>
    <p>I-WRITE is reset by writing E-READ or the first bus transfer.</p>
    <p>The E-BUS SLAVE can evaluate on the basis of the state of the EB-REG or the individual SET-REGs of the OUTPUT CELLS whether the OUTPUT CELLs can/must be written anew.</p>
    <p>Connection of Memories and Peripherals, Cascading:</p>
    <p>In addition to cascading identical units (DFPs, FPGAs, DPGAs), memories and peripherals can also be connected as lower-level SLAVE units (SLAVE) to the bus system described here. Memories and peripherals as well as other units (DFPs, FPGAs) can be combined here. Each connected SLAVE analyzes the addresses on the bus and recognizes independently whether it has been addressed. In these modes, the unit addressing the memory or the peripheral, i.e., the SLAVE units, is the bus MASTER (MASTER), i.e., the unit controls the bus and the data transfer. The exception is intelligent peripheral units, such as SCSI controllers that can initiate and execute transfers independently and therefore are E-BUS MASTERs.</p>
    <p>Through the method described here, bus systems can be connected easily and efficiently to DFPs and FPGAs. Both memories and peripherals as well as other units of the types mentioned above can be connected over the bus systems.</p>
    <p>The bus system need not be implemented exclusively in DFPs, FPGAs and DPGAs. Hybrid operation of this bus system with traditional unit terminal architectures is of course possible. Thus the advantages of the respective technique can be utilized optimally.</p>
    <p>Other sequencing methods are also conceivable for the bus system described herein.</p>
    <p>FIG. 1:</p>
    <p>FIG. 1 shows an FPGA, where 0101 represents the internal bus systems, 0102 includes one or more FPGA cells. 0103 denotes subbuses which are a subset of 0101 and are connected to 0101 via switches (crossbars). 0103 can also manage internal data of 0102 that are not switched to 0101. The FPGA cells are arranged in a two-dimensional array. 0104 is an edge cell located at the edge of the array and is thus in direct proximity to the terminals at the edge of the unit.</p>
    <p>FIG. 2:</p>
    <p>FIG. 2 shows another FPGA. This embodiment does not work with bus systems like 0101 but instead mainly with next-neighbor connections (0201) which are direct connections from an FPGA cell (0203) to a neighboring cell. Nevertheless, there can be global bus systems (0202), but they are not very wide. The FPGA cells or a group of FPGA cells have a connection to 0202. The FPGA cells or a group of FPGA cells have a connection to 0202. The FPGA cells are arranged in a two-dimensional array. 0204 is an edge cell located at the edge of the array and thus is in close proximity to the terminals at the edge of the unit.</p>
    <p>FIG. 3:</p>
    <p>FIG. 3 shows a PACT02 DFP (i.e., DE 44 16 881 A1). The PAE cells (0303) are wired to the bus systems (0301) via a bus interface (0304) in accordance with the present invention. Bus systems 0301 can be wired together via a bus switch (0302). The PAE cells are arranged in a two-dimensional array. 0305 is an edge cell located on the edge of the array and is thus in close proximity to the terminals at the edge of the unit.</p>
    <p>FIG. 4a:</p>
    <p>FIG. 4a shows an FPGA edge according to FIG. 1. Outside the edge cells (0401) there are arranged a plurality of INPUT/OUTPUT CELLs (0402) which connect the internal bus systems (0403) individually or in groups to the E-BUS (0404). The number of INPUT/OUTPUT CELLs depends on their own width in relation to the width of the internal bus systems. 0405 is an EB-REG. 0406 is a state machine. A bus system (0407) by means of which the state machine controls the INPUT/OUTPUT CELLs goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There can be several 0405s and 0406s by combining a set of 0402s into groups, each managed by an 0405 and 0406.</p>
    <p>FIG. 4b:</p>
    <p>FIG. 4b shows an FPGA edge according to FIG. 2. Several INPUT/OUTPUT CELLs (0412) are arranged outside the edge cells (0411), with individual CELLs or groups of CELLs connected to the E-BUS (0414) via the internal bus systems (0413) and the direct connections of the edge cells (0417). The number of INPUT/OUTPUT CELLs depends on their own width in relation to the width of the internal bus systems (0413) and the number of direct connections (0418). 0415 is an EB-REG. 0416 is a state machine. A bus system (0417) by means of which the state machine controls the INPUT/OUTPUT CELLs goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0415s and 0416s by combining a number of 0412s into groups, each managed by a 0415 and 0416.</p>
    <p>FIG. 5:</p>
    <p>FIG. 5 shows a DFP edge according to FIG. 3. Outside the edge cells (0501) are arranged several INPUT/OUTPUT CELLs (0502) which are connected individually or in groups to the E-BUS (0504) by the internal bus systems (0503). The number of INPUT/OUTPUT CELLs depends on their own width in relation to the width of the internal bus systems (0503). 0505 is an EB-REG. 0506 is a state machine. The state machine controls the INPUT/OUTPUT CELLs via a bus system (0507) which goes from the state machine to the EB-REG and each individual INPUT/OUTPUT CELL. There may be multiple 0505s and 0506s by combining a number of 0412s into groups, each managed by a 0505 and 0506.</p>
    <p>FIG. 6:</p>
    <p>FIG. 6 shows an OUTPUT CELL 0601. Outside of 0601 there are the EB-REG (0602) and the state machine (0603) plus a gate (0604) which connects the state machine to the E-BUS (0605) if it is the E-BUS MASTER. Access to the EB-REG is possible via the E-BUS (0605), the I-BUS (0613) and the PLU bus (0609). In addition, when the unit is reset, the MASTER bit can be set via an external terminal (0614) leading out of the unit. The state machine (0603) has read and write access to 0602. In the OUTPUT CELL there is a multiplexer (0606) which assigns control of the E-GATE (0607) to either the E-BUS MASTER or the state machine (0603). The MODE PLUREG (0608) is set via the PLU bus (0609) or the I-BUS (0613) and it configures the address counter (0610) and the state machine (e.g., masking out the OUTPUT CELL). If data of the I-BUS (0613) is stored in the I-GATE-REG (0611), the access is noted in SET-REG (0612). The state of 0612 can be polled via 0607 on the E-BUS. Read access (E-GATE 0607 is activated) resets 0612. The addresses generated by 0610 and the data of 0611 are transferred to the E-BUS via gate 0607. There is the possibility of dynamically reconfiguring and controlling the OUTPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) rather than through the PLU. The I-BUS connection to the EB-REG (0602) and the MODE PLUREG (0608) serves this function.</p>
    <p>FIG. 7:</p>
    <p>FIG. 7 shows an INPUT CELL 0701. Outside of 0701 there are the EB-REG (0702) and the state machine (0703), as well as a gate (MASTER GATE) (0704) which connects the state machine to the E-BUS (0705) if it is in the E-BUS MASTER mode. Access to EB-REG is possible via the E-BUS (0705), the I-BUS (0713) and the PLU bus (0709). Furthermore, when the unit is reset, the MASTER bit can be set via an external terminal (0714) leading out of the unit. The state machine (0703) has read and write access to 0702. In the INPUT CELL there is a multiplexer (0706) which assigns control of the E-GATE-REG (0707) to either the E-BUS MASTER or the state machine (0703). The MODE PLUREG (0708) is set via the PLU bus (0709) or the I-BUS (0713) and it configures the address counter (0710) and the state machine (e.g., masking out the INPUT CELL). If data of the E-BUS (0705) is stored in the E-GATE-REG (0707), the access is noted in the SET-REG (0712). The state of 0712 can be polled on the E-BUS via a gate (0715) whose control is the same as that of the latch (0707) A read access-E-GATE 0711 is activated and the data goes to the I-BUS (0713)--resets 0712 via 0717. As an alternative, 0712 can be reset (0718) via the state machine (0703) The addresses generated by 0710 are transferred via the gate (ADR-GATE) 0716 to the E-BUS. 0716 is activated by the state machine (0703) when it is E-BUS MASTER. There is the possibility of dynamically reconfiguring and controlling the INPUT CELL via the unit itself (DFP, FPGA, DPGA, etc.) instead of through the PLU. The I-BUS connection to the EB-REG (0702) and the MODE PLUREG (0708) serves this function.</p>
    <p>FIG. 8:</p>
    <p>FIG. 8 shows the MODE PLUREG of an INPUT or OUTPUT CELL written by the PLU via the PLU bus (0802) or via an I-BUS (0808). The respective bus system is selected by the multiplexer (0809) (control of the multiplexer is not shown because an ordinary decoder logic can be used). The counter settings such as step length, counting direction and enabling of the counter are sent directly (0807) to the counter (0803). The basic address can either be written directly (0805) into the counter via a load (0804) or stored temporarily in an extension (0811) of 0801. Records in 0801 that are relevant for the state machine go to the state machine via a gate (0806) which is opened by the state machine for the INPUT or OUTPUT CELL activated at the time.</p>
    <p>FIG. 9a:</p>
    <p>FIG. 9a shows a bus interface circuit with a state machine (0901), MASTER GATE (0902) and EB-REG (0903). The INPUT CELLs (0904) transfer data from the E-BUS (0905) to the II-BUS (0906). The OUTPUT CELLs (0907) transfer data from the IO-BUS (0908) to the E-BUS (0905). All units are linked together by the control bus (0909).</p>
    <p>FIG. 9b:</p>
    <p>FIG. 9b shows a bus interface circuit with state machine (0901), MASTER GATE (0902) and EB-REG (0903). The INPUT CELLs (0904) transfer data from the E-BUS (0905) to the bidirectional I-BUS (0910). The OUTPUT CELLS (0907) transfer data from the bidirectional I-BUS (0910) to the E-BUS (0905). All units are linked together over the control bus (0909). Interface circuits which use both possibilities (FIGS. 9a and 9b) in a hybrid design are also conceivable.</p>
    <p>FIG. 10a:</p>
    <p>FIG. 10a shows the interconnections of two units (DFPs, FPGAs, DPGAs, etc.) (1001) interconnected via the E-BUS (1002).</p>
    <p>FIG. 10b:</p>
    <p>FIG. 10c shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002).</p>
    <p>FIG. 10c:</p>
    <p>FIG. 10c shows the interconnection of a number of units (DFPs, FPGAs, DPGAs, etc.) (1001) via the E-BUS (1002). The interconnection can be expanded to a matrix. One unit (1001) may also manage multiple bus systems (1002).</p>
    <p>FIG. 10d:</p>
    <p>FIG. 10d shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) via the E-BUS (1002).</p>
    <p>FIG. 10e:</p>
    <p>FIG. 10e shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a peripheral device or a peripheral group (1004) via the E-BUS (1002).</p>
    <p>FIG. 10f:</p>
    <p>FIG. 10f shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a peripheral device or a peripheral group (1004) via the E-BUS (1002).</p>
    <p>FIG. 10g:</p>
    <p>FIG. 10g shows the interconnection of a unit (DFP, FPGA, DPGA, etc.) (1001) to a memory unit or a memory bank (1003) and to a peripheral device or a peripheral group (1004) plus another unit (DFP, FPGA, DPGA, etc.) (1001) via the E-BUS (1002).</p>
    <p>FIG. 11:</p>
    <p>FIG. 11 shows the architecture of the EB-REG. The bus systems E-BUS (1103), the PLU bus (1104) over which the PLU has access to the EB-REG, and the local internal bus between the INPUT/OUTPUT CELLs, the state machine and the EB-REG (1105, see 0407, 0417, 0517) and possibly an I-BUS (1114) are connected to a multiplexer (1106). The multiplexer (1106) selects either one of the buses or the feedback to the register (1108) and switches the data through to the input of the register (1108). The MASTER bit is sent separately over the multiplexer (1107) to the register (1108). The multiplexer is controlled by the RESET signal (1101) (resetting or initializing the unit). If a RESET signal is applied, the multiplexer (1107) switches the signal of an external chip connection (1102) through to the input of the register (1108); otherwise the output of the multiplexer (1106) is switched through to the input of the register (1108). Thus MASTER may be preallocated. The register (1108) is clocked by the system clock (1112). The contents of the register (1108) are switched via a gate (1109, 1110, 1111, 1113) to the respective bus system (1103, 1104, 1105, 1114) having read access at that time. The control of the gates (1109, 1110, 1111, 1113) and of the multiplexer (1106) is not shown because an ordinary decoder logic may be used.</p>
    <heading>EMBODIMENTS:</heading> <p>FIG. 12 shows an example using the standard bus system RAMBUS (1203). A unit (DFP, FPGA, DPGA, etc.) (1201) is connected to other units (memories, peripherals, other DFPs, FPGAs, DPGAs, etc.) (1202) over the bus system (1203). Independently of the bus system (1203), the unit (1201) may have additional connecting lines (1204), e.g., as is customary in the related art, for connecting any desired circuits.</p>
    <p>Definition of Terms:</p>
    <p>The following is a definition of terms used above.</p>
    <p>ADR-GATE: Gate which switches addresses to the E-BUS if the unit is in E-BUS MASTER mode.</p>
    <p>DFP: Data flow processor according to German Patent DE 44 16 881.</p>
    <p>DPGA: Dynamically programmable gate array. Related art.</p>
    <p>D flip-flop: Storage element which stores a signal at the rising edge of a clock pulse.</p>
    <p>EB-REG: Register that stores the status signals between I-BUS and E-BUS.</p>
    <p>E-BUS: External bus system outside a unit.</p>
    <p>E-BUS MASTER: Unit that controls the E-BUS. Active.</p>
    <p>E-BUS SLAVE: Unit controlled by the E-BUS MASTER. Passive.</p>
    <p>E-GATE: Gate which is controlled by the internal state machine of the unit or by the E-BUS MASTER and switches data to the E-BUS.</p>
    <p>E-GATE-REG: Register into which data transmitted to the E-BUS over the E-GATE is entered.</p>
    <p>E-READ: Flag in the EB-REG indicating that the OUTPUT CELLS have been transferred completely to the E-BUS.</p>
    <p>E-WRITE: Flag in the EB-REG indicating that the E-BUS has been transferred completely to the INPUT CELLS.</p>
    <p>Flag: Status bit in a register, indicating a state.</p>
    <p>FPGA: Field programmable gate array. Related art.</p>
    <p>Handshake: Signal protocol where a signal A indicates a state and another signal B confirms that it has accepted signal A and responded to it.</p>
    <p>INPUT CELL: Unit transmitting data from the E-BUS to an I-BUS.</p>
    <p>I-BUSn (also I-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, where n indicates the number of the bus.</p>
    <p>II-BUSn (also II-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, with n denoting the number of the bus. The bus is driven by an INPUT CELL and goes to logic inputs.</p>
    <p>IO-BUSn (also IO-BUS): Internal bus system of a unit, which may also consist of bundles of individual lines, with n denoting the number of the bus. The bus is driven by logic outputs and goes to an OUTPUT CELL. n indicates the number of the bus.</p>
    <p>I-GATE: Gate that switches data to the I-BUS.</p>
    <p>I-GATE-REG: Register which is controlled by the internal state machine or by E-BUS MASTER and into which data transmitted over the I-GATE to the I-BUS is entered.</p>
    <p>I-READ: Flag in the EB-REG indicating that the INPUT CELLs have been completely transferred to the I-BUS.</p>
    <p>I-WRITE: Flag in the EB-REG indicating that the I-BUS has been completely transferred to the OUTPUT CELLs.</p>
    <p>Edge cell: Cell at the edge of a cell array, often with direct contact with the terminals of a unit.</p>
    <p>Configuring: Setting the function and interconnecting a logic unit, a (FPGA) cell (logic cell) or a PAE (see reconfiguring).</p>
    <p>Primary logic unit (PLU): Unit for configuring and reconfiguring a PAE or logic cell. Embodied by a microcontroller specifically designed for this purpose.</p>
    <p>Latch: Storage element which usually relays a signal transparently during the H level and stores it during the L level. Latches where the function of levels is exactly the opposite are sometimes used in PAEs. An inverter is then connected before the clock pulse of a conventional latch.</p>
    <p>Logic cells: Configurable cells used in DFPs, FPGAs, DPGAs, fulfilling simple logical or arithmetic functions, depending on configuration.</p>
    <p>MASTER: Flag in EB-REG showing that the E-BUS unit is a MASTER.</p>
    <p>MODE PLUREG: Register in which the primary logic unit sets the configuration of an INPUT/OUTPUT CELL.</p>
    <p>OUTPUT CELL: Unit that transmits data from an I-BUS to the E-BUS.</p>
    <p>PAE: Processing array element: EALU with O-REG, R-REG, R20-MUX, F-PLUREG, M-PLUREG, BM UNIT, SM UNIT, sync UNIT, state-back UNIT and power UNIT.</p>
    <p>PLU: Unit for configuring and reconfiguring a PAE or a logic cell. Embodied by a microcontroller specifically designed for this purpose.</p>
    <p>REQ-MASTER: Flag in the EB-REG indicating that the unit would like to become E-BUS MASTER.</p>
    <p>RS flip-flop: Reset/set flip-flop. Storage element which can be switched by two signals.</p>
    <p>SET-REG: Register indicating that data has been written in an I-GATE-REG or E-GATE-REG but not yet read.</p>
    <p>STATE-GATE: Gate switching the output of the SET-REG to the E-BUS.</p>
    <p>Gate: Switch that relays or blocks a signal. Simple comparison: relay.</p>
    <p>Reconfiguring: New configuration of any number of PAEs or logic cells while any remaining number of PAEs or logic cells continue their own function (see configuring).</p>
    <p>State machine: Logic which can assume miscellaneous states. The transitions between states depend on various input parameters. These machines are used to control complex functions and belong to the related art.</p>
    <p>Naming Conventions:</p>
    <p>Unit: -UNIT</p>
    <p>Operating mode: -MODE</p>
    <p>Multiplexer: -MUX</p>
    <p>Negated signal: not-</p>
    <p>Register for PLU visible: -PLUREG</p>
    <p>Internal register: -REG</p>
    <p>Shift registers: -sft</p>
    <p>Function Convention:</p>
    <p>
      </p> <pre xml:space="preserve" listing-type="tabular">______________________________________ Shift registers: sft______________________________________AND function: &amp;A                B     Q______________________________________0                  0     00                  1     01                  0     01                  1     1______________________________________ OR function: #A                B     Q______________________________________0                  0     00                  1     11                  0     11                  1     1______________________________________NOT function: !    A   Q______________________________________    0     1    1     0______________________________________GATE function: GEN               D     Q______________________________________0                 0    --0                 1    --1                 0    01                 1    1______________________________________</pre>
    
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US34363">US34363</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value"></td><td class="patent-data-table-td patent-date-value">Feb 11, 1862</td><td class="patent-data-table-td "> </td><td class="patent-data-table-td ">Improvement in machinery for cleaning cotton</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4706216">US4706216</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 27, 1985</td><td class="patent-data-table-td patent-date-value">Nov 10, 1987</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Configurable logic element</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4739474">US4739474</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 10, 1983</td><td class="patent-data-table-td patent-date-value">Apr 19, 1988</td><td class="patent-data-table-td ">Martin Marietta Corporation</td><td class="patent-data-table-td ">Geometric-arithmetic parallel processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4761755">US4761755</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1984</td><td class="patent-data-table-td patent-date-value">Aug 2, 1988</td><td class="patent-data-table-td ">Prime Computer, Inc.</td><td class="patent-data-table-td ">Data processing system and method having an improved arithmetic unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4811214">US4811214</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 14, 1986</td><td class="patent-data-table-td patent-date-value">Mar 7, 1989</td><td class="patent-data-table-td ">Princeton University</td><td class="patent-data-table-td ">Multinode reconfigurable pipeline computer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4852048">US4852048</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 12, 1985</td><td class="patent-data-table-td patent-date-value">Jul 25, 1989</td><td class="patent-data-table-td ">Itt Corporation</td><td class="patent-data-table-td ">Single instruction multiple data (SIMD) cellular array processing apparatus employing a common bus where a first number of bits manifest a first bus portion and a second number of bits manifest a second bus portion</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4870302">US4870302</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 19, 1988</td><td class="patent-data-table-td patent-date-value">Sep 26, 1989</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Configurable electrical circuit having configurable logic elements and configurable interconnects</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4901268">US4901268</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 19, 1988</td><td class="patent-data-table-td patent-date-value">Feb 13, 1990</td><td class="patent-data-table-td ">General Electric Company</td><td class="patent-data-table-td ">Multiple function data processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US4967340">US4967340</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 18, 1988</td><td class="patent-data-table-td patent-date-value">Oct 30, 1990</td><td class="patent-data-table-td ">E-Systems, Inc.</td><td class="patent-data-table-td ">Adaptive processing system having an array of individually configurable processing components</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5014193">US5014193</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 14, 1988</td><td class="patent-data-table-td patent-date-value">May 7, 1991</td><td class="patent-data-table-td ">Compaq Computer Corporation</td><td class="patent-data-table-td ">Dynamically configurable portable computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5015884">US5015884</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 7, 1990</td><td class="patent-data-table-td patent-date-value">May 14, 1991</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Multiple array high performance programmable logic device family</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5021947">US5021947</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 30, 1990</td><td class="patent-data-table-td patent-date-value">Jun 4, 1991</td><td class="patent-data-table-td ">Hughes Aircraft Company</td><td class="patent-data-table-td ">Data-flow multiprocessor architecture with three dimensional multistage interconnection network for efficient signal and data processing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5023775">US5023775</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 1990</td><td class="patent-data-table-td patent-date-value">Jun 11, 1991</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Software programmable logic array utilizing &quot;and&quot; and &quot;or&quot; gates</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5081375">US5081375</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 2, 1991</td><td class="patent-data-table-td patent-date-value">Jan 14, 1992</td><td class="patent-data-table-td ">National Semiconductor Corp.</td><td class="patent-data-table-td ">Method for operating a multiple page programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5109503">US5109503</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 22, 1989</td><td class="patent-data-table-td patent-date-value">Apr 28, 1992</td><td class="patent-data-table-td ">Ge Fanuc Automation North America, Inc.</td><td class="patent-data-table-td ">Apparatus with reconfigurable counter includes memory for storing plurality of counter configuration files which respectively define plurality of predetermined counters</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5113498">US5113498</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 4, 1990</td><td class="patent-data-table-td patent-date-value">May 12, 1992</td><td class="patent-data-table-td ">Echelon Corporation</td><td class="patent-data-table-td ">Input/output section for an intelligent cell which provides sensing, bidirectional communications and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5123109">US5123109</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 5, 1990</td><td class="patent-data-table-td patent-date-value">Jun 16, 1992</td><td class="patent-data-table-td ">Thinking Machines Corporation</td><td class="patent-data-table-td ">Parallel processor including a processor array with plural data transfer arrangements including (1) a global router and (2) a proximate-neighbor transfer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5125801">US5125801</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 2, 1990</td><td class="patent-data-table-td patent-date-value">Jun 30, 1992</td><td class="patent-data-table-td ">Isco, Inc.</td><td class="patent-data-table-td ">Pumping system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5128559">US5128559</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 8, 1991</td><td class="patent-data-table-td patent-date-value">Jul 7, 1992</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics, Inc.</td><td class="patent-data-table-td ">Logic block for programmable logic devices</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5142469">US5142469</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 29, 1990</td><td class="patent-data-table-td patent-date-value">Aug 25, 1992</td><td class="patent-data-table-td ">Ge Fanuc Automation North America, Inc.</td><td class="patent-data-table-td ">Method for converting a programmable logic controller hardware configuration and corresponding control program for use on a first programmable logic controller to use on a second programmable logic controller</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5204935">US5204935</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 10, 1992</td><td class="patent-data-table-td patent-date-value">Apr 20, 1993</td><td class="patent-data-table-td ">Fuji Xerox Co., Ltd.</td><td class="patent-data-table-td ">Programmable fuzzy logic circuits</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5208491">US5208491</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 7, 1992</td><td class="patent-data-table-td patent-date-value">May 4, 1993</td><td class="patent-data-table-td ">Washington Research Foundation</td><td class="patent-data-table-td ">Field programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5226122">US5226122</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 21, 1987</td><td class="patent-data-table-td patent-date-value">Jul 6, 1993</td><td class="patent-data-table-td ">Compaq Computer Corp.</td><td class="patent-data-table-td ">Programmable logic system for filtering commands to a microprocessor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5233539">US5233539</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 30, 1989</td><td class="patent-data-table-td patent-date-value">Aug 3, 1993</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Programmable gate array with improved interconnect structure, input/output structure and configurable logic block</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5247689">US5247689</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 9, 1990</td><td class="patent-data-table-td patent-date-value">Sep 21, 1993</td><td class="patent-data-table-td ">Ewert Alfred P</td><td class="patent-data-table-td ">Parallel digital processor including lateral transfer buses with interrupt switches to form bus interconnection segments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5287472">US5287472</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 22, 1990</td><td class="patent-data-table-td patent-date-value">Feb 15, 1994</td><td class="patent-data-table-td ">Tandem Computers Incorporated</td><td class="patent-data-table-td ">Memory system using linear array wafer scale integration architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5301344">US5301344</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 29, 1991</td><td class="patent-data-table-td patent-date-value">Apr 5, 1994</td><td class="patent-data-table-td ">Analogic Corporation</td><td class="patent-data-table-td ">Multibus sequential processor to perform in parallel a plurality of reconfigurable logic operations on a plurality of data sets</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5303172">US5303172</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 16, 1988</td><td class="patent-data-table-td patent-date-value">Apr 12, 1994</td><td class="patent-data-table-td ">Array Microsystems</td><td class="patent-data-table-td ">Pipelined combination and vector signal processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5336950">US5336950</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 8, 1993</td><td class="patent-data-table-td patent-date-value">Aug 9, 1994</td><td class="patent-data-table-td ">National Semiconductor Corporation</td><td class="patent-data-table-td ">Configuration features in a configurable logic array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5361373">US5361373</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 11, 1992</td><td class="patent-data-table-td patent-date-value">Nov 1, 1994</td><td class="patent-data-table-td ">Gilson Kent L</td><td class="patent-data-table-td ">Integrated circuit computing device comprising a dynamically configurable gate array having a microprocessor and reconfigurable instruction execution means and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5418952">US5418952</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 11, 1992</td><td class="patent-data-table-td patent-date-value">May 23, 1995</td><td class="patent-data-table-td ">Flavors Technology Inc.</td><td class="patent-data-table-td ">Parallel processor cell computer system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5421019">US5421019</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 23, 1992</td><td class="patent-data-table-td patent-date-value">May 30, 1995</td><td class="patent-data-table-td ">Martin Marietta Corporation</td><td class="patent-data-table-td ">Parallel data processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5422823">US5422823</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 7, 1994</td><td class="patent-data-table-td patent-date-value">Jun 6, 1995</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Programmable gate array device having cascaded means for function definition</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5426378">US5426378</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 20, 1994</td><td class="patent-data-table-td patent-date-value">Jun 20, 1995</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Programmable logic device which stores more than one configuration and means for switching configurations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5430687">US5430687</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 1, 1994</td><td class="patent-data-table-td patent-date-value">Jul 4, 1995</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Programmable logic device including a parallel input device for loading memory cells</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5440245">US5440245</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 1993</td><td class="patent-data-table-td patent-date-value">Aug 8, 1995</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Logic module with configurable combinational and sequential blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5442790">US5442790</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 1994</td><td class="patent-data-table-td patent-date-value">Aug 15, 1995</td><td class="patent-data-table-td ">The Trustees Of Princeton University</td><td class="patent-data-table-td ">Optimizing compiler for computers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5444394">US5444394</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 8, 1993</td><td class="patent-data-table-td patent-date-value">Aug 22, 1995</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">PLD with selective inputs from local and global conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5448186">US5448186</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 16, 1994</td><td class="patent-data-table-td patent-date-value">Sep 5, 1995</td><td class="patent-data-table-td ">Fuji Xerox Co., Ltd.</td><td class="patent-data-table-td ">Field-programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5455525">US5455525</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 6, 1993</td><td class="patent-data-table-td patent-date-value">Oct 3, 1995</td><td class="patent-data-table-td ">Intelligent Logic Systems, Inc.</td><td class="patent-data-table-td ">Hierarchically-structured programmable logic array and system for interconnecting logic elements in the logic array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5457644">US5457644</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 20, 1993</td><td class="patent-data-table-td patent-date-value">Oct 10, 1995</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Field programmable digital signal processing array integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473266">US5473266</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 18, 1994</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic device having fast programmable logic array blocks and a central global interconnect array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5473267">US5473267</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 3, 1995</td><td class="patent-data-table-td patent-date-value">Dec 5, 1995</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics Limited</td><td class="patent-data-table-td ">Programmable logic device with memory that can store routing data of logic data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5475583">US5475583</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 24, 1992</td><td class="patent-data-table-td patent-date-value">Dec 12, 1995</td><td class="patent-data-table-td ">Siemens Aktiengesellschaft</td><td class="patent-data-table-td ">Programmable control system including a logic module and a method for programming</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5475803">US5475803</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 10, 1992</td><td class="patent-data-table-td patent-date-value">Dec 12, 1995</td><td class="patent-data-table-td ">Lsi Logic Corporation</td><td class="patent-data-table-td ">Method for 2-D affine transformation of images</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5483620">US5483620</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 9, 1995</td><td class="patent-data-table-td patent-date-value">Jan 9, 1996</td><td class="patent-data-table-td ">International Business Machines Corp.</td><td class="patent-data-table-td ">Learning machine synapse processor system apparatus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5485103">US5485103</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 15, 1994</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic array with local and global conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5485104">US5485104</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 18, 1995</td><td class="patent-data-table-td patent-date-value">Jan 16, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Logic allocator for a programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5489857">US5489857</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 3, 1992</td><td class="patent-data-table-td patent-date-value">Feb 6, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Flexible synchronous/asynchronous cell structure for a high density programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5491353">US5491353</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 1995</td><td class="patent-data-table-td patent-date-value">Feb 13, 1996</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Configurable cellular array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5493239">US5493239</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td patent-date-value">Feb 20, 1996</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Circuit and method of configuring a field programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5497498">US5497498</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 1993</td><td class="patent-data-table-td patent-date-value">Mar 5, 1996</td><td class="patent-data-table-td ">Giga Operations Corporation</td><td class="patent-data-table-td ">Video processing module using a second programmable logic device which reconfigures a first programmable logic device for data transformation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5506998">US5506998</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 17, 1994</td><td class="patent-data-table-td patent-date-value">Apr 9, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Parallel data processing system using a plurality of processing elements to process data and a plurality of trays connected to some of the processing elements to store and transfer data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5510730">US5510730</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 21, 1995</td><td class="patent-data-table-td patent-date-value">Apr 23, 1996</td><td class="patent-data-table-td ">Actel Corporation</td><td class="patent-data-table-td ">Reconfigurable programmable interconnect architecture</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5511173">US5511173</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 5, 1994</td><td class="patent-data-table-td patent-date-value">Apr 23, 1996</td><td class="patent-data-table-td ">Ricoh Co., Ltd.</td><td class="patent-data-table-td ">Programmable logic array and data processing unit using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5513366">US5513366</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 28, 1994</td><td class="patent-data-table-td patent-date-value">Apr 30, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Method and system for dynamically reconfiguring a register file in a vector processor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5521837">US5521837</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 19, 1995</td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Timing driven method for laying out a user&#39;s circuit onto a programmable integrated circuit device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5522083">US5522083</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 22, 1994</td><td class="patent-data-table-td patent-date-value">May 28, 1996</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Reconfigurable multi-processor operating in SIMD mode with one processor fetching instructions for use by remaining processors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5532693">US5532693</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 13, 1994</td><td class="patent-data-table-td patent-date-value">Jul 2, 1996</td><td class="patent-data-table-td ">Advanced Hardware Architectures</td><td class="patent-data-table-td ">Adaptive data compression system with systolic string matching logic</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5532957">US5532957</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jan 31, 1995</td><td class="patent-data-table-td patent-date-value">Jul 2, 1996</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">Field reconfigurable logic/memory array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5535406">US5535406</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 29, 1993</td><td class="patent-data-table-td patent-date-value">Jul 9, 1996</td><td class="patent-data-table-td ">Kolchinsky; Alexander</td><td class="patent-data-table-td ">Virtual processor module including a reconfigurable programmable matrix</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5537057">US5537057</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 14, 1995</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic array device with grouped logic regions and three types of conductors</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5537601">US5537601</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 11, 1994</td><td class="patent-data-table-td patent-date-value">Jul 16, 1996</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">Programmable digital signal processor for performing a plurality of signal processings</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5541530">US5541530</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 17, 1995</td><td class="patent-data-table-td patent-date-value">Jul 30, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic array integrated circuits with blocks of logic regions grouped into super-blocks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5544336">US5544336</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 11, 1995</td><td class="patent-data-table-td patent-date-value">Aug 6, 1996</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Parallel data processing system which efficiently performs matrix and neurocomputer operations, in a negligible data transmission time</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5548773">US5548773</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 30, 1993</td><td class="patent-data-table-td patent-date-value">Aug 20, 1996</td><td class="patent-data-table-td ">The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration</td><td class="patent-data-table-td ">Digital parallel processor array for optimum path planning</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5555434">US5555434</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 14, 1994</td><td class="patent-data-table-td patent-date-value">Sep 10, 1996</td><td class="patent-data-table-td ">Carlstedt Elektronik Ab</td><td class="patent-data-table-td ">Computing device employing a reduction processor and implementing a declarative language</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5559450">US5559450</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 27, 1995</td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td ">Lucent Technologies Inc.</td><td class="patent-data-table-td ">Field programmable gate array with multi-port RAM</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5561738">US5561738</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 25, 1994</td><td class="patent-data-table-td patent-date-value">Oct 1, 1996</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Data processor for executing a fuzzy logic operation and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5570040">US5570040</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 22, 1995</td><td class="patent-data-table-td patent-date-value">Oct 29, 1996</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Programmable logic array integrated circuit incorporating a first-in first-out memory</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5583450">US5583450</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 18, 1995</td><td class="patent-data-table-td patent-date-value">Dec 10, 1996</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">Sequencer for a time multiplexed programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5586044">US5586044</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 5, 1995</td><td class="patent-data-table-td patent-date-value">Dec 17, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Array of configurable logic blocks including cascadable lookup tables</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5587921">US5587921</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 20, 1995</td><td class="patent-data-table-td patent-date-value">Dec 24, 1996</td><td class="patent-data-table-td ">Advanced Micro Devices, Inc.</td><td class="patent-data-table-td ">Array of configurable logic blocks each including a look up table having inputs coupled to a first multiplexer and having outputs coupled to a second multiplexer</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5588152">US5588152</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Aug 25, 1995</td><td class="patent-data-table-td patent-date-value">Dec 24, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Advanced parallel processor including advanced support hardware</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5590345">US5590345</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 22, 1992</td><td class="patent-data-table-td patent-date-value">Dec 31, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Advanced parallel array processor(APAP)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5659797">US5659797</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 1992</td><td class="patent-data-table-td patent-date-value">Aug 19, 1997</td><td class="patent-data-table-td ">U.S. Philips Corporation</td><td class="patent-data-table-td ">Sparc RISC based computer system including a single chip processor with memory management and DMA units coupled to a DRAM interface</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5844888">US5844888</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 1995</td><td class="patent-data-table-td patent-date-value">Dec 1, 1998</td><td class="patent-data-table-td ">Echelon Corporation</td><td class="patent-data-table-td ">Network and intelligent cell for providing sensing, bidirectional communications and control</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/DE4416881A1?cl=en">DE4416881A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 13, 1994</td><td class="patent-data-table-td patent-date-value">Nov 17, 1994</td><td class="patent-data-table-td ">Martin Vorbach</td><td class="patent-data-table-td ">Data processing device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0221360A2?cl=en">EP0221360A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 3, 1986</td><td class="patent-data-table-td patent-date-value">May 13, 1987</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Digital data message transmission networks and the establishing of communication paths therein</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0428327A1?cl=en">EP0428327A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 8, 1990</td><td class="patent-data-table-td patent-date-value">May 22, 1991</td><td class="patent-data-table-td ">Amt(Holdings) Limited</td><td class="patent-data-table-td ">Processor array system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0539595A1?cl=en">EP0539595A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 9, 1992</td><td class="patent-data-table-td patent-date-value">May 5, 1993</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Data processor and data processing method</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0678985A2?cl=en">EP0678985A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Apr 22, 1995</td><td class="patent-data-table-td patent-date-value">Oct 25, 1995</td><td class="patent-data-table-td ">Xilinx, Inc.</td><td class="patent-data-table-td ">A programmable logic device which stores more than one configuration and means for switching configurations</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0726532A2?cl=en">EP0726532A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 6, 1996</td><td class="patent-data-table-td patent-date-value">Aug 14, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Array processor communication architecture with broadcast instuctions</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0735685A2?cl=en">EP0735685A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 1991</td><td class="patent-data-table-td patent-date-value">Oct 2, 1996</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics, Inc.</td><td class="patent-data-table-td ">Programmable power reduction circuit for programmable logic device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/EP0748051A2?cl=en">EP0748051A2</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 7, 1996</td><td class="patent-data-table-td patent-date-value">Dec 11, 1996</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">System and method for dynamically reconfiguring a programmable gate array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1990011648A1?cl=en">WO1990011648A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 17, 1990</td><td class="patent-data-table-td patent-date-value">Oct 4, 1990</td><td class="patent-data-table-td ">Algotronix Ltd</td><td class="patent-data-table-td ">Configurable cellular array</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/WO1994008399A1?cl=en">WO1994008399A1</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 5, 1993</td><td class="patent-data-table-td patent-date-value">Apr 14, 1994</td><td class="patent-data-table-td ">Lattice Semiconductor Corp</td><td class="patent-data-table-td ">Arrangement for parallel programming of in-system programmable ic logic devices</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Athanas, Peter, et al. "<a href='http://scholar.google.com/scholar?q="IEEE+Symposium+of+FPGAs+For+Custom+Computing+Machines%2C"'>IEEE Symposium of FPGAs For Custom Computing Machines,</a>" IEEE Computer Society Press, Apr. 19-21, 1995, pp. i-vii, 1-222.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Athanas, Peter, et al. IEEE Symposium of FPGAs For Custom Computing Machines, IEEE Computer Society Press , Apr. 19 21, 1995, pp. i vii, 1 222.</td></tr><tr><td class="patent-data-table-td ">3</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Bittner, Ray, A., Jr., "<a href='http://scholar.google.com/scholar?q="Wormhole+Run-Time+Reconfiguration%3A+Conceptualization+and+VLSI+Design+of+a+High+Performance+Computing+system%2C"'>Wormhole Run-Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing system,</a>" Dissertation, Jan. 23, 1997, pp. i-xx, 1-415.</td></tr><tr><td class="patent-data-table-td ">4</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Bittner, Ray, A., Jr., Wormhole Run Time Reconfiguration: Conceptualization and VLSI Design of a High Performance Computing system, Dissertation , Jan. 23, 1997, pp. i xx, 1 415.</td></tr><tr><td class="patent-data-table-td ">5</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">M. Moriis Mano, "<a href='http://scholar.google.com/scholar?q="Digital+Design%2C"'>Digital Design,</a>" by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119-125, 154-161.</td></tr><tr><td class="patent-data-table-td ">6</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">M. Moriis Mano, Digital Design, by Prentice Hall, Inc., Englewood Cliffs, New Jersey 07632, 1984, pp. 119 125, 154 161.</td></tr><tr><td class="patent-data-table-td ">7</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">M. Saleeba, "<a href='http://scholar.google.com/scholar?q="A+Self-Contained+Dynamically+Reconfigurable+Processor+Architecture"'>A Self-Contained Dynamically Reconfigurable Processor Architecture</a>", Sixteenth Australian Computer Science Conference, ASCS-16 QLD, Australia, Feb., 1993.</td></tr><tr><td class="patent-data-table-td ">8</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">M. Saleeba, A Self Contained Dynamically Reconfigurable Processor Architecture , Sixteenth Australian Computer Science Conference, ASCS 16 QLD, Australia, Feb., 1993.</td></tr><tr><td class="patent-data-table-td ">9</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Maxfield C. "<a href='http://scholar.google.com/scholar?q="Logic+that+Mutates+While-U-Wait"'>Logic that Mutates While-U-Wait</a>" EDN (Bur. Ed) (USA), EDN (European Edition), Nov. 7, 1996, Cahners Publishing, USA.</td></tr><tr><td class="patent-data-table-td ">10</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Maxfield C. Logic that Mutates While U Wait EDN (Bur. Ed) (USA), EDN (European Edition), Nov. 7, 1996, Cahners Publishing, USA.</td></tr><tr><td class="patent-data-table-td ">11</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Meyers, G., Advances in Computer Architecture, Wiley Interscience Publication, 2nd ed., John Wiley &amp; Sons, Inc. pp. 463 494, 1978.</td></tr><tr><td class="patent-data-table-td ">12</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Meyers, G., Advances in Computer Architecture, Wiley-Interscience Publication, 2nd ed., John Wiley &amp; Sons, Inc. pp. 463-494, 1978.</td></tr><tr><td class="patent-data-table-td ">13</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Tau Edward, et al., "<a href='http://scholar.google.com/scholar?q="A+First+Generation+DPGA+Implementation%2C"'>A First Generation DPGA Implementation,</a>" FPD'95, pp. 138-143.</td></tr><tr><td class="patent-data-table-td ">14</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Tau Edward, et al., A First Generation DPGA Implementation, FPD 95 , pp. 138 143.</td></tr><tr><td class="patent-data-table-td ">15</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Villasenor, John, et al., "<a href='http://scholar.google.com/scholar?q="Configurable+Computing+Solutions+for+Automatic+Target+Recognition%2C"'>Configurable Computing Solutions for Automatic Target Recognition,</a>" IEEE, 1996 pp. 70-79.</td></tr><tr><td class="patent-data-table-td ">16</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Villasenor, John, et al., "<a href='http://scholar.google.com/scholar?q="Configurable+Computing."'>Configurable Computing.</a>" Scientific American, vol. 276, No. 6, Jun. 1997, pp. 66-71.</td></tr><tr><td class="patent-data-table-td ">17</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Villasenor, John, et al., Configurable Computing Solutions for Automatic Target Recognition, IEEE , 1996 pp. 70 79.</td></tr><tr><td class="patent-data-table-td ">18</td><td class="patent-data-table-td "><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td ">Villasenor, John, et al., Configurable Computing. Scientific American , vol. 276, No. 6, Jun. 1997, pp. 66 71.</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6480937">US6480937</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 25, 1999</td><td class="patent-data-table-td patent-date-value">Nov 12, 2002</td><td class="patent-data-table-td ">Pact Informationstechnologie Gmbh</td><td class="patent-data-table-td ">Method for hierarchical caching of configuration data having dataflow processors and modules having two-or multidimensional programmable cell structure (FPGAs, DPGAs, etc.)--</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6587391">US6587391</a></td><td class="patent-data-table-td patent-date-value">Dec 27, 2001</td><td class="patent-data-table-td patent-date-value">Jul 1, 2003</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Semiconductor memory device for controlling memory banks</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6941559">US6941559</a></td><td class="patent-data-table-td patent-date-value">Feb 28, 2001</td><td class="patent-data-table-td patent-date-value">Sep 6, 2005</td><td class="patent-data-table-td ">Sharp Laboratories Of America</td><td class="patent-data-table-td ">Software bus and interface for digital television application software environments</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6968452">US6968452</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 24, 2003</td><td class="patent-data-table-td patent-date-value">Nov 22, 2005</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Method of self-synchronization of configurable elements of a programmable unit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7028107">US7028107</a></td><td class="patent-data-table-td patent-date-value">Oct 7, 2002</td><td class="patent-data-table-td patent-date-value">Apr 11, 2006</td><td class="patent-data-table-td ">Pact Xpp Technologies Ag</td><td class="patent-data-table-td ">Process for automatic dynamic reloading of data flow processors (DFPS) and units with two- or three- dimensional programmable cell architectures (FPGAS, DPGAS, and the like)</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7502915">US7502915</a></td><td class="patent-data-table-td patent-date-value">Sep 29, 2003</td><td class="patent-data-table-td patent-date-value">Mar 10, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">System and method using embedded microprocessor as a node in an adaptable computing machine</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7594229">US7594229</a></td><td class="patent-data-table-td patent-date-value">Oct 9, 2001</td><td class="patent-data-table-td patent-date-value">Sep 22, 2009</td><td class="patent-data-table-td ">Nvidia Corp.</td><td class="patent-data-table-td ">Predictive resource allocation in computing systems</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7617100">US7617100</a></td><td class="patent-data-table-td patent-date-value">Jan 10, 2003</td><td class="patent-data-table-td patent-date-value">Nov 10, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and system for providing an excitation-pattern based audio coding scheme</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7620678">US7620678</a></td><td class="patent-data-table-td patent-date-value">Jun 12, 2003</td><td class="patent-data-table-td patent-date-value">Nov 17, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and system for reducing the time-to-market concerns for embedded system design</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7624204">US7624204</a></td><td class="patent-data-table-td patent-date-value">Nov 22, 2003</td><td class="patent-data-table-td patent-date-value">Nov 24, 2009</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Input/output controller node in an adaptable computing environment</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7644279">US7644279</a></td><td class="patent-data-table-td patent-date-value">Jul 18, 2002</td><td class="patent-data-table-td patent-date-value">Jan 5, 2010</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Consumer product distribution in the embedded system market</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7765250">US7765250</a></td><td class="patent-data-table-td patent-date-value">Nov 14, 2005</td><td class="patent-data-table-td patent-date-value">Jul 27, 2010</td><td class="patent-data-table-td ">Renesas Technology Corp.</td><td class="patent-data-table-td ">Data processor with internal memory structure for processing stream data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7802108">US7802108</a></td><td class="patent-data-table-td patent-date-value">Nov 1, 2002</td><td class="patent-data-table-td patent-date-value">Sep 21, 2010</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Secure storage of program code for an embedded system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7895374">US7895374</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Feb 22, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Dynamic segment sparing and repair in a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7944453">US7944453</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2007</td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Extrapolation texture filtering for nonresident mipmaps</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7948500">US7948500</a></td><td class="patent-data-table-td patent-date-value">Jun 7, 2007</td><td class="patent-data-table-td patent-date-value">May 24, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Extrapolation of nonresident mipmap data using resident mipmap data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7979759">US7979759</a></td><td class="patent-data-table-td patent-date-value">Jan 8, 2009</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Test and bring-up of an enhanced cascade interconnect memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7979860">US7979860</a></td><td class="patent-data-table-td patent-date-value">Jun 21, 2006</td><td class="patent-data-table-td patent-date-value">Jul 12, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method for estimating cost when placing operations within a modulo scheduler when scheduling for processors with a large number of function units or reconfigurable data paths</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7987065">US7987065</a></td><td class="patent-data-table-td patent-date-value">Apr 17, 2007</td><td class="patent-data-table-td patent-date-value">Jul 26, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Automatic quality testing of multimedia rendering by software drivers</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7999820">US7999820</a></td><td class="patent-data-table-td patent-date-value">Dec 10, 2007</td><td class="patent-data-table-td patent-date-value">Aug 16, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Methods and systems for reusing memory addresses in a graphics system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8018463">US8018463</a></td><td class="patent-data-table-td patent-date-value">May 9, 2005</td><td class="patent-data-table-td patent-date-value">Sep 13, 2011</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Processor for video data</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8082474">US8082474</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Dec 20, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Bit shadowing in a memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8082475">US8082475</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Dec 20, 2011</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Enhanced microprocessor interconnect with bit shadowing</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8130825">US8130825</a></td><td class="patent-data-table-td patent-date-value">May 9, 2005</td><td class="patent-data-table-td patent-date-value">Mar 6, 2012</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Processor for video data encoding/decoding</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8139430">US8139430</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Mar 20, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Power-on initialization and test for a cascade interconnect memory system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8169789">US8169789</a></td><td class="patent-data-table-td patent-date-value">Apr 10, 2007</td><td class="patent-data-table-td patent-date-value">May 1, 2012</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Graphics processing unit stiffening frame</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8201069">US8201069</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Jun 12, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Cyclical redundancy code for use in a high-speed serial link</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8234540">US8234540</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Jul 31, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Error correcting code protected quasi-static bit communication on a high-speed bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8245105">US8245105</a></td><td class="patent-data-table-td patent-date-value">Jul 1, 2008</td><td class="patent-data-table-td patent-date-value">Aug 14, 2012</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Cascade interconnect memory system with enhanced reliability</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8296764">US8296764</a></td><td class="patent-data-table-td patent-date-value">Sep 9, 2004</td><td class="patent-data-table-td patent-date-value">Oct 23, 2012</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Internal synchronization control for adaptive integrated circuitry</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8516338">US8516338</a></td><td class="patent-data-table-td patent-date-value">Jun 28, 2012</td><td class="patent-data-table-td patent-date-value">Aug 20, 2013</td><td class="patent-data-table-td ">International Business Machines Corporation</td><td class="patent-data-table-td ">Error correcting code protected quasi-static bit communication on a high-speed bus</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8572598">US8572598</a></td><td class="patent-data-table-td patent-date-value">Apr 18, 2007</td><td class="patent-data-table-td patent-date-value">Oct 29, 2013</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Method and system for upgrading software in a computing device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8726283">US8726283</a></td><td class="patent-data-table-td patent-date-value">Jun 4, 2007</td><td class="patent-data-table-td patent-date-value">May 13, 2014</td><td class="patent-data-table-td ">Nvidia Corporation</td><td class="patent-data-table-td ">Deadlock avoidance skid buffer</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S100000">710/100</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc710/defs710.htm&usg=AFQjCNEn5ByvpUOuGF3R-upj_HDvCv7LsQ#C710S110000">710/110</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc712/defs712.htm&usg=AFQjCNFSlkDLYE-yriA4W3Ix_OZ4YREIEw#C712S011000">712/11</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007100000">G11C7/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0015820000">G06F15/82</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0015780000">G06F15/78</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G06F0013160000">G06F13/16</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/10">G11C7/10</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=PBBRBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G06F15/7867">G06F15/7867</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C7/10</span>, <span class="nested-value">G06F15/78R</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Feb 8, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PACT XPP TECHNOLOGIES AG, GERMANY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:RICHTER, THOMAS;KRASS, MAREN;REEL/FRAME:032225/0089</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140117</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 8, 2012</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">12</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 29, 2011</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 1-9, 11-14, 17, 18, 30 AND 31 IS CONFIRMED. CLAIMS 10, 15, 19, 21-26, 28, 29, 32, 33 AND 35 ARE DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 16, 20, 27 AND 34, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 36-48 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">May 26, 2009</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20090327</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 15, 2008</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 4, 2004</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jun 6, 2003</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PACT XPP TECHNOLOGIES AG, GERMANY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:PACT GMBH;REEL/FRAME:014137/0154</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20020827</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PACT XPP TECHNOLOGIES AG MUTHMANNSTRASSE 180939 MU</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">PACT GMBH, GERMANY</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:VORBACH, MARTIN;MUNCH, ROBERT;REEL/FRAME:009057/0069</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">19980304</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1tIqwe_BVY45Z6K4n21B_Z8PHMHQ\u0026id=PBBRBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U3H2AcfMt5vHWAILjr_9O4Y_wwCgA\u0026id=PBBRBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3BUHyXBT2CeWTS1xjDaxkSycLhaA","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/I_O_and_memory_bus_system_for_DFPs_and_u.pdf?id=PBBRBAABERAJ\u0026output=pdf\u0026sig=ACfU3U0ckV0Ag6zhgVO9wlG1eW7S4bP74g"},"sample_url":"http://www.google.com/patents/reader?id=PBBRBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>