<stg><name>worker_COO_SpMV</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="28">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="14">
<condition id="29">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="3" to="4">
<condition id="32">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="14">
<condition id="31">
<or_exp><and_exp><literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="66" from="4" to="5">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="67" from="5" to="6">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="68" from="6" to="7">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="69" from="7" to="8">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="70" from="8" to="9">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="71" from="9" to="10">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="72" from="10" to="11">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="73" from="11" to="12">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="74" from="12" to="13">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="75" from="13" to="14">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="76" from="14" to="2">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %nnz_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nnz)

]]></node>
<StgValue><ssdm name="nnz_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %i = phi i12 [ 0, %0 ], [ %i_4, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="32" op_0_bw="12">
<![CDATA[
:1  %i_cast1 = zext i12 %i to i32

]]></node>
<StgValue><ssdm name="i_cast1"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %exitcond = icmp eq i12 %i, -1596

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2500, i64 2500, i64 2500)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %i_4 = add i12 %i, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp = icmp slt i32 %i_cast1, %nnz_read

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %branch0, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="64" op_0_bw="12">
<![CDATA[
branch0:0  %tmp_s = zext i12 %i to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0:1  %row_addr = getelementptr [2500 x i6]* %row, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="row_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="12">
<![CDATA[
branch0:2  %row_load = load i6* %row_addr, align 1

]]></node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="6" op_0_bw="12">
<![CDATA[
branch0:2  %row_load = load i6* %row_addr, align 1

]]></node>
<StgValue><ssdm name="row_load"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="6">
<![CDATA[
branch0:3  %extLd = sext i6 %row_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="1" op_0_bw="1" op_1_bw="6" op_2_bw="32">
<![CDATA[
branch0:4  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %row_load, i32 5)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:5  br i1 %tmp_12, label %._crit_edge, label %branch2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:0  %val_addr = getelementptr [2500 x float]* %val_r, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="val_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="12">
<![CDATA[
branch2:1  %val_load = load float* %val_addr, align 4

]]></node>
<StgValue><ssdm name="val_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:2  %col_addr = getelementptr [2500 x i8]* %col, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="col_addr"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="12">
<![CDATA[
branch2:3  %col_load = load i8* %col_addr, align 1

]]></node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="64" op_0_bw="32">
<![CDATA[
branch2:8  %tmp_8 = zext i32 %extLd to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:9  %output_addr = getelementptr [25 x float]* %output_r, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="12">
<![CDATA[
branch2:1  %val_load = load float* %val_addr, align 4

]]></node>
<StgValue><ssdm name="val_load"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="12">
<![CDATA[
branch2:3  %col_load = load i8* %col_addr, align 1

]]></node>
<StgValue><ssdm name="col_load"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="64" op_0_bw="8">
<![CDATA[
branch2:4  %tmp_6 = sext i8 %col_load to i64

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch2:5  %vector_addr = getelementptr inbounds [100 x float]* @vector, i64 0, i64 %tmp_6

]]></node>
<StgValue><ssdm name="vector_addr"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="7">
<![CDATA[
branch2:6  %vector_load = load float* %vector_addr, align 4

]]></node>
<StgValue><ssdm name="vector_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="44" st_id="5" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="32" op_0_bw="7">
<![CDATA[
branch2:6  %vector_load = load float* %vector_addr, align 4

]]></node>
<StgValue><ssdm name="vector_load"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="46" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="47" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="5">
<![CDATA[
branch2:10  %output_load = load float* %output_addr, align 4

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="49" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:7  %tmp_7 = fmul float %val_load, %vector_load

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="5">
<![CDATA[
branch2:10  %output_load = load float* %output_addr, align 4

]]></node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:11  %tmp_9 = fadd float %output_load, %tmp_7

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:12  store float %tmp_9, float* %output_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0">
<![CDATA[
branch2:13  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="77" name="row" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="row"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="78" name="col" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="79" name="val_r" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="val_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="80" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="81" name="nnz" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="nnz"/></StgValue>
</port>
<port id="82" name="vector" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="vector"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="84" from="_ssdm_op_Read.ap_auto.i32" to="nnz_read" fromId="83" toId="15">
</dataflow>
<dataflow id="85" from="nnz" to="nnz_read" fromId="81" toId="15">
</dataflow>
<dataflow id="87" from="stg_86" to="i" fromId="86" toId="17">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="stg_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="89" from="i_4" to="i" fromId="21" toId="17">
<BackEdge/>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="90" from="stg_58" to="i" fromId="58" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="91" from="i" to="i_cast1" fromId="17" toId="18">
</dataflow>
<dataflow id="92" from="i" to="exitcond" fromId="17" toId="19">
</dataflow>
<dataflow id="94" from="stg_93" to="exitcond" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="95" toId="20">
</dataflow>
<dataflow id="98" from="stg_97" to="empty" fromId="97" toId="20">
</dataflow>
<dataflow id="99" from="stg_97" to="empty" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="stg_97" to="empty" fromId="97" toId="20">
</dataflow>
<dataflow id="101" from="i" to="i_4" fromId="17" toId="21">
</dataflow>
<dataflow id="103" from="stg_102" to="i_4" fromId="102" toId="21">
</dataflow>
<dataflow id="104" from="exitcond" to="stg_22" fromId="19" toId="22">
</dataflow>
<dataflow id="105" from="i_cast1" to="tmp" fromId="18" toId="23">
</dataflow>
<dataflow id="106" from="nnz_read" to="tmp" fromId="15" toId="23">
</dataflow>
<dataflow id="107" from="tmp" to="stg_24" fromId="23" toId="24">
</dataflow>
<dataflow id="108" from="i" to="tmp_s" fromId="17" toId="25">
</dataflow>
<dataflow id="109" from="row" to="row_addr" fromId="77" toId="26">
</dataflow>
<dataflow id="111" from="stg_110" to="row_addr" fromId="110" toId="26">
</dataflow>
<dataflow id="112" from="tmp_s" to="row_addr" fromId="25" toId="26">
</dataflow>
<dataflow id="113" from="row_addr" to="row_load" fromId="26" toId="27">
</dataflow>
<dataflow id="114" from="row_addr" to="row_load" fromId="26" toId="29">
</dataflow>
<dataflow id="115" from="row_load" to="extLd" fromId="29" toId="30">
</dataflow>
<dataflow id="117" from="_ssdm_op_BitSelect.i1.i6.i32" to="tmp_12" fromId="116" toId="31">
</dataflow>
<dataflow id="118" from="row_load" to="tmp_12" fromId="29" toId="31">
</dataflow>
<dataflow id="120" from="stg_119" to="tmp_12" fromId="119" toId="31">
</dataflow>
<dataflow id="121" from="tmp_12" to="stg_32" fromId="31" toId="32">
</dataflow>
<dataflow id="122" from="val_r" to="val_addr" fromId="79" toId="33">
</dataflow>
<dataflow id="123" from="stg_110" to="val_addr" fromId="110" toId="33">
</dataflow>
<dataflow id="124" from="tmp_s" to="val_addr" fromId="25" toId="33">
</dataflow>
<dataflow id="125" from="val_addr" to="val_load" fromId="33" toId="34">
</dataflow>
<dataflow id="126" from="col" to="col_addr" fromId="78" toId="35">
</dataflow>
<dataflow id="127" from="stg_110" to="col_addr" fromId="110" toId="35">
</dataflow>
<dataflow id="128" from="tmp_s" to="col_addr" fromId="25" toId="35">
</dataflow>
<dataflow id="129" from="col_addr" to="col_load" fromId="35" toId="36">
</dataflow>
<dataflow id="130" from="extLd" to="tmp_8" fromId="30" toId="37">
</dataflow>
<dataflow id="131" from="output_r" to="output_addr" fromId="80" toId="38">
</dataflow>
<dataflow id="132" from="stg_110" to="output_addr" fromId="110" toId="38">
</dataflow>
<dataflow id="133" from="tmp_8" to="output_addr" fromId="37" toId="38">
</dataflow>
<dataflow id="134" from="val_addr" to="val_load" fromId="33" toId="39">
</dataflow>
<dataflow id="135" from="col_addr" to="col_load" fromId="35" toId="40">
</dataflow>
<dataflow id="136" from="col_load" to="tmp_6" fromId="40" toId="41">
</dataflow>
<dataflow id="137" from="vector" to="vector_addr" fromId="82" toId="42">
</dataflow>
<dataflow id="138" from="stg_110" to="vector_addr" fromId="110" toId="42">
</dataflow>
<dataflow id="139" from="tmp_6" to="vector_addr" fromId="41" toId="42">
</dataflow>
<dataflow id="140" from="vector_addr" to="vector_load" fromId="42" toId="43">
</dataflow>
<dataflow id="141" from="vector_addr" to="vector_load" fromId="42" toId="44">
</dataflow>
<dataflow id="142" from="val_load" to="tmp_7" fromId="39" toId="45">
</dataflow>
<dataflow id="143" from="vector_load" to="tmp_7" fromId="44" toId="45">
</dataflow>
<dataflow id="144" from="val_load" to="tmp_7" fromId="39" toId="46">
</dataflow>
<dataflow id="145" from="vector_load" to="tmp_7" fromId="44" toId="46">
</dataflow>
<dataflow id="146" from="val_load" to="tmp_7" fromId="39" toId="47">
</dataflow>
<dataflow id="147" from="vector_load" to="tmp_7" fromId="44" toId="47">
</dataflow>
<dataflow id="148" from="output_addr" to="output_load" fromId="38" toId="48">
</dataflow>
<dataflow id="149" from="val_load" to="tmp_7" fromId="39" toId="49">
</dataflow>
<dataflow id="150" from="vector_load" to="tmp_7" fromId="44" toId="49">
</dataflow>
<dataflow id="151" from="output_addr" to="output_load" fromId="38" toId="50">
</dataflow>
<dataflow id="152" from="output_load" to="tmp_9" fromId="50" toId="51">
</dataflow>
<dataflow id="153" from="tmp_7" to="tmp_9" fromId="49" toId="51">
</dataflow>
<dataflow id="154" from="output_load" to="tmp_9" fromId="50" toId="52">
</dataflow>
<dataflow id="155" from="tmp_7" to="tmp_9" fromId="49" toId="52">
</dataflow>
<dataflow id="156" from="output_load" to="tmp_9" fromId="50" toId="53">
</dataflow>
<dataflow id="157" from="tmp_7" to="tmp_9" fromId="49" toId="53">
</dataflow>
<dataflow id="158" from="output_load" to="tmp_9" fromId="50" toId="54">
</dataflow>
<dataflow id="159" from="tmp_7" to="tmp_9" fromId="49" toId="54">
</dataflow>
<dataflow id="160" from="output_load" to="tmp_9" fromId="50" toId="55">
</dataflow>
<dataflow id="161" from="tmp_7" to="tmp_9" fromId="49" toId="55">
</dataflow>
<dataflow id="162" from="tmp_9" to="stg_56" fromId="55" toId="56">
</dataflow>
<dataflow id="163" from="output_addr" to="stg_56" fromId="38" toId="56">
</dataflow>
<dataflow id="164" from="exitcond" to="stg_2" fromId="19" toId="2">
</dataflow>
<dataflow id="165" from="tmp" to="stg_2" fromId="23" toId="2">
</dataflow>
<dataflow id="166" from="tmp_12" to="stg_3" fromId="31" toId="3">
</dataflow>
<dataflow id="167" from="tmp" to="stg_14" fromId="23" toId="14">
</dataflow>
<dataflow id="168" from="tmp_12" to="stg_14" fromId="31" toId="14">
</dataflow>
</dataflows>


</stg>
