# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../CntNbits_L_MA.vhd" \
"../../../../../../Sim_CntNbits_L.vhd" \

# Do not sort compile order
nosort
