
monapollo-firmware.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ec  00800100  000024ec  00002580  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000024ec  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000195  008001ec  008001ec  0000266c  2**0
                  ALLOC
  3 .stab         00000834  00000000  00000000  0000266c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000014a  00000000  00000000  00002ea0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000280  00000000  00000000  00002ff0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003fa7  00000000  00000000  00003270  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000100b  00000000  00000000  00007217  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000188d  00000000  00000000  00008222  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000b0c  00000000  00000000  00009ab0  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001240  00000000  00000000  0000a5bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002a06  00000000  00000000  0000b7fc  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  0000e202  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
       4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
       c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      14:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      24:	0c 94 36 02 	jmp	0x46c	; 0x46c <__vector_9>
      28:	0c 94 e8 01 	jmp	0x3d0	; 0x3d0 <__vector_10>
      2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      34:	0c 94 75 02 	jmp	0x4ea	; 0x4ea <__vector_13>
      38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
      60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
      64:	11 24       	eor	r1, r1
      66:	1f be       	out	0x3f, r1	; 63
      68:	cf ef       	ldi	r28, 0xFF	; 255
      6a:	d0 e1       	ldi	r29, 0x10	; 16
      6c:	de bf       	out	0x3e, r29	; 62
      6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e0       	ldi	r26, 0x00	; 0
      74:	b1 e0       	ldi	r27, 0x01	; 1
      76:	ec ee       	ldi	r30, 0xEC	; 236
      78:	f4 e2       	ldi	r31, 0x24	; 36
      7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0
      80:	ac 3e       	cpi	r26, 0xEC	; 236
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
      86:	13 e0       	ldi	r17, 0x03	; 3
      88:	ac ee       	ldi	r26, 0xEC	; 236
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
      8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
      90:	a1 38       	cpi	r26, 0x81	; 129
      92:	b1 07       	cpc	r27, r17
      94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
      96:	0e 94 aa 02 	call	0x554	; 0x554 <main>
      9a:	0c 94 74 12 	jmp	0x24e8	; 0x24e8 <_exit>

0000009e <__bad_interrupt>:
      9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <setup_adc>:

void setup_adc(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
      a2:	ea e7       	ldi	r30, 0x7A	; 122
      a4:	f0 e0       	ldi	r31, 0x00	; 0
      a6:	80 81       	ld	r24, Z
      a8:	84 60       	ori	r24, 0x04	; 4
      aa:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
      ac:	ac e7       	ldi	r26, 0x7C	; 124
      ae:	b0 e0       	ldi	r27, 0x00	; 0
      b0:	8c 91       	ld	r24, X
      b2:	80 64       	ori	r24, 0x40	; 64
      b4:	8c 93       	st	X, r24
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
      b6:	ae e7       	ldi	r26, 0x7E	; 126
      b8:	b0 e0       	ldi	r27, 0x00	; 0
      ba:	8c 91       	ld	r24, X
      bc:	81 60       	ori	r24, 0x01	; 1
      be:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
      c0:	80 81       	ld	r24, Z
      c2:	80 68       	ori	r24, 0x80	; 128
      c4:	80 83       	st	Z, r24
}
      c6:	08 95       	ret

000000c8 <read_pot>:

uint16_t read_pot(uint8_t mux_select, uint8_t channel) {
	
	DATA_BUS = channel;
      c8:	62 b9       	out	0x02, r22	; 2
	POT_MUX &= ~(1<<mux_select);
      ca:	ea ed       	ldi	r30, 0xDA	; 218
      cc:	f0 e0       	ldi	r31, 0x00	; 0
      ce:	40 81       	ld	r20, Z
      d0:	21 e0       	ldi	r18, 0x01	; 1
      d2:	30 e0       	ldi	r19, 0x00	; 0
      d4:	b9 01       	movw	r22, r18
      d6:	02 c0       	rjmp	.+4      	; 0xdc <read_pot+0x14>
      d8:	66 0f       	add	r22, r22
      da:	77 1f       	adc	r23, r23
      dc:	8a 95       	dec	r24
      de:	e2 f7       	brpl	.-8      	; 0xd8 <read_pot+0x10>
      e0:	cb 01       	movw	r24, r22
      e2:	26 2f       	mov	r18, r22
      e4:	20 95       	com	r18
      e6:	42 23       	and	r20, r18
      e8:	40 83       	st	Z, r20
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
      ea:	7d e0       	ldi	r23, 0x0D	; 13
      ec:	7a 95       	dec	r23
      ee:	f1 f7       	brne	.-4      	; 0xec <read_pot+0x24>
      f0:	00 00       	nop
	_delay_us(2); //ADC settling time. Previously used 10 us, testing 2 us now.
	ADCSRA |= (1<<ADSC); //start ADC conversion
      f2:	ea e7       	ldi	r30, 0x7A	; 122
      f4:	f0 e0       	ldi	r31, 0x00	; 0
      f6:	20 81       	ld	r18, Z
      f8:	20 64       	ori	r18, 0x40	; 64
      fa:	20 83       	st	Z, r18
	while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock - 10.4 us for 1.25Mhz clock) - need to figure out what to do with this time - would interrupt be more efficient?
      fc:	20 81       	ld	r18, Z
      fe:	26 fd       	sbrc	r18, 6
     100:	fd cf       	rjmp	.-6      	; 0xfc <read_pot+0x34>
	POT_MUX |= (1<<mux_select); //disable pot multiplexer U2
     102:	ea ed       	ldi	r30, 0xDA	; 218
     104:	f0 e0       	ldi	r31, 0x00	; 0
     106:	90 81       	ld	r25, Z
     108:	89 2b       	or	r24, r25
     10a:	80 83       	st	Z, r24
	//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
			
			
	uint16_t adc_read = ADCL;
     10c:	80 91 78 00 	lds	r24, 0x0078
     110:	90 e0       	ldi	r25, 0x00	; 0
	adc_read = adc_read | (ADCH <<8);
     112:	40 91 79 00 	lds	r20, 0x0079
     116:	34 2f       	mov	r19, r20
     118:	20 e0       	ldi	r18, 0x00	; 0
     11a:	82 2b       	or	r24, r18
     11c:	93 2b       	or	r25, r19
			
	return adc_read;
     11e:	08 95       	ret

00000120 <get_current_note>:

uint8_t get_current_note() { //this is a kludge. Either make current_note global or force inline this function? Ask Omar. BUT, this could be where interpolation is calculated!
	
	return current_note;
	
}
     120:	80 91 ec 01 	lds	r24, 0x01EC
     124:	08 95       	ret

00000126 <new_note>:

void new_note(uint8_t note, uint8_t velocity) {
     126:	0f 93       	push	r16
     128:	1f 93       	push	r17
     12a:	cf 93       	push	r28
     12c:	df 93       	push	r29
     12e:	18 2f       	mov	r17, r24
     130:	06 2f       	mov	r16, r22
	
	
	//shift contents of note_pool right by one element
	memmove(note_pool + 1, note_pool, sizeof(note_pool) -sizeof(*note_pool)); //last argument: sizeof struct - sizeof one element of struct. See http://www.cplusplus.com/forum/beginner/1936/
     132:	82 e0       	ldi	r24, 0x02	; 2
     134:	91 e0       	ldi	r25, 0x01	; 1
     136:	ec 01       	movw	r28, r24
     138:	22 97       	sbiw	r28, 0x02	; 2
     13a:	be 01       	movw	r22, r28
     13c:	4e e0       	ldi	r20, 0x0E	; 14
     13e:	50 e0       	ldi	r21, 0x00	; 0
     140:	0e 94 62 12 	call	0x24c4	; 0x24c4 <memmove>
	
	//add new note to pool
	note_pool[0].note = note;
     144:	18 83       	st	Y, r17
	note_pool[0].velocity = velocity;
     146:	09 83       	std	Y+1, r16	; 0x01
	
	current_note = note; //set current note
     148:	10 93 ec 01 	sts	0x01EC, r17
	
} 
     14c:	df 91       	pop	r29
     14e:	cf 91       	pop	r28
     150:	1f 91       	pop	r17
     152:	0f 91       	pop	r16
     154:	08 95       	ret

00000156 <remove_note>:
void remove_note(uint8_t note){
     156:	cf 93       	push	r28
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
     158:	c0 91 00 01 	lds	r28, 0x0100
	for (int i = 0; i <= 7; i++) { //search for note in note stack
		
		if (note_pool[i].note == note) {
     15c:	c8 17       	cp	r28, r24
     15e:	41 f0       	breq	.+16     	; 0x170 <remove_note+0x1a>
     160:	e2 e0       	ldi	r30, 0x02	; 2
     162:	f1 e0       	ldi	r31, 0x01	; 1
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     164:	41 e0       	ldi	r20, 0x01	; 1
     166:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
     168:	90 81       	ld	r25, Z
     16a:	98 17       	cp	r25, r24
     16c:	59 f4       	brne	.+22     	; 0x184 <remove_note+0x2e>
     16e:	02 c0       	rjmp	.+4      	; 0x174 <remove_note+0x1e>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     170:	40 e0       	ldi	r20, 0x00	; 0
     172:	50 e0       	ldi	r21, 0x00	; 0
		
		if (note_pool[i].note == note) {
			
			note_pool[i].note = EMPTY;
     174:	fa 01       	movw	r30, r20
     176:	ee 0f       	add	r30, r30
     178:	ff 1f       	adc	r31, r31
     17a:	e0 50       	subi	r30, 0x00	; 0
     17c:	ff 4f       	sbci	r31, 0xFF	; 255
     17e:	8f ef       	ldi	r24, 0xFF	; 255
     180:	80 83       	st	Z, r24
			free_slot = i;
			break;
     182:	07 c0       	rjmp	.+14     	; 0x192 <remove_note+0x3c>
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
	uint8_t temp_note = note_pool[0].note; //holder for current note
	for (int i = 0; i <= 7; i++) { //search for note in note stack
     184:	4f 5f       	subi	r20, 0xFF	; 255
     186:	5f 4f       	sbci	r21, 0xFF	; 255
     188:	32 96       	adiw	r30, 0x02	; 2
     18a:	48 30       	cpi	r20, 0x08	; 8
     18c:	51 05       	cpc	r21, r1
     18e:	61 f7       	brne	.-40     	; 0x168 <remove_note+0x12>
	current_note = note; //set current note
	
} 
void remove_note(uint8_t note){
	
	uint8_t free_slot = 0;
     190:	40 e0       	ldi	r20, 0x00	; 0
		
	}
	
	
	//now shift elements left	
	memmove(note_pool + free_slot, note_pool + free_slot + 1, sizeof(note_pool) - (sizeof(*note_pool)*(free_slot + 1)));
     192:	50 e0       	ldi	r21, 0x00	; 0
     194:	ca 01       	movw	r24, r20
     196:	88 0f       	add	r24, r24
     198:	99 1f       	adc	r25, r25
     19a:	bc 01       	movw	r22, r24
     19c:	6e 5f       	subi	r22, 0xFE	; 254
     19e:	7e 4f       	sbci	r23, 0xFE	; 254
     1a0:	40 95       	com	r20
     1a2:	50 95       	com	r21
     1a4:	48 5f       	subi	r20, 0xF8	; 248
     1a6:	5f 4f       	sbci	r21, 0xFF	; 255
     1a8:	44 0f       	add	r20, r20
     1aa:	55 1f       	adc	r21, r21
     1ac:	80 50       	subi	r24, 0x00	; 0
     1ae:	9f 4f       	sbci	r25, 0xFF	; 255
     1b0:	0e 94 62 12 	call	0x24c4	; 0x24c4 <memmove>
	note_pool[7].note = EMPTY;	
     1b4:	8f ef       	ldi	r24, 0xFF	; 255
     1b6:	80 93 0e 01 	sts	0x010E, r24
	
	//check to see if this is the last note released
	if (note_pool[0].note == EMPTY) {
     1ba:	80 91 00 01 	lds	r24, 0x0100
     1be:	8f 3f       	cpi	r24, 0xFF	; 255
     1c0:	19 f4       	brne	.+6      	; 0x1c8 <remove_note+0x72>
		
		current_note = temp_note; //store last note released for maintaining pitch during envelope release stage
     1c2:	c0 93 ec 01 	sts	0x01EC, r28
     1c6:	02 c0       	rjmp	.+4      	; 0x1cc <remove_note+0x76>
		
	} else {		
		
		current_note = note_pool[0].note; //otherwise, the current note is the next one in the note stack
     1c8:	80 93 ec 01 	sts	0x01EC, r24

	}	
	
}
     1cc:	cf 91       	pop	r28
     1ce:	08 95       	ret

000001d0 <set_control_voltage>:
struct control_voltage sustain_2_cv		={SUSTAIN_2,	DAC_MUX_EN3};
struct control_voltage sustain_1_cv		={SUSTAIN_1,	DAC_MUX_EN3};
struct control_voltage release_2_cv		={RELEASE_2,	DAC_MUX_EN3};
struct control_voltage release_1_cv		={RELEASE_1,	DAC_MUX_EN3};		

void set_control_voltage (struct control_voltage * cv, uint16_t value) {
     1d0:	dc 01       	movw	r26, r24

	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     1d2:	6b b9       	out	0x0b, r22	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     1d4:	78 b9       	out	0x08, r23	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     1d6:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);	
     1d8:	a0 9a       	sbi	0x14, 0	; 20

	DATA_BUS = cv->channel; //set channel for DG408 multiplexer output
     1da:	8c 91       	ld	r24, X
     1dc:	82 b9       	out	0x02, r24	; 2
     1de:	8d e0       	ldi	r24, 0x0D	; 13
     1e0:	8a 95       	dec	r24
     1e2:	f1 f7       	brne	.-4      	; 0x1e0 <set_control_voltage+0x10>
     1e4:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<cv->mux_addr); //enable multiplexer
     1e6:	ea ed       	ldi	r30, 0xDA	; 218
     1e8:	f0 e0       	ldi	r31, 0x00	; 0
     1ea:	40 81       	ld	r20, Z
     1ec:	21 e0       	ldi	r18, 0x01	; 1
     1ee:	30 e0       	ldi	r19, 0x00	; 0
     1f0:	c9 01       	movw	r24, r18
     1f2:	11 96       	adiw	r26, 0x01	; 1
     1f4:	0c 90       	ld	r0, X
     1f6:	11 97       	sbiw	r26, 0x01	; 1
     1f8:	02 c0       	rjmp	.+4      	; 0x1fe <set_control_voltage+0x2e>
     1fa:	88 0f       	add	r24, r24
     1fc:	99 1f       	adc	r25, r25
     1fe:	0a 94       	dec	r0
     200:	e2 f7       	brpl	.-8      	; 0x1fa <set_control_voltage+0x2a>
     202:	84 2b       	or	r24, r20
     204:	80 83       	st	Z, r24
     206:	82 e4       	ldi	r24, 0x42	; 66
     208:	8a 95       	dec	r24
     20a:	f1 f7       	brne	.-4      	; 0x208 <set_control_voltage+0x38>
     20c:	00 c0       	rjmp	.+0      	; 0x20e <set_control_voltage+0x3e>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<cv->mux_addr); //disable multiplexer
     20e:	80 81       	ld	r24, Z
     210:	11 96       	adiw	r26, 0x01	; 1
     212:	0c 90       	ld	r0, X
     214:	11 97       	sbiw	r26, 0x01	; 1
     216:	02 c0       	rjmp	.+4      	; 0x21c <set_control_voltage+0x4c>
     218:	22 0f       	add	r18, r18
     21a:	33 1f       	adc	r19, r19
     21c:	0a 94       	dec	r0
     21e:	e2 f7       	brpl	.-8      	; 0x218 <set_control_voltage+0x48>
     220:	20 95       	com	r18
     222:	28 23       	and	r18, r24
     224:	20 83       	st	Z, r18
	
}	
     226:	08 95       	ret

00000228 <setup_dac>:

	
void setup_dac(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
     228:	83 b3       	in	r24, 0x13	; 19
     22a:	83 60       	ori	r24, 0x03	; 3
     22c:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
     22e:	8f ef       	ldi	r24, 0xFF	; 255
     230:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
     232:	97 b1       	in	r25, 0x07	; 7
     234:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
     236:	e9 ed       	ldi	r30, 0xD9	; 217
     238:	f0 e0       	ldi	r31, 0x00	; 0
     23a:	80 81       	ld	r24, Z
     23c:	8f 60       	ori	r24, 0x0F	; 15
     23e:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers
     240:	ea ed       	ldi	r30, 0xDA	; 218
     242:	f0 e0       	ldi	r31, 0x00	; 0
     244:	80 81       	ld	r24, Z
     246:	80 7f       	andi	r24, 0xF0	; 240
     248:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
     24a:	84 b3       	in	r24, 0x14	; 20
     24c:	83 60       	ori	r24, 0x03	; 3
     24e:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     250:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
     252:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
     254:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     256:	a0 9a       	sbi	0x14, 0	; 20
}
     258:	08 95       	ret

0000025a <set_dac>:

void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
     25a:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
     25c:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
     25e:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
     260:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
     262:	62 b9       	out	0x02, r22	; 2
     264:	2d e0       	ldi	r18, 0x0D	; 13
     266:	2a 95       	dec	r18
     268:	f1 f7       	brne	.-4      	; 0x266 <set_dac+0xc>
     26a:	00 00       	nop

	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
     26c:	ea ed       	ldi	r30, 0xDA	; 218
     26e:	f0 e0       	ldi	r31, 0x00	; 0
     270:	40 81       	ld	r20, Z
     272:	21 e0       	ldi	r18, 0x01	; 1
     274:	30 e0       	ldi	r19, 0x00	; 0
     276:	b9 01       	movw	r22, r18
     278:	02 c0       	rjmp	.+4      	; 0x27e <set_dac+0x24>
     27a:	66 0f       	add	r22, r22
     27c:	77 1f       	adc	r23, r23
     27e:	8a 95       	dec	r24
     280:	e2 f7       	brpl	.-8      	; 0x27a <set_dac+0x20>
     282:	cb 01       	movw	r24, r22
     284:	94 2f       	mov	r25, r20
     286:	98 2b       	or	r25, r24
     288:	90 83       	st	Z, r25
     28a:	72 e4       	ldi	r23, 0x42	; 66
     28c:	7a 95       	dec	r23
     28e:	f1 f7       	brne	.-4      	; 0x28c <set_dac+0x32>
     290:	00 c0       	rjmp	.+0      	; 0x292 <set_dac+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
     292:	90 81       	ld	r25, Z
     294:	80 95       	com	r24
     296:	89 23       	and	r24, r25
     298:	80 83       	st	Z, r24
	
}
     29a:	08 95       	ret

0000029c <display_dec>:
#include "display_map.h"



void display_dec(uint16_t number, uint8_t digit)
{
     29c:	cf 93       	push	r28
     29e:	df 93       	push	r29
     2a0:	cd b7       	in	r28, 0x3d	; 61
     2a2:	de b7       	in	r29, 0x3e	; 62
     2a4:	2a 97       	sbiw	r28, 0x0a	; 10
     2a6:	0f b6       	in	r0, 0x3f	; 63
     2a8:	f8 94       	cli
     2aa:	de bf       	out	0x3e, r29	; 62
     2ac:	0f be       	out	0x3f, r0	; 63
     2ae:	cd bf       	out	0x3d, r28	; 61
	uint8_t dec[] = {
     2b0:	de 01       	movw	r26, r28
     2b2:	11 96       	adiw	r26, 0x01	; 1
     2b4:	ee e4       	ldi	r30, 0x4E	; 78
     2b6:	f1 e0       	ldi	r31, 0x01	; 1
     2b8:	3a e0       	ldi	r19, 0x0A	; 10
     2ba:	01 90       	ld	r0, Z+
     2bc:	0d 92       	st	X+, r0
     2be:	31 50       	subi	r19, 0x01	; 1
     2c0:	e1 f7       	brne	.-8      	; 0x2ba <display_dec+0x1e>
		
		
	};
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
     2c2:	3f ef       	ldi	r19, 0xFF	; 255
     2c4:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     2c6:	ea ed       	ldi	r30, 0xDA	; 218
     2c8:	f0 e0       	ldi	r31, 0x00	; 0
     2ca:	30 81       	ld	r19, Z
     2cc:	30 61       	ori	r19, 0x10	; 16
     2ce:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     2d0:	30 81       	ld	r19, Z
     2d2:	3f 7e       	andi	r19, 0xEF	; 239
     2d4:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
     2d6:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
     2d8:	30 81       	ld	r19, Z
     2da:	30 62       	ori	r19, 0x20	; 32
     2dc:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
     2de:	30 81       	ld	r19, Z
     2e0:	3f 7d       	andi	r19, 0xDF	; 223
     2e2:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
     2e4:	62 30       	cpi	r22, 0x02	; 2
     2e6:	f9 f0       	breq	.+62     	; 0x326 <display_dec+0x8a>
     2e8:	63 30       	cpi	r22, 0x03	; 3
     2ea:	18 f4       	brcc	.+6      	; 0x2f2 <display_dec+0x56>
     2ec:	61 30       	cpi	r22, 0x01	; 1
     2ee:	a1 f5       	brne	.+104    	; 0x358 <display_dec+0xbc>
     2f0:	0d c0       	rjmp	.+26     	; 0x30c <display_dec+0x70>
     2f2:	64 30       	cpi	r22, 0x04	; 4
     2f4:	29 f1       	breq	.+74     	; 0x340 <display_dec+0xa4>
     2f6:	68 30       	cpi	r22, 0x08	; 8
     2f8:	79 f5       	brne	.+94     	; 0x358 <display_dec+0xbc>
		
		case ONES:
		cathode_byte = dec[(number % 10)]; //print first decimal digit
     2fa:	6a e0       	ldi	r22, 0x0A	; 10
     2fc:	70 e0       	ldi	r23, 0x00	; 0
     2fe:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     302:	fe 01       	movw	r30, r28
     304:	e8 0f       	add	r30, r24
     306:	f9 1f       	adc	r31, r25
     308:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     30a:	26 c0       	rjmp	.+76     	; 0x358 <display_dec+0xbc>
		
		case TENS:
		cathode_byte = dec[((number % 100) / 10)]; //print second decimal digit
     30c:	64 e6       	ldi	r22, 0x64	; 100
     30e:	70 e0       	ldi	r23, 0x00	; 0
     310:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     314:	6a e0       	ldi	r22, 0x0A	; 10
     316:	70 e0       	ldi	r23, 0x00	; 0
     318:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     31c:	fe 01       	movw	r30, r28
     31e:	e6 0f       	add	r30, r22
     320:	f7 1f       	adc	r31, r23
     322:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     324:	19 c0       	rjmp	.+50     	; 0x358 <display_dec+0xbc>
		
		case HUNDS:
		cathode_byte = dec[((number % 1000) / 100)]; //print third decimal digit
     326:	68 ee       	ldi	r22, 0xE8	; 232
     328:	73 e0       	ldi	r23, 0x03	; 3
     32a:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     32e:	64 e6       	ldi	r22, 0x64	; 100
     330:	70 e0       	ldi	r23, 0x00	; 0
     332:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     336:	fe 01       	movw	r30, r28
     338:	e6 0f       	add	r30, r22
     33a:	f7 1f       	adc	r31, r23
     33c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
     33e:	0c c0       	rjmp	.+24     	; 0x358 <display_dec+0xbc>
		
		case THOUS:
		cathode_byte = dec[((number % 10000) / 1000)]; //print fourth decimal digit
     340:	60 e1       	ldi	r22, 0x10	; 16
     342:	77 e2       	ldi	r23, 0x27	; 39
     344:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     348:	68 ee       	ldi	r22, 0xE8	; 232
     34a:	73 e0       	ldi	r23, 0x03	; 3
     34c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
     350:	fe 01       	movw	r30, r28
     352:	e6 0f       	add	r30, r22
     354:	f7 1f       	adc	r31, r23
     356:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
     358:	20 95       	com	r18
     35a:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
     35c:	ea ed       	ldi	r30, 0xDA	; 218
     35e:	f0 e0       	ldi	r31, 0x00	; 0
     360:	80 81       	ld	r24, Z
     362:	80 61       	ori	r24, 0x10	; 16
     364:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
     366:	80 81       	ld	r24, Z
     368:	8f 7e       	andi	r24, 0xEF	; 239
     36a:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
     36c:	2a 96       	adiw	r28, 0x0a	; 10
     36e:	0f b6       	in	r0, 0x3f	; 63
     370:	f8 94       	cli
     372:	de bf       	out	0x3e, r29	; 62
     374:	0f be       	out	0x3f, r0	; 63
     376:	cd bf       	out	0x3d, r28	; 61
     378:	df 91       	pop	r29
     37a:	cf 91       	pop	r28
     37c:	08 95       	ret

0000037e <update_display>:

void update_display(uint16_t number, uint8_t type) {
     37e:	1f 93       	push	r17
     380:	cf 93       	push	r28
     382:	df 93       	push	r29
     384:	00 d0       	rcall	.+0      	; 0x386 <update_display+0x8>
     386:	00 d0       	rcall	.+0      	; 0x388 <update_display+0xa>
     388:	cd b7       	in	r28, 0x3d	; 61
     38a:	de b7       	in	r29, 0x3e	; 62
	
	static uint8_t place = 0;
	
	uint8_t digit[] = {
     38c:	28 e0       	ldi	r18, 0x08	; 8
     38e:	29 83       	std	Y+1, r18	; 0x01
     390:	21 e0       	ldi	r18, 0x01	; 1
     392:	2a 83       	std	Y+2, r18	; 0x02
     394:	22 e0       	ldi	r18, 0x02	; 2
     396:	2b 83       	std	Y+3, r18	; 0x03
     398:	24 e0       	ldi	r18, 0x04	; 4
     39a:	2c 83       	std	Y+4, r18	; 0x04
		TENS,
		HUNDS,
		THOUS,
	};
	
	if (type == DEC) {
     39c:	66 23       	and	r22, r22
     39e:	81 f4       	brne	.+32     	; 0x3c0 <update_display+0x42>

		
			
		display_dec(number, digit[place]);
     3a0:	10 91 f1 01 	lds	r17, 0x01F1
     3a4:	fe 01       	movw	r30, r28
     3a6:	e1 0f       	add	r30, r17
     3a8:	f1 1d       	adc	r31, r1
     3aa:	61 81       	ldd	r22, Z+1	; 0x01
     3ac:	0e 94 4e 01 	call	0x29c	; 0x29c <display_dec>
		//increment digit display place
		if (place++ == 3) //post increment
     3b0:	81 2f       	mov	r24, r17
     3b2:	8f 5f       	subi	r24, 0xFF	; 255
     3b4:	80 93 f1 01 	sts	0x01F1, r24
     3b8:	13 30       	cpi	r17, 0x03	; 3
     3ba:	11 f4       	brne	.+4      	; 0x3c0 <update_display+0x42>
		{
			place = 0;
     3bc:	10 92 f1 01 	sts	0x01F1, r1
		
		
	}
	
	
     3c0:	0f 90       	pop	r0
     3c2:	0f 90       	pop	r0
     3c4:	0f 90       	pop	r0
     3c6:	0f 90       	pop	r0
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	1f 91       	pop	r17
     3ce:	08 95       	ret

000003d0 <__vector_10>:

#include "hardware.h"
#include "tune.h"
#include "display.h"

ISR (TIMER0_COMP_vect) { //timer 0 output compare interrupt for tuning
     3d0:	1f 92       	push	r1
     3d2:	0f 92       	push	r0
     3d4:	0f b6       	in	r0, 0x3f	; 63
     3d6:	0f 92       	push	r0
     3d8:	11 24       	eor	r1, r1
     3da:	8f 93       	push	r24
     3dc:	9f 93       	push	r25
     3de:	ef 93       	push	r30
     3e0:	ff 93       	push	r31
	compare_match_counter++;
     3e2:	80 91 8c 02 	lds	r24, 0x028C
     3e6:	8f 5f       	subi	r24, 0xFF	; 255
     3e8:	80 93 8c 02 	sts	0x028C, r24
	OCR0A = period-1; //OCR0A counts n-1 periods - see comment in tune.c about setting OCR0A
     3ec:	80 91 91 02 	lds	r24, 0x0291
     3f0:	81 50       	subi	r24, 0x01	; 1
     3f2:	87 bd       	out	0x27, r24	; 39
	PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
     3f4:	85 b1       	in	r24, 0x05	; 5
     3f6:	80 58       	subi	r24, 0x80	; 128
     3f8:	85 b9       	out	0x05, r24	; 5
	if (period_counter == 0) {
     3fa:	80 91 92 02 	lds	r24, 0x0292
     3fe:	88 23       	and	r24, r24
     400:	a1 f4       	brne	.+40     	; 0x42a <__vector_10+0x5a>
		count_finished = FALSE;
     402:	10 92 8f 02 	sts	0x028F, r1
		no_overflow = TRUE;
     406:	81 e0       	ldi	r24, 0x01	; 1
     408:	80 93 ea 01 	sts	0x01EA, r24
		period_counter = 1; //set period counter to 1
     40c:	80 93 92 02 	sts	0x0292, r24
		//set up 16 bit timer/counter1		
		TCCR1B |= timer1_clock; //clock /64 to run at 312.5 KHz or /8 to run at 2.5 MHz, dependent on note frequency being measured
     410:	e1 e8       	ldi	r30, 0x81	; 129
     412:	f0 e0       	ldi	r31, 0x00	; 0
     414:	80 81       	ld	r24, Z
     416:	90 91 90 02 	lds	r25, 0x0290
     41a:	89 2b       	or	r24, r25
     41c:	80 83       	st	Z, r24
		TIMSK1 |= (1<<TOIE1); //enable timer1 overflow interrupt
     41e:	ef e6       	ldi	r30, 0x6F	; 111
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	80 81       	ld	r24, Z
     424:	81 60       	ori	r24, 0x01	; 1
     426:	80 83       	st	Z, r24
     428:	18 c0       	rjmp	.+48     	; 0x45a <__vector_10+0x8a>
	} else {
		
		osc_count = TCNT1;
     42a:	e4 e8       	ldi	r30, 0x84	; 132
     42c:	f0 e0       	ldi	r31, 0x00	; 0
     42e:	80 81       	ld	r24, Z
     430:	91 81       	ldd	r25, Z+1	; 0x01
     432:	90 93 8e 02 	sts	0x028E, r25
     436:	80 93 8d 02 	sts	0x028D, r24
		value_to_display = compare_match_counter;//osc_count;
     43a:	80 91 8c 02 	lds	r24, 0x028C
     43e:	90 e0       	ldi	r25, 0x00	; 0
     440:	90 93 97 01 	sts	0x0197, r25
     444:	80 93 96 01 	sts	0x0196, r24
		TCCR1B = 0; //turn off 16 bit timer/counter1
     448:	10 92 81 00 	sts	0x0081, r1
		count_finished = TRUE;
     44c:	81 e0       	ldi	r24, 0x01	; 1
     44e:	80 93 8f 02 	sts	0x028F, r24
		period_counter = 0;
     452:	10 92 92 02 	sts	0x0292, r1
		TCNT1 = 0; //reset timer/counter 1
     456:	11 82       	std	Z+1, r1	; 0x01
     458:	10 82       	st	Z, r1
	}
	
	
	
	
}
     45a:	ff 91       	pop	r31
     45c:	ef 91       	pop	r30
     45e:	9f 91       	pop	r25
     460:	8f 91       	pop	r24
     462:	0f 90       	pop	r0
     464:	0f be       	out	0x3f, r0	; 63
     466:	0f 90       	pop	r0
     468:	1f 90       	pop	r1
     46a:	18 95       	reti

0000046c <__vector_9>:



ISR (TIMER1_OVF_vect) {
     46c:	1f 92       	push	r1
     46e:	0f 92       	push	r0
     470:	0f b6       	in	r0, 0x3f	; 63
     472:	0f 92       	push	r0
     474:	11 24       	eor	r1, r1
	
	//during frequency counting, if timer1 overflow occurs set overflow flag
	no_overflow = FALSE;
     476:	10 92 ea 01 	sts	0x01EA, r1
	//PORTB ^= (1<<ARP_SYNC_LED); //toggle arp VCO_SYNC_LATCH_BIT LED
	
     47a:	0f 90       	pop	r0
     47c:	0f be       	out	0x3f, r0	; 63
     47e:	0f 90       	pop	r0
     480:	1f 90       	pop	r1
     482:	18 95       	reti

00000484 <note_off_event>:
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
	}
	
}
void note_off_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     484:	84 2f       	mov	r24, r20
	remove_note(note);
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
	gate_buffer--;
     48c:	80 91 f3 01 	lds	r24, 0x01F3
     490:	81 50       	subi	r24, 0x01	; 1
     492:	80 93 f3 01 	sts	0x01F3, r24
	if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     496:	88 23       	and	r24, r24
     498:	09 f4       	brne	.+2      	; 0x49c <note_off_event+0x18>
     49a:	89 98       	cbi	0x11, 1	; 17
     49c:	08 95       	ret

0000049e <note_on_event>:
//MIDI gate buffer for note stealing
static uint8_t gate_buffer = 0;



void note_on_event(MidiDevice * device, uint8_t status, uint8_t note, uint8_t velocity) {
     49e:	84 2f       	mov	r24, r20
	
	//value_to_display = note;
	midi_note_number = note;
     4a0:	40 93 32 02 	sts	0x0232, r20
	if (velocity == 0) {
     4a4:	22 23       	and	r18, r18
     4a6:	61 f4       	brne	.+24     	; 0x4c0 <note_on_event+0x22>
		remove_note(note);
     4a8:	90 e0       	ldi	r25, 0x00	; 0
     4aa:	0e 94 ab 00 	call	0x156	; 0x156 <remove_note>
		gate_buffer--;
     4ae:	80 91 f3 01 	lds	r24, 0x01F3
     4b2:	81 50       	subi	r24, 0x01	; 1
     4b4:	80 93 f3 01 	sts	0x01F3, r24
		if (gate_buffer == 0) PORTF &= ~(1<<GATE);
     4b8:	88 23       	and	r24, r24
     4ba:	69 f4       	brne	.+26     	; 0x4d6 <note_on_event+0x38>
     4bc:	89 98       	cbi	0x11, 1	; 17
     4be:	08 95       	ret
				
	} else {
		new_note(note, velocity);
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	62 2f       	mov	r22, r18
     4c4:	70 e0       	ldi	r23, 0x00	; 0
     4c6:	0e 94 93 00 	call	0x126	; 0x126 <new_note>
		gate_buffer++; //increment gate_buffer
     4ca:	80 91 f3 01 	lds	r24, 0x01F3
     4ce:	8f 5f       	subi	r24, 0xFF	; 255
     4d0:	80 93 f3 01 	sts	0x01F3, r24
		//PORTF &= ~(1<<GATE); //turn gate off to re-trigger envelopes - this isn't nearly long enough
		//retriggering is a feature offered by Kenton Pro-Solo - maybe want it here, but need to decide how long to turn gate off
		//looking at gate of Pro-Solo on oscilloscope might give an idea of how long the Pro-Solo gate is released between retriggers  - checked: Pro-Solo gate-retrigger is 0.3ms
		//could implement this with timers. Will it really make a difference?
		PORTF |= (1<<GATE);
     4d4:	89 9a       	sbi	0x11, 1	; 17
     4d6:	08 95       	ret

000004d8 <setup_midi_usart>:

void setup_midi_usart(void)
{
    uint16_t ubbr_value = 39; //20MHz/(16*31250 BAUD) - 1
    //write ubbr_value to H and L UBBR1 registers:
    UBRR0L = (unsigned char) ubbr_value;
     4d8:	87 e2       	ldi	r24, 0x27	; 39
     4da:	80 93 c4 00 	sts	0x00C4, r24
    UBRR0H = (unsigned char) (ubbr_value >> 8);
     4de:	10 92 c5 00 	sts	0x00C5, r1
	
	UCSR0B = (1<<RXEN0)|(1<<TXEN0) | (1<<RXCIE0);
     4e2:	88 e9       	ldi	r24, 0x98	; 152
     4e4:	80 93 c1 00 	sts	0x00C1, r24
	//UCSR0C |= (0<<UMSEL0)|(0<<UMSEL01)|(0<<UPM01)|(0<<UPM00)|(0<<USBS0)|(0<<UCSZ02)|(1<<UCSZ01)|(1<<UCSZ00);  	
}
     4e8:	08 95       	ret

000004ea <__vector_13>:



ISR (USART_RX_vect) { // USART receive interrupt
     4ea:	1f 92       	push	r1
     4ec:	0f 92       	push	r0
     4ee:	0f b6       	in	r0, 0x3f	; 63
     4f0:	0f 92       	push	r0
     4f2:	11 24       	eor	r1, r1
     4f4:	2f 93       	push	r18
     4f6:	3f 93       	push	r19
     4f8:	4f 93       	push	r20
     4fa:	5f 93       	push	r21
     4fc:	6f 93       	push	r22
     4fe:	7f 93       	push	r23
     500:	8f 93       	push	r24
     502:	9f 93       	push	r25
     504:	af 93       	push	r26
     506:	bf 93       	push	r27
     508:	ef 93       	push	r30
     50a:	ff 93       	push	r31
     50c:	cf 93       	push	r28
     50e:	df 93       	push	r29
     510:	0f 92       	push	r0
     512:	cd b7       	in	r28, 0x3d	; 61
     514:	de b7       	in	r29, 0x3e	; 62
	 
	uint8_t inByte = UDR0;
     516:	80 91 c6 00 	lds	r24, 0x00C6
     51a:	89 83       	std	Y+1, r24	; 0x01
	midi_device_input(&midi_device, 1, &inByte); 
     51c:	84 e9       	ldi	r24, 0x94	; 148
     51e:	92 e0       	ldi	r25, 0x02	; 2
     520:	61 e0       	ldi	r22, 0x01	; 1
     522:	ae 01       	movw	r20, r28
     524:	4f 5f       	subi	r20, 0xFF	; 255
     526:	5f 4f       	sbci	r21, 0xFF	; 255
     528:	0e 94 2e 0e 	call	0x1c5c	; 0x1c5c <midi_device_input>
	//calling a function in an interrupt is inefficient according to AVR C guidelines
	// so this function should maybe be inlined in main loop if inByte is made volatile	
	//***HOWEVER***, xnor-midi example code has this function being called from USART_RX_vect ISR  	
}
     52c:	0f 90       	pop	r0
     52e:	df 91       	pop	r29
     530:	cf 91       	pop	r28
     532:	ff 91       	pop	r31
     534:	ef 91       	pop	r30
     536:	bf 91       	pop	r27
     538:	af 91       	pop	r26
     53a:	9f 91       	pop	r25
     53c:	8f 91       	pop	r24
     53e:	7f 91       	pop	r23
     540:	6f 91       	pop	r22
     542:	5f 91       	pop	r21
     544:	4f 91       	pop	r20
     546:	3f 91       	pop	r19
     548:	2f 91       	pop	r18
     54a:	0f 90       	pop	r0
     54c:	0f be       	out	0x3f, r0	; 63
     54e:	0f 90       	pop	r0
     550:	1f 90       	pop	r1
     552:	18 95       	reti

00000554 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
     554:	80 e8       	ldi	r24, 0x80	; 128
     556:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
     558:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
     55a:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
     55c:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	DDRG |= (1<<TUNE_SELECT); //set tune select bit as output on PORTG
     55e:	9a 9a       	sbi	0x13, 2	; 19
	//PORTG &= ~(1<<TUNE_SELECT); //set tune select bit to 0 to select VCF/VCA output for oscillator tuning
	PORTG |= (1<<TUNE_SELECT);
     560:	a2 9a       	sbi	0x14, 2	; 20
	
	setup_spi(); 
     562:	0e 94 62 04 	call	0x8c4	; 0x8c4 <setup_spi>
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
     566:	a9 ed       	ldi	r26, 0xD9	; 217
     568:	b0 e0       	ldi	r27, 0x00	; 0
     56a:	8c 91       	ld	r24, X
     56c:	80 6c       	ori	r24, 0xC0	; 192
     56e:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
     570:	ea ed       	ldi	r30, 0xDA	; 218
     572:	f0 e0       	ldi	r31, 0x00	; 0
     574:	80 81       	ld	r24, Z
     576:	80 6c       	ori	r24, 0xC0	; 192
     578:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
     57a:	81 b1       	in	r24, 0x01	; 1
     57c:	8f ef       	ldi	r24, 0xFF	; 255
     57e:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
     580:	92 b1       	in	r25, 0x02	; 2
     582:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
     584:	8c 91       	ld	r24, X
     586:	80 63       	ori	r24, 0x30	; 48
     588:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
     58a:	80 81       	ld	r24, Z
     58c:	8f 7c       	andi	r24, 0xCF	; 207
     58e:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<BMOD_SW); //set BMOD_SW pin as input
     590:	82 98       	cbi	0x10, 2	; 16
	
	//setup ADC
    setup_adc();		
     592:	0e 94 51 00 	call	0xa2	; 0xa2 <setup_adc>
	//setup DAC
	setup_dac();
     596:	0e 94 14 01 	call	0x228	; 0x228 <setup_dac>
	
	//setup MIDI
	//initialize MIDI device
	midi_device_init(&midi_device);
     59a:	c4 e9       	ldi	r28, 0x94	; 148
     59c:	d2 e0       	ldi	r29, 0x02	; 2
     59e:	ce 01       	movw	r24, r28
     5a0:	0e 94 fd 0d 	call	0x1bfa	; 0x1bfa <midi_device_init>
	//register callbacks
	midi_register_noteon_callback(&midi_device, note_on_event);
     5a4:	ce 01       	movw	r24, r28
     5a6:	6f e4       	ldi	r22, 0x4F	; 79
     5a8:	72 e0       	ldi	r23, 0x02	; 2
     5aa:	0e 94 c5 0d 	call	0x1b8a	; 0x1b8a <midi_register_noteon_callback>
	midi_register_noteoff_callback(&midi_device, note_off_event);
     5ae:	ce 01       	movw	r24, r28
     5b0:	62 e4       	ldi	r22, 0x42	; 66
     5b2:	72 e0       	ldi	r23, 0x02	; 2
     5b4:	0e 94 c9 0d 	call	0x1b92	; 0x1b92 <midi_register_noteoff_callback>
	//setup MIDI USART
	setup_midi_usart();
     5b8:	0e 94 6c 02 	call	0x4d8	; 0x4d8 <setup_midi_usart>
	
	update_spi(); //initial update of SPI - will eventual be useful for picking up special power up switch holds
     5bc:	0e 94 87 04 	call	0x90e	; 0x90e <update_spi>
	//TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
	//TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms
	

		
	sei(); //enable global interrupts
     5c0:	78 94       	sei
	
	////set initial pitch offset CVs
	vco1_init_cv = set_vco_init_cv(VCO1, 24079);
     5c2:	80 e0       	ldi	r24, 0x00	; 0
     5c4:	6f e0       	ldi	r22, 0x0F	; 15
     5c6:	7e e5       	ldi	r23, 0x5E	; 94
     5c8:	0e 94 61 05 	call	0xac2	; 0xac2 <set_vco_init_cv>
     5cc:	90 93 8b 02 	sts	0x028B, r25
     5d0:	80 93 8a 02 	sts	0x028A, r24
	vco2_init_cv = set_vco_init_cv(VCO2, 24079);
     5d4:	81 e0       	ldi	r24, 0x01	; 1
     5d6:	6f e0       	ldi	r22, 0x0F	; 15
     5d8:	7e e5       	ldi	r23, 0x5E	; 94
     5da:	0e 94 61 05 	call	0xac2	; 0xac2 <set_vco_init_cv>
     5de:	90 93 89 02 	sts	0x0289, r25
     5e2:	80 93 88 02 	sts	0x0288, r24
	value_to_display = compare_match_counter;//vco1_init_cv;
     5e6:	80 91 8c 02 	lds	r24, 0x028C
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	90 93 97 01 	sts	0x0197, r25
     5f0:	80 93 96 01 	sts	0x0196, r24
	
	

	while(1)
	{	
		midi_device_process(&midi_device); //this needs to be called 'frequently' in order for MIDI to work
     5f4:	ce 01       	movw	r24, r28
     5f6:	0e 94 58 10 	call	0x20b0	; 0x20b0 <midi_device_process>
	
		update_display(value_to_display, DEC);
     5fa:	80 91 96 01 	lds	r24, 0x0196
     5fe:	90 91 97 01 	lds	r25, 0x0197
     602:	60 e0       	ldi	r22, 0x00	; 0
     604:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
			
		scan_pots_and_update_control_voltages();
     608:	0e 94 13 03 	call	0x626	; 0x626 <scan_pots_and_update_control_voltages>
			
		//do SPI read/write every loops - whole section needs major update
		if (switch_timer++ == 5)
     60c:	80 91 f2 01 	lds	r24, 0x01F2
     610:	98 2f       	mov	r25, r24
     612:	9f 5f       	subi	r25, 0xFF	; 255
     614:	90 93 f2 01 	sts	0x01F2, r25
     618:	85 30       	cpi	r24, 0x05	; 5
     61a:	61 f7       	brne	.-40     	; 0x5f4 <main+0xa0>
		{
			switch_timer = 0;
     61c:	10 92 f2 01 	sts	0x01F2, r1
			update_spi();
     620:	0e 94 87 04 	call	0x90e	; 0x90e <update_spi>
     624:	e7 cf       	rjmp	.-50     	; 0x5f4 <main+0xa0>

00000626 <scan_pots_and_update_control_voltages>:
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     626:	4f 92       	push	r4
     628:	5f 92       	push	r5
     62a:	6f 92       	push	r6
     62c:	7f 92       	push	r7
     62e:	8f 92       	push	r8
     630:	9f 92       	push	r9
     632:	af 92       	push	r10
     634:	bf 92       	push	r11
     636:	cf 92       	push	r12
     638:	df 92       	push	r13
     63a:	ef 92       	push	r14
     63c:	ff 92       	push	r15
     63e:	0f 93       	push	r16
     640:	1f 93       	push	r17
     642:	cf 93       	push	r28
     644:	df 93       	push	r29
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	
	uint8_t note = get_current_note();
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     646:	02 e1       	ldi	r16, 0x12	; 18
     648:	12 e0       	ldi	r17, 0x02	; 2
     64a:	0f 2e       	mov	r0, r31
     64c:	f6 e7       	ldi	r31, 0x76	; 118
     64e:	cf 2e       	mov	r12, r31
     650:	f1 e0       	ldi	r31, 0x01	; 1
     652:	df 2e       	mov	r13, r31
     654:	f0 2d       	mov	r31, r0
	&sustain_1_cv,
	&release_2_cv,
	&release_1_cv
	}; 
	
void scan_pots_and_update_control_voltages(void) {
     656:	ee 24       	eor	r14, r14
     658:	ff 24       	eor	r15, r15
     65a:	e3 94       	inc	r14
     65c:	c0 e0       	ldi	r28, 0x00	; 0
     65e:	d0 e0       	ldi	r29, 0x00	; 0
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     660:	0f 2e       	mov	r0, r31
     662:	fa e3       	ldi	r31, 0x3A	; 58
     664:	8f 2e       	mov	r8, r31
     666:	f1 e0       	ldi	r31, 0x01	; 1
     668:	9f 2e       	mov	r9, r31
     66a:	f0 2d       	mov	r31, r0
				
				break;
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     66c:	aa 24       	eor	r10, r10
     66e:	bb 24       	eor	r11, r11
     670:	68 94       	set
     672:	b1 f8       	bld	r11, 1
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     674:	0f 2e       	mov	r0, r31
     676:	f8 e3       	ldi	r31, 0x38	; 56
     678:	6f 2e       	mov	r6, r31
     67a:	f1 e0       	ldi	r31, 0x01	; 1
     67c:	7f 2e       	mov	r7, r31
     67e:	f0 2d       	mov	r31, r0
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     680:	0f 2e       	mov	r0, r31
     682:	f2 e4       	ldi	r31, 0x42	; 66
     684:	4f 2e       	mov	r4, r31
     686:	f1 e0       	ldi	r31, 0x01	; 1
     688:	5f 2e       	mov	r5, r31
     68a:	f0 2d       	mov	r31, r0
     68c:	08 c0       	rjmp	.+16     	; 0x69e <scan_pots_and_update_control_voltages+0x78>
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	
	uint8_t note = get_current_note();
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     68e:	21 96       	adiw	r28, 0x01	; 1
     690:	08 94       	sec
     692:	e1 1c       	adc	r14, r1
     694:	f1 1c       	adc	r15, r1
     696:	82 e0       	ldi	r24, 0x02	; 2
     698:	90 e0       	ldi	r25, 0x00	; 0
     69a:	c8 0e       	add	r12, r24
     69c:	d9 1e       	adc	r13, r25

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
	{

		adc_value = read_pot(POTMUX_EN0, i);
     69e:	86 e0       	ldi	r24, 0x06	; 6
     6a0:	6c 2f       	mov	r22, r28
     6a2:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     6a6:	90 93 38 02 	sts	0x0238, r25
     6aa:	80 93 37 02 	sts	0x0237, r24
		//implement IIR digital low pass filter - change pot value only by some fraction (>>2) of the difference between the new and old value
		int adc_change = adc_value - pot_group_0[i];
     6ae:	80 91 37 02 	lds	r24, 0x0237
     6b2:	90 91 38 02 	lds	r25, 0x0238
     6b6:	d8 01       	movw	r26, r16
     6b8:	6d 91       	ld	r22, X+
     6ba:	7c 91       	ld	r23, X
     6bc:	11 97       	sbiw	r26, 0x01	; 1
     6be:	86 1b       	sub	r24, r22
     6c0:	97 0b       	sbc	r25, r23
		pot_group_0[i] = pot_group_0[i] + (adc_change >> 2);
     6c2:	95 95       	asr	r25
     6c4:	87 95       	ror	r24
     6c6:	95 95       	asr	r25
     6c8:	87 95       	ror	r24
     6ca:	9c 01       	movw	r18, r24
     6cc:	26 0f       	add	r18, r22
     6ce:	37 1f       	adc	r19, r23
     6d0:	f8 01       	movw	r30, r16
     6d2:	21 93       	st	Z+, r18
     6d4:	31 93       	st	Z+, r19
     6d6:	8f 01       	movw	r16, r30
		int fine_offset = 0;
		
		switch (i)
     6d8:	c8 30       	cpi	r28, 0x08	; 8
     6da:	d1 05       	cpc	r29, r1
     6dc:	71 f0       	breq	.+28     	; 0x6fa <scan_pots_and_update_control_voltages+0xd4>
     6de:	c9 30       	cpi	r28, 0x09	; 9
     6e0:	d1 05       	cpc	r29, r1
     6e2:	24 f4       	brge	.+8      	; 0x6ec <scan_pots_and_update_control_voltages+0xc6>
     6e4:	c4 30       	cpi	r28, 0x04	; 4
     6e6:	d1 05       	cpc	r29, r1
     6e8:	b1 f5       	brne	.+108    	; 0x756 <scan_pots_and_update_control_voltages+0x130>
     6ea:	2a c0       	rjmp	.+84     	; 0x740 <scan_pots_and_update_control_voltages+0x11a>
     6ec:	c9 30       	cpi	r28, 0x09	; 9
     6ee:	d1 05       	cpc	r29, r1
     6f0:	b1 f0       	breq	.+44     	; 0x71e <scan_pots_and_update_control_voltages+0xf8>
     6f2:	cb 30       	cpi	r28, 0x0B	; 11
     6f4:	d1 05       	cpc	r29, r1
     6f6:	79 f5       	brne	.+94     	; 0x756 <scan_pots_and_update_control_voltages+0x130>
     6f8:	3a c0       	rjmp	.+116    	; 0x76e <scan_pots_and_update_control_voltages+0x148>
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     6fa:	60 91 88 02 	lds	r22, 0x0288
     6fe:	70 91 89 02 	lds	r23, 0x0289
		switch (i)
		{
			case 8: //exception for VCO2 fine
				
				//value_to_display = pot_group_0[i];
				fine_offset = 512 - pot_group_0[i];
     702:	60 50       	subi	r22, 0x00	; 0
     704:	7e 4f       	sbci	r23, 0xFE	; 254
				set_control_voltage(&fine_cv, vco2_init_cv + tune_offset + fine_offset);
     706:	80 91 33 02 	lds	r24, 0x0233
     70a:	90 91 34 02 	lds	r25, 0x0234
     70e:	68 0f       	add	r22, r24
     710:	79 1f       	adc	r23, r25
     712:	62 1b       	sub	r22, r18
     714:	73 0b       	sbc	r23, r19
     716:	c4 01       	movw	r24, r8
     718:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				
				break;
     71c:	b8 cf       	rjmp	.-144    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
			case 9: //exception for TUNE - apply to both VCO1 and VCO2

				tune_offset = 512 - pot_group_0[i];
     71e:	b5 01       	movw	r22, r10
     720:	62 1b       	sub	r22, r18
     722:	73 0b       	sbc	r23, r19
     724:	70 93 34 02 	sts	0x0234, r23
     728:	60 93 33 02 	sts	0x0233, r22
				set_control_voltage(&tune_cv, vco1_init_cv + tune_offset);
     72c:	80 91 8a 02 	lds	r24, 0x028A
     730:	90 91 8b 02 	lds	r25, 0x028B
     734:	68 0f       	add	r22, r24
     736:	79 1f       	adc	r23, r25
     738:	c3 01       	movw	r24, r6
     73a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     73e:	a7 cf       	rjmp	.-178    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
				break;
				
			case 4: //LFO pitch modulation depth control - reduce by 1/4
				
				set_control_voltage(&pitch_lfo_cv, pot_group_0[i] << 3);	//1/4 scale allows for easier vibrato settings
     740:	b9 01       	movw	r22, r18
     742:	66 0f       	add	r22, r22
     744:	77 1f       	adc	r23, r23
     746:	66 0f       	add	r22, r22
     748:	77 1f       	adc	r23, r23
     74a:	66 0f       	add	r22, r22
     74c:	77 1f       	adc	r23, r23
     74e:	c2 01       	movw	r24, r4
     750:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				break;
     754:	9c cf       	rjmp	.-200    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
			
			default: //set control voltage full-scale
				set_control_voltage(pot_decoder_0[i], pot_group_0[i] << 4);
     756:	b9 01       	movw	r22, r18
     758:	62 95       	swap	r22
     75a:	72 95       	swap	r23
     75c:	70 7f       	andi	r23, 0xF0	; 240
     75e:	76 27       	eor	r23, r22
     760:	60 7f       	andi	r22, 0xF0	; 240
     762:	76 27       	eor	r23, r22
     764:	d6 01       	movw	r26, r12
     766:	8d 91       	ld	r24, X+
     768:	9c 91       	ld	r25, X
     76a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	}; 
	
void scan_pots_and_update_control_voltages(void) {

	//read pots on U2 pot multiplexer and set appropriate DAC S&H channel
	for (int i = 0; i <=15; i++)
     76e:	b0 e1       	ldi	r27, 0x10	; 16
     770:	eb 16       	cp	r14, r27
     772:	f1 04       	cpc	r15, r1
     774:	0c f4       	brge	.+2      	; 0x778 <scan_pots_and_update_control_voltages+0x152>
     776:	8b cf       	rjmp	.-234    	; 0x68e <scan_pots_and_update_control_voltages+0x68>
     778:	04 ef       	ldi	r16, 0xF4	; 244
     77a:	11 e0       	ldi	r17, 0x01	; 1
     77c:	0f 2e       	mov	r0, r31
     77e:	f8 e5       	ldi	r31, 0x58	; 88
     780:	ef 2e       	mov	r14, r31
     782:	f1 e0       	ldi	r31, 0x01	; 1
     784:	ff 2e       	mov	r15, r31
     786:	f0 2d       	mov	r31, r0
     788:	c1 e0       	ldi	r28, 0x01	; 1
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
	{
		
		adc_value = read_pot(POTMUX_EN1, i+1);
     78a:	87 e0       	ldi	r24, 0x07	; 7
     78c:	6c 2f       	mov	r22, r28
     78e:	0e 94 64 00 	call	0xc8	; 0xc8 <read_pot>
     792:	90 93 38 02 	sts	0x0238, r25
     796:	80 93 37 02 	sts	0x0237, r24
		int adc_change = adc_value - pot_group_1[i];
     79a:	60 91 37 02 	lds	r22, 0x0237
     79e:	70 91 38 02 	lds	r23, 0x0238
     7a2:	f8 01       	movw	r30, r16
     7a4:	80 81       	ld	r24, Z
     7a6:	91 81       	ldd	r25, Z+1	; 0x01
     7a8:	68 1b       	sub	r22, r24
     7aa:	79 0b       	sbc	r23, r25
		pot_group_1[i] = pot_group_1[i] + (adc_change >> 2);		
     7ac:	75 95       	asr	r23
     7ae:	67 95       	ror	r22
     7b0:	75 95       	asr	r23
     7b2:	67 95       	ror	r22
     7b4:	68 0f       	add	r22, r24
     7b6:	79 1f       	adc	r23, r25
     7b8:	d8 01       	movw	r26, r16
     7ba:	6d 93       	st	X+, r22
     7bc:	7d 93       	st	X+, r23
     7be:	8d 01       	movw	r16, r26
		
		set_control_voltage(pot_decoder_1[i], pot_group_1[i] <<4);
     7c0:	62 95       	swap	r22
     7c2:	72 95       	swap	r23
     7c4:	70 7f       	andi	r23, 0xF0	; 240
     7c6:	76 27       	eor	r23, r22
     7c8:	60 7f       	andi	r22, 0xF0	; 240
     7ca:	76 27       	eor	r23, r22
     7cc:	f7 01       	movw	r30, r14
     7ce:	81 91       	ld	r24, Z+
     7d0:	91 91       	ld	r25, Z+
     7d2:	7f 01       	movw	r14, r30
     7d4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
     7d8:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
	}
	
	//now read second set of pots from U4 and set appropriate DAC S&H channel
	for (int i = 0; i <=14; i++) //first U4 input is grounded - only 15 pots, not 16 on second mux
     7da:	c0 31       	cpi	r28, 0x10	; 16
     7dc:	b1 f6       	brne	.-84     	; 0x78a <scan_pots_and_update_control_voltages+0x164>
	}
	
	//set VCO1 and VCO2 pitch control voltages. Remember, set_control_voltage() is expecting a pointer to a control_voltage struct
	//that contains the control_voltage multiplexer channel and the multiplexer address
	
	uint8_t note = get_current_note();
     7de:	0e 94 90 00 	call	0x120	; 0x120 <get_current_note>
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
     7e2:	88 30       	cpi	r24, 0x08	; 8
     7e4:	08 f4       	brcc	.+2      	; 0x7e8 <scan_pots_and_update_control_voltages+0x1c2>
     7e6:	88 e0       	ldi	r24, 0x08	; 8
	value_to_display = note;
     7e8:	28 2f       	mov	r18, r24
     7ea:	30 e0       	ldi	r19, 0x00	; 0
     7ec:	30 93 97 01 	sts	0x0197, r19
     7f0:	20 93 96 01 	sts	0x0196, r18
	uint8_t pitch_index = note>>3;
     7f4:	98 2f       	mov	r25, r24
     7f6:	96 95       	lsr	r25
     7f8:	96 95       	lsr	r25
     7fa:	96 95       	lsr	r25
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
     7fc:	29 2f       	mov	r18, r25
     7fe:	30 e0       	ldi	r19, 0x00	; 0
     800:	e9 01       	movw	r28, r18
     802:	21 97       	sbiw	r28, 0x01	; 1
     804:	46 e6       	ldi	r20, 0x66	; 102
     806:	52 e0       	ldi	r21, 0x02	; 2
     808:	cc 0f       	add	r28, r28
     80a:	dd 1f       	adc	r29, r29
     80c:	fa 01       	movw	r30, r20
     80e:	ec 0f       	add	r30, r28
     810:	fd 1f       	adc	r31, r29
     812:	01 90       	ld	r0, Z+
     814:	f0 81       	ld	r31, Z
     816:	e0 2d       	mov	r30, r0
	
	uint8_t note = get_current_note();
	if (note < 8) note = 8; //init_cv gives VCO range from MIDI note 8 to MIDI note 127+. If you don't set notes <8 to 8 then you get array out of bounds problems. Should find a better way to handle this.
	value_to_display = note;
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
     818:	99 0f       	add	r25, r25
     81a:	99 0f       	add	r25, r25
     81c:	99 0f       	add	r25, r25
     81e:	89 1b       	sub	r24, r25
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
	uint16_t y1 = vco1_pitch_table[pitch_index];
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>
     820:	e8 2e       	mov	r14, r24
     822:	ff 24       	eor	r15, r15
	value_to_display = note;
	uint8_t pitch_index = note>>3;
	uint8_t delta_note = note - pitch_index*8; //will range from 0 to 7
		
	uint16_t y0 = vco1_pitch_table[pitch_index -1];
	uint16_t y1 = vco1_pitch_table[pitch_index];
     824:	89 01       	movw	r16, r18
     826:	00 0f       	add	r16, r16
     828:	11 1f       	adc	r17, r17
     82a:	40 0f       	add	r20, r16
     82c:	51 1f       	adc	r21, r17
	
	uint16_t interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3); //mind order of operations here: + is evaluated before >>
     82e:	da 01       	movw	r26, r20
     830:	8d 91       	ld	r24, X+
     832:	9c 91       	ld	r25, X
     834:	8e 1b       	sub	r24, r30
     836:	9f 0b       	sbc	r25, r31
     838:	8e 9d       	mul	r24, r14
     83a:	b0 01       	movw	r22, r0
     83c:	8f 9d       	mul	r24, r15
     83e:	70 0d       	add	r23, r0
     840:	9e 9d       	mul	r25, r14
     842:	70 0d       	add	r23, r0
     844:	11 24       	eor	r1, r1
     846:	76 95       	lsr	r23
     848:	67 95       	ror	r22
     84a:	76 95       	lsr	r23
     84c:	67 95       	ror	r22
     84e:	76 95       	lsr	r23
     850:	67 95       	ror	r22
     852:	6e 0f       	add	r22, r30
     854:	7f 1f       	adc	r23, r31
	
	set_control_voltage(&vco1_pitch_cv, interpolated_pitch_cv);
     856:	8c e4       	ldi	r24, 0x4C	; 76
     858:	91 e0       	ldi	r25, 0x01	; 1
     85a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	y0 = vco2_pitch_table[pitch_index - 1];
     85e:	84 e4       	ldi	r24, 0x44	; 68
     860:	92 e0       	ldi	r25, 0x02	; 2
     862:	c8 0f       	add	r28, r24
     864:	d9 1f       	adc	r29, r25
     866:	48 81       	ld	r20, Y
     868:	59 81       	ldd	r21, Y+1	; 0x01
	y1 = vco2_pitch_table[pitch_index];
     86a:	80 0f       	add	r24, r16
     86c:	91 1f       	adc	r25, r17
	
	interpolated_pitch_cv = y0 + (((y1 - y0)*delta_note)>>3);
     86e:	fc 01       	movw	r30, r24
     870:	80 81       	ld	r24, Z
     872:	91 81       	ldd	r25, Z+1	; 0x01
     874:	84 1b       	sub	r24, r20
     876:	95 0b       	sbc	r25, r21
     878:	8e 9d       	mul	r24, r14
     87a:	b0 01       	movw	r22, r0
     87c:	8f 9d       	mul	r24, r15
     87e:	70 0d       	add	r23, r0
     880:	9e 9d       	mul	r25, r14
     882:	70 0d       	add	r23, r0
     884:	11 24       	eor	r1, r1
     886:	76 95       	lsr	r23
     888:	67 95       	ror	r22
     88a:	76 95       	lsr	r23
     88c:	67 95       	ror	r22
     88e:	76 95       	lsr	r23
     890:	67 95       	ror	r22
     892:	64 0f       	add	r22, r20
     894:	75 1f       	adc	r23, r21
	
	set_control_voltage(&vco2_pitch_cv, interpolated_pitch_cv); 
     896:	8a e4       	ldi	r24, 0x4A	; 74
     898:	91 e0       	ldi	r25, 0x01	; 1
     89a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
     89e:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);	
     8a0:	a1 9a       	sbi	0x14, 1	; 20
	
	
     8a2:	df 91       	pop	r29
     8a4:	cf 91       	pop	r28
     8a6:	1f 91       	pop	r17
     8a8:	0f 91       	pop	r16
     8aa:	ff 90       	pop	r15
     8ac:	ef 90       	pop	r14
     8ae:	df 90       	pop	r13
     8b0:	cf 90       	pop	r12
     8b2:	bf 90       	pop	r11
     8b4:	af 90       	pop	r10
     8b6:	9f 90       	pop	r9
     8b8:	8f 90       	pop	r8
     8ba:	7f 90       	pop	r7
     8bc:	6f 90       	pop	r6
     8be:	5f 90       	pop	r5
     8c0:	4f 90       	pop	r4
     8c2:	08 95       	ret

000008c4 <setup_spi>:
void setup_spi(void) {
	
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
		//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
		//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
		DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
     8c4:	84 b1       	in	r24, 0x04	; 4
     8c6:	87 62       	ori	r24, 0x27	; 39
     8c8:	84 b9       	out	0x04, r24	; 4
		
		//SET SPI_EN and LED_LATCH and VCO_SW_LATCH and EG2_POL pins as outputs
		DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH) | (1<<EG2_POL));
     8ca:	ec ed       	ldi	r30, 0xDC	; 220
     8cc:	f0 e0       	ldi	r31, 0x00	; 0
     8ce:	80 81       	ld	r24, Z
     8d0:	8c 65       	ori	r24, 0x5C	; 92
     8d2:	80 83       	st	Z, r24
		
		//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
		SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
     8d4:	85 b1       	in	r24, 0x05	; 5
     8d6:	89 7d       	andi	r24, 0xD9	; 217
     8d8:	85 b9       	out	0x05, r24	; 5
		
		//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
		SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
     8da:	ed ed       	ldi	r30, 0xDD	; 221
     8dc:	f0 e0       	ldi	r31, 0x00	; 0
     8de:	80 81       	ld	r24, Z
     8e0:	83 7f       	andi	r24, 0xF3	; 243
     8e2:	80 83       	st	Z, r24
		
		//SET UP SPI
		SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
     8e4:	80 e5       	ldi	r24, 0x50	; 80
     8e6:	8c bd       	out	0x2c, r24	; 44
		
		//Pull LED_LATCH LOW
		SPI_LATCH_PORT &= ~LED_LATCH;
     8e8:	80 81       	ld	r24, Z
     8ea:	87 7f       	andi	r24, 0xF7	; 247
     8ec:	80 83       	st	Z, r24
		
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
     8ee:	80 81       	ld	r24, Z
     8f0:	87 7f       	andi	r24, 0xF7	; 247
     8f2:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
     8f4:	80 81       	ld	r24, Z
     8f6:	88 60       	ori	r24, 0x08	; 8
     8f8:	80 83       	st	Z, r24
		
		//set EG2 POL
		EG2_POL_PORT &= ~(1 << EG2_POL); //0 for normal, 1 for inverted
     8fa:	80 81       	ld	r24, Z
     8fc:	8f 7e       	andi	r24, 0xEF	; 239
     8fe:	80 83       	st	Z, r24
	
}
     900:	08 95       	ret

00000902 <spi_shift_byte>:

uint8_t spi_shift_byte(uint8_t byte) { //shifts out byte for LED data and simultaneously reads switch data
	
	SPDR = byte;
     902:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     904:	0d b4       	in	r0, 0x2d	; 45
     906:	07 fe       	sbrs	r0, 7
     908:	fd cf       	rjmp	.-6      	; 0x904 <spi_shift_byte+0x2>
	return SPDR;
     90a:	8e b5       	in	r24, 0x2e	; 46
	
}
     90c:	08 95       	ret

0000090e <update_spi>:

void update_spi(void) {
     90e:	cf 93       	push	r28
	
			SPI_PORT |= SPI_SW_LATCH;
     910:	2d 9a       	sbi	0x05, 5	; 5
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
     912:	c0 91 3b 02 	lds	r28, 0x023B
			((sw_latch_five >> VCO1_TRI_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> VCO2_SAW_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> VCO2_TRI_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
			BMOD_SW_ON << BMOD;
     916:	90 91 3c 02 	lds	r25, 0x023C
     91a:	97 95       	ror	r25
     91c:	99 27       	eor	r25, r25
     91e:	97 95       	ror	r25
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     920:	2c 2f       	mov	r18, r28
     922:	21 70       	andi	r18, 0x01	; 1
     924:	92 2b       	or	r25, r18
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
     926:	8c 2f       	mov	r24, r28
     928:	88 1f       	adc	r24, r24
     92a:	88 27       	eor	r24, r24
     92c:	88 1f       	adc	r24, r24
     92e:	88 0f       	add	r24, r24
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     930:	89 2b       	or	r24, r25
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
			((sw_latch_five >> VCO1_SAW_SW) & 1) << VCO1_SAW |
     932:	ec 2f       	mov	r30, r28
     934:	e6 95       	lsr	r30
     936:	e6 95       	lsr	r30
     938:	f0 e0       	ldi	r31, 0x00	; 0
     93a:	e1 70       	andi	r30, 0x01	; 1
     93c:	f0 70       	andi	r31, 0x00	; 0
     93e:	bf 01       	movw	r22, r30
     940:	66 0f       	add	r22, r22
     942:	77 1f       	adc	r23, r23
     944:	66 0f       	add	r22, r22
     946:	77 1f       	adc	r23, r23
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     948:	86 2b       	or	r24, r22
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
			((sw_latch_five >> VCO1_SAW_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> VCO1_TRI_SW) & 1) << VCO1_TRI |
     94a:	6c 2f       	mov	r22, r28
     94c:	66 95       	lsr	r22
     94e:	70 e0       	ldi	r23, 0x00	; 0
     950:	61 70       	andi	r22, 0x01	; 1
     952:	70 70       	andi	r23, 0x00	; 0
     954:	ab 01       	movw	r20, r22
     956:	44 0f       	add	r20, r20
     958:	55 1f       	adc	r21, r21
     95a:	44 0f       	add	r20, r20
     95c:	55 1f       	adc	r21, r21
     95e:	44 0f       	add	r20, r20
     960:	55 1f       	adc	r21, r21
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     962:	68 2f       	mov	r22, r24
     964:	64 2b       	or	r22, r20
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
			((sw_latch_five >> VCO1_SAW_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> VCO1_TRI_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> VCO2_SAW_SW) & 1) << VCO2_SAW |
     966:	4c 2f       	mov	r20, r28
     968:	42 95       	swap	r20
     96a:	4f 70       	andi	r20, 0x0F	; 15
     96c:	50 e0       	ldi	r21, 0x00	; 0
     96e:	41 70       	andi	r20, 0x01	; 1
     970:	50 70       	andi	r21, 0x00	; 0
     972:	9a 01       	movw	r18, r20
     974:	22 95       	swap	r18
     976:	32 95       	swap	r19
     978:	30 7f       	andi	r19, 0xF0	; 240
     97a:	32 27       	eor	r19, r18
     97c:	20 7f       	andi	r18, 0xF0	; 240
     97e:	32 27       	eor	r19, r18
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     980:	46 2f       	mov	r20, r22
     982:	42 2b       	or	r20, r18
			((sw_latch_five >> VCO_SYNC_SW) & 1) << VCO_SYNC |
			((sw_latch_five >> VCO1_SAW_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> VCO1_TRI_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> VCO2_SAW_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> VCO2_TRI_SW) & 1) << VCO2_TRI |
     984:	2c 2f       	mov	r18, r28
     986:	22 95       	swap	r18
     988:	26 95       	lsr	r18
     98a:	27 70       	andi	r18, 0x07	; 7
     98c:	30 e0       	ldi	r19, 0x00	; 0
     98e:	21 70       	andi	r18, 0x01	; 1
     990:	30 70       	andi	r19, 0x00	; 0
     992:	c9 01       	movw	r24, r18
     994:	88 0f       	add	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	82 95       	swap	r24
     99a:	92 95       	swap	r25
     99c:	90 7f       	andi	r25, 0xF0	; 240
     99e:	98 27       	eor	r25, r24
     9a0:	80 7f       	andi	r24, 0xF0	; 240
     9a2:	98 27       	eor	r25, r24
void update_spi(void) {
	
			SPI_PORT |= SPI_SW_LATCH;
			
			//SHIFT 5th BYTE
			uint8_t spi_data = //Need to farm this out to some kind of switch/LED data parser that preps LED SPI outgoing bytes
     9a4:	84 2b       	or	r24, r20
			((sw_latch_five >> VCO1_SAW_SW) & 1) << VCO1_SAW |
			((sw_latch_five >> VCO1_TRI_SW) & 1) << VCO1_TRI |
			((sw_latch_five >> VCO1_PULSE_SW) & 1) << VCO1_PULSE |
			((sw_latch_five >> VCO2_SAW_SW) & 1) << VCO2_SAW |
			((sw_latch_five >> VCO2_TRI_SW) & 1) << VCO2_TRI |
			((sw_latch_five >> VCO2_PULSE_SW) & 1) << VCO2_PULSE |
     9a6:	2c 2f       	mov	r18, r28
     9a8:	22 95       	swap	r18
     9aa:	26 95       	lsr	r18
     9ac:	26 95       	lsr	r18
     9ae:	23 70       	andi	r18, 0x03	; 3
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	21 70       	andi	r18, 0x01	; 1
     9b4:	30 70       	andi	r19, 0x00	; 0
     9b6:	00 24       	eor	r0, r0
     9b8:	36 95       	lsr	r19
     9ba:	27 95       	ror	r18
     9bc:	07 94       	ror	r0
     9be:	36 95       	lsr	r19
     9c0:	27 95       	ror	r18
     9c2:	07 94       	ror	r0
     9c4:	32 2f       	mov	r19, r18
     9c6:	20 2d       	mov	r18, r0
			BMOD_SW_ON << BMOD;
			
					
			//Now read SPDR for switch data shifted in from 74XX165 U14
			spi_sw_current_state = spi_shift_byte(spi_data);
     9c8:	82 2b       	or	r24, r18
     9ca:	0e 94 81 04 	call	0x902	; 0x902 <spi_shift_byte>
			
			spi_sw_current_state ^= spi_sw_previous_state;
     9ce:	90 91 3e 02 	lds	r25, 0x023E
     9d2:	89 27       	eor	r24, r25
			spi_sw_previous_state ^= spi_sw_current_state;
     9d4:	98 27       	eor	r25, r24
     9d6:	90 93 3e 02 	sts	0x023E, r25
			spi_sw_current_state &= spi_sw_previous_state;
     9da:	98 23       	and	r25, r24
     9dc:	90 93 3d 02 	sts	0x023D, r25
			
			//toggle switch state		
			sw_latch_five ^= spi_sw_current_state; //Omar's solution.
     9e0:	9c 27       	eor	r25, r28
     9e2:	90 93 3b 02 	sts	0x023B, r25
			
			//SHIFT 4th BYTE
			//Now read SPDR for switch data shifted in from 74XX165 (U9)
			spi_data = (1<<VCO2_32F | 1<<VCO1_32F);
			sw_latch_four = spi_shift_byte(spi_data);
     9e6:	82 e2       	ldi	r24, 0x22	; 34
     9e8:	0e 94 81 04 	call	0x902	; 0x902 <spi_shift_byte>
     9ec:	80 93 3f 02 	sts	0x023F, r24
			//toggling not implemented here yet.
			ARP_MODE_SW_ON = (sw_latch_four >> ARP_MODE_SW) & 1;
     9f0:	c8 2f       	mov	r28, r24
     9f2:	c2 95       	swap	r28
     9f4:	c6 95       	lsr	r28
     9f6:	c7 70       	andi	r28, 0x07	; 7
     9f8:	c1 70       	andi	r28, 0x01	; 1
     9fa:	c0 93 40 02 	sts	0x0240, r28
			//check if ARP_SYNC_SW bit is set
			ARP_SYNC_SW_ON = (sw_latch_four >> ARP_SYNC_SW) & 1;
     9fe:	82 95       	swap	r24
     a00:	86 95       	lsr	r24
     a02:	86 95       	lsr	r24
     a04:	83 70       	andi	r24, 0x03	; 3
     a06:	81 70       	andi	r24, 0x01	; 1
     a08:	80 93 41 02 	sts	0x0241, r24

			
			//SHIFT 3th BYTE
			spi_shift_byte(0);
     a0c:	80 e0       	ldi	r24, 0x00	; 0
     a0e:	0e 94 81 04 	call	0x902	; 0x902 <spi_shift_byte>

			//SHIFT 2th BYTE
			spi_shift_byte(0);
     a12:	80 e0       	ldi	r24, 0x00	; 0
     a14:	0e 94 81 04 	call	0x902	; 0x902 <spi_shift_byte>
			
			//SHIFT 1st BYTE			
			spi_data = (ARP_MODE_SW_ON << ARP_MODE) | (PROG_WRITE_ON << PROG_WRITE) | (EG2_INV_ON << EG2_INV); 
     a18:	80 91 42 02 	lds	r24, 0x0242
     a1c:	87 95       	ror	r24
     a1e:	88 27       	eor	r24, r24
     a20:	87 95       	ror	r24
     a22:	90 91 43 02 	lds	r25, 0x0243
     a26:	89 2b       	or	r24, r25
     a28:	cc 0f       	add	r28, r28
     a2a:	cc 0f       	add	r28, r28
			//Wait for SPI shift to complete
			spi_shift_byte(spi_data);
     a2c:	8c 2b       	or	r24, r28
     a2e:	0e 94 81 04 	call	0x902	; 0x902 <spi_shift_byte>
			
			//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
			
			SPI_LATCH_PORT &= ~LED_LATCH;
     a32:	ed ed       	ldi	r30, 0xDD	; 221
     a34:	f0 e0       	ldi	r31, 0x00	; 0
     a36:	80 81       	ld	r24, Z
     a38:	87 7f       	andi	r24, 0xF7	; 247
     a3a:	80 83       	st	Z, r24
			SPI_LATCH_PORT |= LED_LATCH;
     a3c:	80 81       	ld	r24, Z
     a3e:	88 60       	ori	r24, 0x08	; 8
     a40:	80 83       	st	Z, r24
			
			//clear SPI_SW_LATCH
			SPI_PORT &= ~SPI_SW_LATCH;
     a42:	2d 98       	cbi	0x05, 5	; 5
			
			//EVERYTHING BELOW NEEDS TO BE MOVED OUT OF SPI FUNCTION//
			
			//now read switches directly connected to MCU
			uint8_t current_sw_state = read_switch_port();
     a44:	0e 94 06 0b 	call	0x160c	; 0x160c <read_switch_port>
			
			if (current_sw_state & (1<<BMOD_SW))
     a48:	82 ff       	sbrs	r24, 2
     a4a:	06 c0       	rjmp	.+12     	; 0xa58 <update_spi+0x14a>
			{
				BMOD_SW_ON ^= 1 << 0; //toggle switch state
     a4c:	30 91 3c 02 	lds	r19, 0x023C
     a50:	21 e0       	ldi	r18, 0x01	; 1
     a52:	23 27       	eor	r18, r19
     a54:	20 93 3c 02 	sts	0x023C, r18
			}
			
			if (current_sw_state & (1<<PROG_WRITE_SW)) {
     a58:	84 ff       	sbrs	r24, 4
     a5a:	06 c0       	rjmp	.+12     	; 0xa68 <update_spi+0x15a>
				
				PROG_WRITE_ON ^= 1 << 0; //toggle switch state
     a5c:	30 91 42 02 	lds	r19, 0x0242
     a60:	21 e0       	ldi	r18, 0x01	; 1
     a62:	23 27       	eor	r18, r19
     a64:	20 93 42 02 	sts	0x0242, r18
			}
			
			if (current_sw_state & (1<<EG2_INV_SW)) {
     a68:	83 ff       	sbrs	r24, 3
     a6a:	06 c0       	rjmp	.+12     	; 0xa78 <update_spi+0x16a>
				
				EG2_INV_ON ^= 1 << 0; //toggle switch state
     a6c:	90 91 43 02 	lds	r25, 0x0243
     a70:	81 e0       	ldi	r24, 0x01	; 1
     a72:	89 27       	eor	r24, r25
     a74:	80 93 43 02 	sts	0x0243, r24
			
			//update analog switch latch:
			//need to incorporate BMOD_LATCH_BIT switch state into data byte sent to analog switch latch
			//3rd switch bit is VCO1_OCTAVE_UP_SW state, which isn't used by analog switch latch
			uint8_t switch_state_byte = sw_latch_five;
			switch_state_byte ^= (-BMOD_SW_ON ^ switch_state_byte) & (1<<3);//set third bit dependent on 
     a78:	90 91 3b 02 	lds	r25, 0x023B
     a7c:	80 91 3c 02 	lds	r24, 0x023C
     a80:	81 95       	neg	r24
     a82:	89 27       	eor	r24, r25
     a84:	88 70       	andi	r24, 0x08	; 8
			update_analog_switch_latch(switch_state_byte);
     a86:	89 27       	eor	r24, r25
     a88:	0e 94 0f 0b 	call	0x161e	; 0x161e <update_analog_switch_latch>

			
			//set EG2 INV bit. This changes the nth bit to x from: http://stackoverflow.com/questions/47981/how-do-you-set-clear-and-toggle-a-single-bit-in-c-c
			//need to make sure this doesn't interfere with anything else on this port
			EG2_POL_PORT ^= (-EG2_INV_ON ^ EG2_POL_PORT) & (1<<EG2_POL);
     a8c:	ed ed       	ldi	r30, 0xDD	; 221
     a8e:	f0 e0       	ldi	r31, 0x00	; 0
     a90:	90 81       	ld	r25, Z
     a92:	20 81       	ld	r18, Z
     a94:	80 91 43 02 	lds	r24, 0x0243
     a98:	81 95       	neg	r24
     a9a:	82 27       	eor	r24, r18
     a9c:	80 71       	andi	r24, 0x10	; 16
     a9e:	89 27       	eor	r24, r25
     aa0:	80 83       	st	Z, r24
			
			if (PROG_WRITE_ON) { //temporary tune button hack
     aa2:	80 91 42 02 	lds	r24, 0x0242
     aa6:	88 23       	and	r24, r24
     aa8:	51 f0       	breq	.+20     	; 0xabe <update_spi+0x1b0>
				
				PROG_WRITE_ON ^= 1<<0; //toggle switch state
     aaa:	91 e0       	ldi	r25, 0x01	; 1
     aac:	89 27       	eor	r24, r25
     aae:	80 93 42 02 	sts	0x0242, r24
				current_sw_state ^= (1<<PROG_WRITE_SW); //toggle read switch state
				//vco1_init_cv = set_vco_init_cv(VCO1, 24079);
				//vco2_init_cv = set_vco_init_cv(VCO2, 24079);
				tune_8ths(VCO1); //first VCO tuned will occassionally mess up the tuning of its first note. Issue still not resolved
     ab2:	80 e0       	ldi	r24, 0x00	; 0
     ab4:	0e 94 33 09 	call	0x1266	; 0x1266 <tune_8ths>
				tune_8ths(VCO2);
     ab8:	81 e0       	ldi	r24, 0x01	; 1
     aba:	0e 94 33 09 	call	0x1266	; 0x1266 <tune_8ths>
				//tune_8ths(VCO1); //retune VCO1 to test first VCO tuned bug
				
			}
	
     abe:	cf 91       	pop	r28
     ac0:	08 95       	ret

00000ac2 <set_vco_init_cv>:
volatile uint16_t vco2_init_cv = 0;

uint16_t vco1_pitch_table[17] = {0};
uint16_t vco2_pitch_table[17] = {0};
	
uint16_t set_vco_init_cv(uint8_t vco, uint16_t base_reference) { //should add extra argument here to set reference count for base frequency
     ac2:	2f 92       	push	r2
     ac4:	3f 92       	push	r3
     ac6:	4f 92       	push	r4
     ac8:	5f 92       	push	r5
     aca:	6f 92       	push	r6
     acc:	7f 92       	push	r7
     ace:	8f 92       	push	r8
     ad0:	9f 92       	push	r9
     ad2:	af 92       	push	r10
     ad4:	bf 92       	push	r11
     ad6:	cf 92       	push	r12
     ad8:	df 92       	push	r13
     ada:	ef 92       	push	r14
     adc:	ff 92       	push	r15
     ade:	0f 93       	push	r16
     ae0:	1f 93       	push	r17
     ae2:	cf 93       	push	r28
     ae4:	df 93       	push	r29
     ae6:	cd b7       	in	r28, 0x3d	; 61
     ae8:	de b7       	in	r29, 0x3e	; 62
     aea:	2a 97       	sbiw	r28, 0x0a	; 10
     aec:	0f b6       	in	r0, 0x3f	; 63
     aee:	f8 94       	cli
     af0:	de bf       	out	0x3e, r29	; 62
     af2:	0f be       	out	0x3f, r0	; 63
     af4:	cd bf       	out	0x3d, r28	; 61
     af6:	08 2f       	mov	r16, r24
     af8:	78 87       	std	Y+8, r23	; 0x08
     afa:	6f 83       	std	Y+7, r22	; 0x07

	uint16_t init_cv = 0;
	 timer1_clock |= (1<<CS11) | (1<<CS10);
     afc:	80 91 90 02 	lds	r24, 0x0290
     b00:	83 60       	ori	r24, 0x03	; 3
     b02:	80 93 90 02 	sts	0x0290, r24
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     b06:	80 e3       	ldi	r24, 0x30	; 48
     b08:	91 e0       	ldi	r25, 0x01	; 1
     b0a:	60 e0       	ldi	r22, 0x00	; 0
     b0c:	70 e0       	ldi	r23, 0x00	; 0
     b0e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     b12:	82 e4       	ldi	r24, 0x42	; 66
     b14:	91 e0       	ldi	r25, 0x01	; 1
     b16:	60 e0       	ldi	r22, 0x00	; 0
     b18:	70 e0       	ldi	r23, 0x00	; 0
     b1a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     b1e:	84 e4       	ldi	r24, 0x44	; 68
     b20:	91 e0       	ldi	r25, 0x01	; 1
     b22:	60 e0       	ldi	r22, 0x00	; 0
     b24:	70 e0       	ldi	r23, 0x00	; 0
     b26:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     b2a:	8f ee       	ldi	r24, 0xEF	; 239
     b2c:	91 e0       	ldi	r25, 0x01	; 1
     b2e:	60 e0       	ldi	r22, 0x00	; 0
     b30:	70 e0       	ldi	r23, 0x00	; 0
     b32:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     b36:	84 e3       	ldi	r24, 0x34	; 52
     b38:	91 e0       	ldi	r25, 0x01	; 1
     b3a:	60 e0       	ldi	r22, 0x00	; 0
     b3c:	70 e0       	ldi	r23, 0x00	; 0
     b3e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     b42:	8e e3       	ldi	r24, 0x3E	; 62
     b44:	91 e0       	ldi	r25, 0x01	; 1
     b46:	60 e0       	ldi	r22, 0x00	; 0
     b48:	70 e0       	ldi	r23, 0x00	; 0
     b4a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     b4e:	80 e4       	ldi	r24, 0x40	; 64
     b50:	91 e0       	ldi	r25, 0x01	; 1
     b52:	60 e0       	ldi	r22, 0x00	; 0
     b54:	70 e0       	ldi	r23, 0x00	; 0
     b56:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     b5a:	82 e2       	ldi	r24, 0x22	; 34
     b5c:	91 e0       	ldi	r25, 0x01	; 1
     b5e:	60 e0       	ldi	r22, 0x00	; 0
     b60:	70 e0       	ldi	r23, 0x00	; 0
     b62:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     b66:	8c e2       	ldi	r24, 0x2C	; 44
     b68:	91 e0       	ldi	r25, 0x01	; 1
     b6a:	60 e0       	ldi	r22, 0x00	; 0
     b6c:	70 e0       	ldi	r23, 0x00	; 0
     b6e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     b72:	84 e2       	ldi	r24, 0x24	; 36
     b74:	91 e0       	ldi	r25, 0x01	; 1
     b76:	60 e0       	ldi	r22, 0x00	; 0
     b78:	70 e0       	ldi	r23, 0x00	; 0
     b7a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     b7e:	86 e2       	ldi	r24, 0x26	; 38
     b80:	91 e0       	ldi	r25, 0x01	; 1
     b82:	60 e0       	ldi	r22, 0x00	; 0
     b84:	70 e0       	ldi	r23, 0x00	; 0
     b86:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     b8a:	88 e2       	ldi	r24, 0x28	; 40
     b8c:	91 e0       	ldi	r25, 0x01	; 1
     b8e:	6f ef       	ldi	r22, 0xFF	; 255
     b90:	7f e3       	ldi	r23, 0x3F	; 63
     b92:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     b96:	8a e2       	ldi	r24, 0x2A	; 42
     b98:	91 e0       	ldi	r25, 0x01	; 1
     b9a:	60 e0       	ldi	r22, 0x00	; 0
     b9c:	70 e0       	ldi	r23, 0x00	; 0
     b9e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     ba2:	82 e3       	ldi	r24, 0x32	; 50
     ba4:	91 e0       	ldi	r25, 0x01	; 1
     ba6:	60 e0       	ldi	r22, 0x00	; 0
     ba8:	70 e0       	ldi	r23, 0x00	; 0
     baa:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     bae:	8c e1       	ldi	r24, 0x1C	; 28
     bb0:	91 e0       	ldi	r25, 0x01	; 1
     bb2:	60 e0       	ldi	r22, 0x00	; 0
     bb4:	70 e0       	ldi	r23, 0x00	; 0
     bb6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     bba:	88 e1       	ldi	r24, 0x18	; 24
     bbc:	91 e0       	ldi	r25, 0x01	; 1
     bbe:	60 e0       	ldi	r22, 0x00	; 0
     bc0:	70 e0       	ldi	r23, 0x00	; 0
     bc2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     bc6:	84 e1       	ldi	r24, 0x14	; 20
     bc8:	91 e0       	ldi	r25, 0x01	; 1
     bca:	6f ef       	ldi	r22, 0xFF	; 255
     bcc:	7f e3       	ldi	r23, 0x3F	; 63
     bce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     bd2:	80 e1       	ldi	r24, 0x10	; 16
     bd4:	91 e0       	ldi	r25, 0x01	; 1
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	70 e0       	ldi	r23, 0x00	; 0
     bda:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     bde:	80 e2       	ldi	r24, 0x20	; 32
     be0:	91 e0       	ldi	r25, 0x01	; 1
     be2:	60 e0       	ldi	r22, 0x00	; 0
     be4:	70 e0       	ldi	r23, 0x00	; 0
     be6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;

	count_finished = FALSE;
     bea:	10 92 8f 02 	sts	0x028F, r1
	
	if (vco == VCO1) { //turn on VCO1 pulse
     bee:	00 23       	and	r16, r16
     bf0:	c1 f4       	brne	.+48     	; 0xc22 <set_vco_init_cv+0x160>
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     bf2:	0f 2e       	mov	r0, r31
     bf4:	fc e4       	ldi	r31, 0x4C	; 76
     bf6:	4f 2e       	mov	r4, r31
     bf8:	f1 e0       	ldi	r31, 0x01	; 1
     bfa:	5f 2e       	mov	r5, r31
     bfc:	f0 2d       	mov	r31, r0
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     bfe:	0f 2e       	mov	r0, r31
     c00:	fc e3       	ldi	r31, 0x3C	; 60
     c02:	2f 2e       	mov	r2, r31
     c04:	f1 e0       	ldi	r31, 0x01	; 1
     c06:	3f 2e       	mov	r3, r31
     c08:	f0 2d       	mov	r31, r0
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     c0a:	26 e4       	ldi	r18, 0x46	; 70
     c0c:	31 e0       	ldi	r19, 0x01	; 1
     c0e:	3a 83       	std	Y+2, r19	; 0x02
     c10:	29 83       	std	Y+1, r18	; 0x01
	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     c12:	0f 2e       	mov	r0, r31
     c14:	f8 e3       	ldi	r31, 0x38	; 56
     c16:	8f 2e       	mov	r8, r31
     c18:	f1 e0       	ldi	r31, 0x01	; 1
     c1a:	9f 2e       	mov	r9, r31
     c1c:	f0 2d       	mov	r31, r0

	count_finished = FALSE;
	
	if (vco == VCO1) { //turn on VCO1 pulse
		//turn on VCO1 pulse, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
     c1e:	81 e0       	ldi	r24, 0x01	; 1
     c20:	17 c0       	rjmp	.+46     	; 0xc50 <set_vco_init_cv+0x18e>
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     c22:	0f 2e       	mov	r0, r31
     c24:	fa e4       	ldi	r31, 0x4A	; 74
     c26:	4f 2e       	mov	r4, r31
     c28:	f1 e0       	ldi	r31, 0x01	; 1
     c2a:	5f 2e       	mov	r5, r31
     c2c:	f0 2d       	mov	r31, r0
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     c2e:	0f 2e       	mov	r0, r31
     c30:	fe e2       	ldi	r31, 0x2E	; 46
     c32:	2f 2e       	mov	r2, r31
     c34:	f1 e0       	ldi	r31, 0x01	; 1
     c36:	3f 2e       	mov	r3, r31
     c38:	f0 2d       	mov	r31, r0
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     c3a:	88 e4       	ldi	r24, 0x48	; 72
     c3c:	91 e0       	ldi	r25, 0x01	; 1
     c3e:	9a 83       	std	Y+2, r25	; 0x02
     c40:	89 83       	std	Y+1, r24	; 0x01
		reference_count = base_reference;//38222; //make this an argument passed to function
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     c42:	0f 2e       	mov	r0, r31
     c44:	fa e3       	ldi	r31, 0x3A	; 58
     c46:	8f 2e       	mov	r8, r31
     c48:	f1 e0       	ldi	r31, 0x01	; 1
     c4a:	9f 2e       	mov	r9, r31
     c4c:	f0 2d       	mov	r31, r0
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;//38222; //make this an argument passed to function
		
	} else { //turn on VCO2 pulse	
		//turn on VCO2 pulse, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
     c4e:	80 e4       	ldi	r24, 0x40	; 64
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		reference_count = base_reference;
	}
	
	//latch switch data
	DATA_BUS = switch_byte;
     c50:	82 b9       	out	0x02, r24	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
     c52:	ed ed       	ldi	r30, 0xDD	; 221
     c54:	f0 e0       	ldi	r31, 0x00	; 0
     c56:	80 81       	ld	r24, Z
     c58:	80 64       	ori	r24, 0x40	; 64
     c5a:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
     c5c:	80 81       	ld	r24, Z
     c5e:	8f 7b       	andi	r24, 0xBF	; 191
     c60:	80 83       	st	Z, r24
	DATA_BUS = 0;
     c62:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
     c64:	89 9a       	sbi	0x11, 1	; 17
	
	//set up timer/counter0 to be clocked by T0 input
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
     c66:	84 b5       	in	r24, 0x24	; 36
     c68:	8f 60       	ori	r24, 0x0F	; 15
     c6a:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
     c6c:	81 e0       	ldi	r24, 0x01	; 1
     c6e:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
     c70:	ee e6       	ldi	r30, 0x6E	; 110
     c72:	f0 e0       	ldi	r31, 0x00	; 0
     c74:	90 81       	ld	r25, Z
     c76:	92 60       	ori	r25, 0x02	; 2
     c78:	90 83       	st	Z, r25
	period = 1; //only counting 1 period 
     c7a:	80 93 91 02 	sts	0x0291, r24
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     c7e:	ed e0       	ldi	r30, 0x0D	; 13
     c80:	f0 e0       	ldi	r31, 0x00	; 0
     c82:	fc 83       	std	Y+4, r31	; 0x04
     c84:	eb 83       	std	Y+3, r30	; 0x03
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
			
			update_display(vco + 1, DEC);
     c86:	80 2f       	mov	r24, r16
     c88:	90 e0       	ldi	r25, 0x00	; 0
     c8a:	8c 01       	movw	r16, r24
     c8c:	0f 5f       	subi	r16, 0xFF	; 255
     c8e:	1f 4f       	sbci	r17, 0xFF	; 255
		
			set_control_voltage(vco_init_cv, init_cv);
			set_control_voltage(vco_pw_cv, MAX);
			set_control_voltage(&volume_cv, MIN);
     c90:	0f 2e       	mov	r0, r31
     c92:	f0 e3       	ldi	r31, 0x30	; 48
     c94:	ef 2e       	mov	r14, r31
     c96:	f1 e0       	ldi	r31, 0x01	; 1
     c98:	ff 2e       	mov	r15, r31
     c9a:	f0 2d       	mov	r31, r0
			set_control_voltage(&cutoff_cv, MAX);
     c9c:	0f 2e       	mov	r0, r31
     c9e:	f8 e2       	ldi	r31, 0x28	; 40
     ca0:	cf 2e       	mov	r12, r31
     ca2:	f1 e0       	ldi	r31, 0x01	; 1
     ca4:	df 2e       	mov	r13, r31
     ca6:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_1_cv, MAX);
     ca8:	0f 2e       	mov	r0, r31
     caa:	f4 e1       	ldi	r31, 0x14	; 20
     cac:	af 2e       	mov	r10, r31
     cae:	f1 e0       	ldi	r31, 0x01	; 1
     cb0:	bf 2e       	mov	r11, r31
     cb2:	f0 2d       	mov	r31, r0
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     cb4:	0f 2e       	mov	r0, r31
     cb6:	f6 e1       	ldi	r31, 0x16	; 22
     cb8:	6f 2e       	mov	r6, r31
     cba:	f1 e0       	ldi	r31, 0x01	; 1
     cbc:	7f 2e       	mov	r7, r31
     cbe:	f0 2d       	mov	r31, r0
     cc0:	20 e0       	ldi	r18, 0x00	; 0
     cc2:	30 e0       	ldi	r19, 0x00	; 0
     cc4:	3a 87       	std	Y+10, r19	; 0x0a
     cc6:	29 87       	std	Y+9, r18	; 0x09
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
	
		init_cv |= (1<<dac_bit);
     cc8:	81 e0       	ldi	r24, 0x01	; 1
     cca:	90 e0       	ldi	r25, 0x00	; 0
     ccc:	0b 80       	ldd	r0, Y+3	; 0x03
     cce:	02 c0       	rjmp	.+4      	; 0xcd4 <set_vco_init_cv+0x212>
     cd0:	88 0f       	add	r24, r24
     cd2:	99 1f       	adc	r25, r25
     cd4:	0a 94       	dec	r0
     cd6:	e2 f7       	brpl	.-8      	; 0xcd0 <set_vco_init_cv+0x20e>
     cd8:	9e 83       	std	Y+6, r25	; 0x06
     cda:	8d 83       	std	Y+5, r24	; 0x05
     cdc:	e9 85       	ldd	r30, Y+9	; 0x09
     cde:	fa 85       	ldd	r31, Y+10	; 0x0a
     ce0:	e8 2b       	or	r30, r24
     ce2:	f9 2b       	or	r31, r25
     ce4:	fa 87       	std	Y+10, r31	; 0x0a
     ce6:	e9 87       	std	Y+9, r30	; 0x09
		
		set_control_voltage(vco_init_cv, init_cv);
     ce8:	c4 01       	movw	r24, r8
     cea:	bf 01       	movw	r22, r30
     cec:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		
		count_finished = FALSE;
     cf0:	10 92 8f 02 	sts	0x028F, r1
		period_counter = 0;
     cf4:	10 92 92 02 	sts	0x0292, r1
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     cf8:	80 91 8f 02 	lds	r24, 0x028F
     cfc:	88 23       	and	r24, r24
     cfe:	89 f5       	brne	.+98     	; 0xd62 <set_vco_init_cv+0x2a0>
			
			update_display(vco + 1, DEC);
     d00:	c8 01       	movw	r24, r16
     d02:	60 e0       	ldi	r22, 0x00	; 0
     d04:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
		
			set_control_voltage(vco_init_cv, init_cv);
     d08:	c4 01       	movw	r24, r8
     d0a:	69 85       	ldd	r22, Y+9	; 0x09
     d0c:	7a 85       	ldd	r23, Y+10	; 0x0a
     d0e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pw_cv, MAX);
     d12:	c1 01       	movw	r24, r2
     d14:	6f ef       	ldi	r22, 0xFF	; 255
     d16:	7f e3       	ldi	r23, 0x3F	; 63
     d18:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&volume_cv, MIN);
     d1c:	c7 01       	movw	r24, r14
     d1e:	60 e0       	ldi	r22, 0x00	; 0
     d20:	70 e0       	ldi	r23, 0x00	; 0
     d22:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&cutoff_cv, MAX);
     d26:	c6 01       	movw	r24, r12
     d28:	6f ef       	ldi	r22, 0xFF	; 255
     d2a:	7f e3       	ldi	r23, 0x3F	; 63
     d2c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_1_cv, MAX);
     d30:	c5 01       	movw	r24, r10
     d32:	6f ef       	ldi	r22, 0xFF	; 255
     d34:	7f e3       	ldi	r23, 0x3F	; 63
     d36:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
     d3a:	c3 01       	movw	r24, r6
     d3c:	6f ef       	ldi	r22, 0xFF	; 255
     d3e:	7f e3       	ldi	r23, 0x3F	; 63
     d40:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_mix_cv, MAX);
     d44:	89 81       	ldd	r24, Y+1	; 0x01
     d46:	9a 81       	ldd	r25, Y+2	; 0x02
     d48:	6f ef       	ldi	r22, 0xFF	; 255
     d4a:	7f e3       	ldi	r23, 0x3F	; 63
     d4c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, 0);	
     d50:	c2 01       	movw	r24, r4
     d52:	60 e0       	ldi	r22, 0x00	; 0
     d54:	70 e0       	ldi	r23, 0x00	; 0
     d56:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
		count_finished = FALSE;
		period_counter = 0;
		//TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		
		while (count_finished == FALSE) { //need to have a watchdog timer here to escape while loop if it takes too long
     d5a:	80 91 8f 02 	lds	r24, 0x028F
     d5e:	88 23       	and	r24, r24
     d60:	79 f2       	breq	.-98     	; 0xd00 <set_vco_init_cv+0x23e>
			set_control_voltage(vco_pitch_cv, 0);	
			
		}
		//remember that as INIT_CV goes up, pitch goes down, so looking for osc_count >= reference_count instead of <= as is the case for normal oscillator tuning
		//similarily, OR no_overflow == FALSE not AND no_overflow == FALSE to clear bits that make initial pitch too low
		if ((osc_count > reference_count)  || (no_overflow == FALSE)) init_cv &= ~(1 << dac_bit);
     d62:	80 91 8d 02 	lds	r24, 0x028D
     d66:	90 91 8e 02 	lds	r25, 0x028E
     d6a:	ef 81       	ldd	r30, Y+7	; 0x07
     d6c:	f8 85       	ldd	r31, Y+8	; 0x08
     d6e:	e8 17       	cp	r30, r24
     d70:	f9 07       	cpc	r31, r25
     d72:	20 f0       	brcs	.+8      	; 0xd7c <set_vco_init_cv+0x2ba>
     d74:	80 91 ea 01 	lds	r24, 0x01EA
     d78:	88 23       	and	r24, r24
     d7a:	51 f4       	brne	.+20     	; 0xd90 <set_vco_init_cv+0x2ce>
     d7c:	8d 81       	ldd	r24, Y+5	; 0x05
     d7e:	9e 81       	ldd	r25, Y+6	; 0x06
     d80:	80 95       	com	r24
     d82:	90 95       	com	r25
     d84:	29 85       	ldd	r18, Y+9	; 0x09
     d86:	3a 85       	ldd	r19, Y+10	; 0x0a
     d88:	28 23       	and	r18, r24
     d8a:	39 23       	and	r19, r25
     d8c:	3a 87       	std	Y+10, r19	; 0x0a
     d8e:	29 87       	std	Y+9, r18	; 0x09
		no_overflow = TRUE;
     d90:	81 e0       	ldi	r24, 0x01	; 1
     d92:	80 93 ea 01 	sts	0x01EA, r24
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to 0 to count only single periods
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt	
	period = 1; //only counting 1 period 
	for (int dac_bit = 13; dac_bit >= 0; dac_bit--) {
     d96:	8b 81       	ldd	r24, Y+3	; 0x03
     d98:	9c 81       	ldd	r25, Y+4	; 0x04
     d9a:	01 97       	sbiw	r24, 0x01	; 1
     d9c:	9c 83       	std	Y+4, r25	; 0x04
     d9e:	8b 83       	std	Y+3, r24	; 0x03
     da0:	ef ef       	ldi	r30, 0xFF	; 255
     da2:	8f 3f       	cpi	r24, 0xFF	; 255
     da4:	9e 07       	cpc	r25, r30
     da6:	09 f0       	breq	.+2      	; 0xdaa <set_vco_init_cv+0x2e8>
     da8:	8f cf       	rjmp	.-226    	; 0xcc8 <set_vco_init_cv+0x206>
     daa:	29 85       	ldd	r18, Y+9	; 0x09
     dac:	3a 85       	ldd	r19, Y+10	; 0x0a
     dae:	3e 83       	std	Y+6, r19	; 0x06
     db0:	2d 83       	std	Y+5, r18	; 0x05
		no_overflow = TRUE;
		
	}		
	
	//none of these help with clicking when returning from this function and starting to read pots	
	set_control_voltage(&release_1_cv, MIN); //this will hopefully reduce popping after returning from initializing pitch CV
     db2:	80 e1       	ldi	r24, 0x10	; 16
     db4:	91 e0       	ldi	r25, 0x01	; 1
     db6:	60 e0       	ldi	r22, 0x00	; 0
     db8:	70 e0       	ldi	r23, 0x00	; 0
     dba:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_2_cv, MIN);
     dbe:	82 e1       	ldi	r24, 0x12	; 18
     dc0:	91 e0       	ldi	r25, 0x01	; 1
     dc2:	60 e0       	ldi	r22, 0x00	; 0
     dc4:	70 e0       	ldi	r23, 0x00	; 0
     dc6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&cutoff_cv, MIN);
     dca:	88 e2       	ldi	r24, 0x28	; 40
     dcc:	91 e0       	ldi	r25, 0x01	; 1
     dce:	60 e0       	ldi	r22, 0x00	; 0
     dd0:	70 e0       	ldi	r23, 0x00	; 0
     dd2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&volume_cv, MIN);
     dd6:	80 e3       	ldi	r24, 0x30	; 48
     dd8:	91 e0       	ldi	r25, 0x01	; 1
     dda:	60 e0       	ldi	r22, 0x00	; 0
     ddc:	70 e0       	ldi	r23, 0x00	; 0
     dde:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		
	PORTF &= ~(1<<GATE); //turn gate off
     de2:	89 98       	cbi	0x11, 1	; 17
	
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
     de4:	ee e6       	ldi	r30, 0x6E	; 110
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	80 81       	ld	r24, Z
     dea:	8d 7f       	andi	r24, 0xFD	; 253
     dec:	80 83       	st	Z, r24
	
	return init_cv;
	
}
     dee:	8d 81       	ldd	r24, Y+5	; 0x05
     df0:	9e 81       	ldd	r25, Y+6	; 0x06
     df2:	2a 96       	adiw	r28, 0x0a	; 10
     df4:	0f b6       	in	r0, 0x3f	; 63
     df6:	f8 94       	cli
     df8:	de bf       	out	0x3e, r29	; 62
     dfa:	0f be       	out	0x3f, r0	; 63
     dfc:	cd bf       	out	0x3d, r28	; 61
     dfe:	df 91       	pop	r29
     e00:	cf 91       	pop	r28
     e02:	1f 91       	pop	r17
     e04:	0f 91       	pop	r16
     e06:	ff 90       	pop	r15
     e08:	ef 90       	pop	r14
     e0a:	df 90       	pop	r13
     e0c:	cf 90       	pop	r12
     e0e:	bf 90       	pop	r11
     e10:	af 90       	pop	r10
     e12:	9f 90       	pop	r9
     e14:	8f 90       	pop	r8
     e16:	7f 90       	pop	r7
     e18:	6f 90       	pop	r6
     e1a:	5f 90       	pop	r5
     e1c:	4f 90       	pop	r4
     e1e:	3f 90       	pop	r3
     e20:	2f 90       	pop	r2
     e22:	08 95       	ret

00000e24 <tune_octave>:

void tune_octave(uint8_t octave, uint8_t vco) {
     e24:	2f 92       	push	r2
     e26:	3f 92       	push	r3
     e28:	4f 92       	push	r4
     e2a:	5f 92       	push	r5
     e2c:	6f 92       	push	r6
     e2e:	7f 92       	push	r7
     e30:	8f 92       	push	r8
     e32:	9f 92       	push	r9
     e34:	af 92       	push	r10
     e36:	bf 92       	push	r11
     e38:	cf 92       	push	r12
     e3a:	df 92       	push	r13
     e3c:	ef 92       	push	r14
     e3e:	ff 92       	push	r15
     e40:	0f 93       	push	r16
     e42:	1f 93       	push	r17
     e44:	cf 93       	push	r28
     e46:	df 93       	push	r29
     e48:	cd b7       	in	r28, 0x3d	; 61
     e4a:	de b7       	in	r29, 0x3e	; 62
     e4c:	e6 97       	sbiw	r28, 0x36	; 54
     e4e:	0f b6       	in	r0, 0x3f	; 63
     e50:	f8 94       	cli
     e52:	de bf       	out	0x3e, r29	; 62
     e54:	0f be       	out	0x3f, r0	; 63
     e56:	cd bf       	out	0x3d, r28	; 61
     e58:	f8 2e       	mov	r15, r24
     e5a:	06 2f       	mov	r16, r22

	uint16_t pitch_reference[12] = { //holds the 16 bit timer counts for each note within an octave independent of octave # being tuned
     e5c:	de 01       	movw	r26, r28
     e5e:	11 96       	adiw	r26, 0x01	; 1
     e60:	e8 e9       	ldi	r30, 0x98	; 152
     e62:	f1 e0       	ldi	r31, 0x01	; 1
     e64:	88 e1       	ldi	r24, 0x18	; 24
     e66:	01 90       	ld	r0, Z+
     e68:	0d 92       	st	X+, r0
     e6a:	81 50       	subi	r24, 0x01	; 1
     e6c:	e1 f7       	brne	.-8      	; 0xe66 <tune_octave+0x42>
	PITCH_Ab,
	PITCH_B
	    
    };
	
	uint8_t period_table[10] = {1, 2, 4, 1, 2, 4, 8, 16, 32, 64}; //the number of  periods that need to be counted for octaves 0-9
     e6e:	de 01       	movw	r26, r28
     e70:	59 96       	adiw	r26, 0x19	; 25
     e72:	e0 eb       	ldi	r30, 0xB0	; 176
     e74:	f1 e0       	ldi	r31, 0x01	; 1
     e76:	8a e0       	ldi	r24, 0x0A	; 10
     e78:	01 90       	ld	r0, Z+
     e7a:	0d 92       	st	X+, r0
     e7c:	81 50       	subi	r24, 0x01	; 1
     e7e:	e1 f7       	brne	.-8      	; 0xe78 <tune_octave+0x54>
	//octaves 0-2 use /64 0.312500 MHz timer/counter1 clock rate
	//octaves 3-9 use /8 2.5 MHz timer/counter1 clock rate
	
	period = period_table[octave]; //set period number to be counted
     e80:	af 2c       	mov	r10, r15
     e82:	bb 24       	eor	r11, r11
     e84:	fe 01       	movw	r30, r28
     e86:	ea 0d       	add	r30, r10
     e88:	fb 1d       	adc	r31, r11
     e8a:	81 8d       	ldd	r24, Z+25	; 0x19
     e8c:	80 93 91 02 	sts	0x0291, r24
	
	//to do:
	//disable UART so MIDI data doesn't interrupt tuning
	
	//setup control voltages	
	set_control_voltage(&volume_cv, MIN); //turn volume all the way down
     e90:	80 e3       	ldi	r24, 0x30	; 48
     e92:	91 e0       	ldi	r25, 0x01	; 1
     e94:	60 e0       	ldi	r22, 0x00	; 0
     e96:	70 e0       	ldi	r23, 0x00	; 0
     e98:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pitch modulation
	set_control_voltage(&pitch_lfo_cv, MIN);
     e9c:	82 e4       	ldi	r24, 0x42	; 66
     e9e:	91 e0       	ldi	r25, 0x01	; 1
     ea0:	60 e0       	ldi	r22, 0x00	; 0
     ea2:	70 e0       	ldi	r23, 0x00	; 0
     ea4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_eg2_cv, MIN);
     ea8:	84 e4       	ldi	r24, 0x44	; 68
     eaa:	91 e0       	ldi	r25, 0x01	; 1
     eac:	60 e0       	ldi	r22, 0x00	; 0
     eae:	70 e0       	ldi	r23, 0x00	; 0
     eb0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pitch_vco2_cv, MIN);
     eb4:	8f ee       	ldi	r24, 0xEF	; 239
     eb6:	91 e0       	ldi	r25, 0x01	; 1
     eb8:	60 e0       	ldi	r22, 0x00	; 0
     eba:	70 e0       	ldi	r23, 0x00	; 0
     ebc:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off glide
	set_control_voltage(&glide_cv, MIN);
     ec0:	84 e3       	ldi	r24, 0x34	; 52
     ec2:	91 e0       	ldi	r25, 0x01	; 1
     ec4:	60 e0       	ldi	r22, 0x00	; 0
     ec6:	70 e0       	ldi	r23, 0x00	; 0
     ec8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all pulse width modulation
	set_control_voltage(&pwm_eg2_cv, MIN);
     ecc:	8e e3       	ldi	r24, 0x3E	; 62
     ece:	91 e0       	ldi	r25, 0x01	; 1
     ed0:	60 e0       	ldi	r22, 0x00	; 0
     ed2:	70 e0       	ldi	r23, 0x00	; 0
     ed4:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&pwm_lfo_cv, MIN);
     ed8:	80 e4       	ldi	r24, 0x40	; 64
     eda:	91 e0       	ldi	r25, 0x01	; 1
     edc:	60 e0       	ldi	r22, 0x00	; 0
     ede:	70 e0       	ldi	r23, 0x00	; 0
     ee0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off all filter modulation
	set_control_voltage(&fil_lfo_cv, MIN);
     ee4:	82 e2       	ldi	r24, 0x22	; 34
     ee6:	91 e0       	ldi	r25, 0x01	; 1
     ee8:	60 e0       	ldi	r22, 0x00	; 0
     eea:	70 e0       	ldi	r23, 0x00	; 0
     eec:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_eg2_cv, MIN);
     ef0:	8c e2       	ldi	r24, 0x2C	; 44
     ef2:	91 e0       	ldi	r25, 0x01	; 1
     ef4:	60 e0       	ldi	r22, 0x00	; 0
     ef6:	70 e0       	ldi	r23, 0x00	; 0
     ef8:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&fil_vco2_cv, MIN);
     efc:	84 e2       	ldi	r24, 0x24	; 36
     efe:	91 e0       	ldi	r25, 0x01	; 1
     f00:	60 e0       	ldi	r22, 0x00	; 0
     f02:	70 e0       	ldi	r23, 0x00	; 0
     f04:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&key_track_cv, MIN);
     f08:	86 e2       	ldi	r24, 0x26	; 38
     f0a:	91 e0       	ldi	r25, 0x01	; 1
     f0c:	60 e0       	ldi	r22, 0x00	; 0
     f0e:	70 e0       	ldi	r23, 0x00	; 0
     f10:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//open filter with no resonance
	set_control_voltage(&cutoff_cv, MAX);
     f14:	88 e2       	ldi	r24, 0x28	; 40
     f16:	91 e0       	ldi	r25, 0x01	; 1
     f18:	6f ef       	ldi	r22, 0xFF	; 255
     f1a:	7f e3       	ldi	r23, 0x3F	; 63
     f1c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&res_cv, MIN);
     f20:	8a e2       	ldi	r24, 0x2A	; 42
     f22:	91 e0       	ldi	r25, 0x01	; 1
     f24:	60 e0       	ldi	r22, 0x00	; 0
     f26:	70 e0       	ldi	r23, 0x00	; 0
     f28:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off VCA LFO modulation
	set_control_voltage(&amp_lfo_cv, MIN);
     f2c:	82 e3       	ldi	r24, 0x32	; 50
     f2e:	91 e0       	ldi	r25, 0x01	; 1
     f30:	60 e0       	ldi	r22, 0x00	; 0
     f32:	70 e0       	ldi	r23, 0x00	; 0
     f34:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//initialize VCA envelope
	set_control_voltage(&attack_1_cv, MIN);
     f38:	8c e1       	ldi	r24, 0x1C	; 28
     f3a:	91 e0       	ldi	r25, 0x01	; 1
     f3c:	60 e0       	ldi	r22, 0x00	; 0
     f3e:	70 e0       	ldi	r23, 0x00	; 0
     f40:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&decay_1_cv, MIN);
     f44:	88 e1       	ldi	r24, 0x18	; 24
     f46:	91 e0       	ldi	r25, 0x01	; 1
     f48:	60 e0       	ldi	r22, 0x00	; 0
     f4a:	70 e0       	ldi	r23, 0x00	; 0
     f4c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&sustain_1_cv, MAX);
     f50:	84 e1       	ldi	r24, 0x14	; 20
     f52:	91 e0       	ldi	r25, 0x01	; 1
     f54:	6f ef       	ldi	r22, 0xFF	; 255
     f56:	7f e3       	ldi	r23, 0x3F	; 63
     f58:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	set_control_voltage(&release_1_cv, MIN);
     f5c:	80 e1       	ldi	r24, 0x10	; 16
     f5e:	91 e0       	ldi	r25, 0x01	; 1
     f60:	60 e0       	ldi	r22, 0x00	; 0
     f62:	70 e0       	ldi	r23, 0x00	; 0
     f64:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	//turn off noise
	set_control_voltage(&noise_mix_cv, MIN);
     f68:	80 e2       	ldi	r24, 0x20	; 32
     f6a:	91 e0       	ldi	r25, 0x01	; 1
     f6c:	60 e0       	ldi	r22, 0x00	; 0
     f6e:	70 e0       	ldi	r23, 0x00	; 0
     f70:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	struct control_voltage *vco_init_cv;
	struct control_voltage *vco_mix_cv;
	struct control_voltage *vco_pw_cv;
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning
     f74:	00 23       	and	r16, r16
     f76:	09 f5       	brne	.+66     	; 0xfba <tune_octave+0x196>
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
		init_cv = vco1_init_cv;
     f78:	20 91 8a 02 	lds	r18, 0x028A
     f7c:	30 91 8b 02 	lds	r19, 0x028B
     f80:	3e a3       	lds	r19, 0x5e
     f82:	2d a3       	lds	r18, 0x5d
		//turn on VCO1 SAW, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
     f84:	0f 2e       	mov	r0, r31
     f86:	fc e4       	ldi	r31, 0x4C	; 76
     f88:	2f 2e       	mov	r2, r31
     f8a:	f1 e0       	ldi	r31, 0x01	; 1
     f8c:	3f 2e       	mov	r3, r31
     f8e:	f0 2d       	mov	r31, r0

		//turn on VCO1 SAW, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
     f90:	8c e3       	ldi	r24, 0x3C	; 60
     f92:	91 e0       	ldi	r25, 0x01	; 1
     f94:	9c a7       	lds	r25, 0x7c
     f96:	8b a7       	lds	r24, 0x7b
	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
     f98:	e6 e4       	ldi	r30, 0x46	; 70
     f9a:	f1 e0       	ldi	r31, 0x01	; 1
     f9c:	fa a7       	lds	r31, 0x7a
     f9e:	e9 a7       	lds	r30, 0x79

	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
     fa0:	28 e3       	ldi	r18, 0x38	; 56
     fa2:	31 e0       	ldi	r19, 0x01	; 1
     fa4:	38 a7       	lds	r19, 0x78
     fa6:	2f a3       	lds	r18, 0x5f
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
		init_cv = vco1_init_cv;
		vco_pitch_table = vco1_pitch_table;
     fa8:	06 e6       	ldi	r16, 0x66	; 102
     faa:	12 e0       	ldi	r17, 0x02	; 2
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
		vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
		vco_mix_cv = &vco1_mix_cv;
		vco_pw_cv = &vco1_pw_cv;
		vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 10; //allows second digit to display VCO being tuned
     fac:	0f 2e       	mov	r0, r31
     fae:	fa e0       	ldi	r31, 0x0A	; 10
     fb0:	cf 2e       	mov	r12, r31
     fb2:	f0 2d       	mov	r31, r0
	struct control_voltage *vco_pitch_cv;	

	if (vco == VCO1) { //set up parameters for VCO1 tuning

		//turn on VCO1 SAW, all others off
		switch_byte = (1<<VCO1_SAW_LATCH_BIT);
     fb4:	ee 24       	eor	r14, r14
     fb6:	e3 94       	inc	r14
     fb8:	21 c0       	rjmp	.+66     	; 0xffc <tune_octave+0x1d8>
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
     fba:	80 91 88 02 	lds	r24, 0x0288
     fbe:	90 91 89 02 	lds	r25, 0x0289
     fc2:	9e a3       	lds	r25, 0x5e
     fc4:	8d a3       	lds	r24, 0x5d
		//turn on VCO2 SAW, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
     fc6:	0f 2e       	mov	r0, r31
     fc8:	fa e4       	ldi	r31, 0x4A	; 74
     fca:	2f 2e       	mov	r2, r31
     fcc:	f1 e0       	ldi	r31, 0x01	; 1
     fce:	3f 2e       	mov	r3, r31
     fd0:	f0 2d       	mov	r31, r0
		
		//turn on VCO2 SAW, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
     fd2:	ee e2       	ldi	r30, 0x2E	; 46
     fd4:	f1 e0       	ldi	r31, 0x01	; 1
     fd6:	fc a7       	lds	r31, 0x7c
     fd8:	eb a7       	lds	r30, 0x7b
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
     fda:	28 e4       	ldi	r18, 0x48	; 72
     fdc:	31 e0       	ldi	r19, 0x01	; 1
     fde:	3a a7       	lds	r19, 0x7a
     fe0:	29 a7       	lds	r18, 0x79
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
     fe2:	8a e3       	ldi	r24, 0x3A	; 58
     fe4:	91 e0       	ldi	r25, 0x01	; 1
     fe6:	98 a7       	lds	r25, 0x78
     fe8:	8f a3       	lds	r24, 0x5f
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
     fea:	04 e4       	ldi	r16, 0x44	; 68
     fec:	12 e0       	ldi	r17, 0x02	; 2
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
		vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
		vco_mix_cv = &vco2_mix_cv;
		vco_pw_cv = &vco2_pw_cv;
		vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
		vco_number = 20; //allows second digit to display VCO being tuned
     fee:	0f 2e       	mov	r0, r31
     ff0:	f4 e1       	ldi	r31, 0x14	; 20
     ff2:	cf 2e       	mov	r12, r31
     ff4:	f0 2d       	mov	r31, r0
		
		
	} else { //set up parameters for VCO2 tuning
		
		//turn on VCO2 SAW, all others off
		switch_byte = (1<<VCO2_SAW_LATCH_BIT);
     ff6:	ee 24       	eor	r14, r14
     ff8:	68 94       	set
     ffa:	e6 f8       	bld	r14, 6
		vco_number = 20; //allows second digit to display VCO being tuned
		init_cv = vco2_init_cv;
		vco_pitch_table = vco2_pitch_table;
	}
	
	if (octave <= 2) {
     ffc:	92 e0       	ldi	r25, 0x02	; 2
     ffe:	9f 15       	cp	r25, r15
    1000:	20 f0       	brcs	.+8      	; 0x100a <tune_octave+0x1e6>
		
		//set timer/counter1 to /64 0.3125 MHz
		timer1_clock = (1<<CS11) | (1<<CS10);
    1002:	83 e0       	ldi	r24, 0x03	; 3
    1004:	80 93 90 02 	sts	0x0290, r24
    1008:	03 c0       	rjmp	.+6      	; 0x1010 <tune_octave+0x1ec>
		
	} else {
		
		//set timer/counter1 to /8 2.5 MHz
		timer1_clock = (1<<CS11);
    100a:	82 e0       	ldi	r24, 0x02	; 2
    100c:	80 93 90 02 	sts	0x0290, r24
		
	}

	//set VCO init offset CV
	set_control_voltage(vco_init_cv, init_cv);
    1010:	8f a1       	lds	r24, 0x4f
    1012:	98 a5       	lds	r25, 0x68
    1014:	6d a1       	lds	r22, 0x4d
    1016:	7e a1       	lds	r23, 0x4e
    1018:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
	//latch switch data
	DATA_BUS = switch_byte;
    101c:	e2 b8       	out	0x02, r14	; 2
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    101e:	ed ed       	ldi	r30, 0xDD	; 221
    1020:	f0 e0       	ldi	r31, 0x00	; 0
    1022:	80 81       	ld	r24, Z
    1024:	80 64       	ori	r24, 0x40	; 64
    1026:	80 83       	st	Z, r24
	//_delay_us(1); //why is this delay here????
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    1028:	80 81       	ld	r24, Z
    102a:	8f 7b       	andi	r24, 0xBF	; 191
    102c:	80 83       	st	Z, r24
	DATA_BUS = 0;
    102e:	12 b8       	out	0x02, r1	; 2

	PORTF |= (1<<GATE); //turn gate on
    1030:	89 9a       	sbi	0x11, 1	; 17
	
	TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1032:	84 b5       	in	r24, 0x24	; 36
    1034:	8f 60       	ori	r24, 0x0F	; 15
    1036:	84 bd       	out	0x24, r24	; 36
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    1038:	81 e0       	ldi	r24, 0x01	; 1
    103a:	87 bd       	out	0x27, r24	; 39
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    103c:	ee e6       	ldi	r30, 0x6E	; 110
    103e:	f0 e0       	ldi	r31, 0x00	; 0
    1040:	80 81       	ld	r24, Z
    1042:	82 60       	ori	r24, 0x02	; 2
    1044:	80 83       	st	Z, r24
	compare_match_counter = 0;	
    1046:	10 92 8c 02 	sts	0x028C, r1
    104a:	fe 01       	movw	r30, r28
    104c:	31 96       	adiw	r30, 0x01	; 1
    104e:	fc ab       	sts	0x5c, r31
    1050:	eb ab       	sts	0x5b, r30
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    1052:	c5 01       	movw	r24, r10
    1054:	88 0f       	add	r24, r24
    1056:	99 1f       	adc	r25, r25
    1058:	8a 0d       	add	r24, r10
    105a:	9b 1d       	adc	r25, r11
	
	return init_cv;
	
}

void tune_octave(uint8_t octave, uint8_t vco) {
    105c:	88 0f       	add	r24, r24
    105e:	99 1f       	adc	r25, r25
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	88 0f       	add	r24, r24
    1066:	99 1f       	adc	r25, r25
    1068:	02 97       	sbiw	r24, 0x02	; 2
    106a:	98 01       	movw	r18, r16
    106c:	28 0f       	add	r18, r24
    106e:	39 1f       	adc	r19, r25
    1070:	3e ab       	sts	0x5e, r19
    1072:	2d ab       	sts	0x5d, r18
    1074:	ce 01       	movw	r24, r28
    1076:	49 96       	adiw	r24, 0x19	; 25
    1078:	9c a3       	lds	r25, 0x5c
    107a:	8b a3       	lds	r24, 0x5b
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    107c:	ac 0c       	add	r10, r12
    107e:	b1 1c       	adc	r11, r1
				
				//not sure what's really necessary here - definitely pitch and init_cv, but what else?
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1080:	0f 2e       	mov	r0, r31
    1082:	f0 e3       	ldi	r31, 0x30	; 48
    1084:	8f 2e       	mov	r8, r31
    1086:	f1 e0       	ldi	r31, 0x01	; 1
    1088:	9f 2e       	mov	r9, r31
    108a:	f0 2d       	mov	r31, r0
				set_control_voltage(&cutoff_cv, MAX);
    108c:	0f 2e       	mov	r0, r31
    108e:	f8 e2       	ldi	r31, 0x28	; 40
    1090:	6f 2e       	mov	r6, r31
    1092:	f1 e0       	ldi	r31, 0x01	; 1
    1094:	7f 2e       	mov	r7, r31
    1096:	f0 2d       	mov	r31, r0
				set_control_voltage(&sustain_1_cv, MAX);
    1098:	0f 2e       	mov	r0, r31
    109a:	f4 e1       	ldi	r31, 0x14	; 20
    109c:	4f 2e       	mov	r4, r31
    109e:	f1 e0       	ldi	r31, 0x01	; 1
    10a0:	5f 2e       	mov	r5, r31
    10a2:	f0 2d       	mov	r31, r0
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	compare_match_counter = 0;	
	for (int note_number = 0; note_number <= 11; note_number++) 
		{
		
		uint16_t reference_count = pitch_reference[note_number];
    10a4:	eb a9       	sts	0x4b, r30
    10a6:	fc a9       	sts	0x4c, r31
    10a8:	21 91       	ld	r18, Z+
    10aa:	31 91       	ld	r19, Z+
    10ac:	fc ab       	sts	0x5c, r31
    10ae:	eb ab       	sts	0x5b, r30
    10b0:	38 ab       	sts	0x58, r19
    10b2:	2f a7       	lds	r18, 0x7f
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
    10b4:	ed a9       	sts	0x4d, r30
    10b6:	fe a9       	sts	0x4e, r31
    10b8:	81 91       	ld	r24, Z+
    10ba:	91 91       	ld	r25, Z+
    10bc:	fe ab       	sts	0x5e, r31
    10be:	ed ab       	sts	0x5d, r30
    10c0:	8c 01       	movw	r16, r24
    10c2:	08 57       	subi	r16, 0x78	; 120
    10c4:	1f 4f       	sbci	r17, 0xFF	; 255
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    10c6:	26 e0       	ldi	r18, 0x06	; 6
    10c8:	30 e0       	ldi	r19, 0x00	; 0
    10ca:	3e a7       	lds	r19, 0x7e
    10cc:	2d a7       	lds	r18, 0x7d
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    10ce:	0f 2e       	mov	r0, r31
    10d0:	f4 e6       	ldi	r31, 0x64	; 100
    10d2:	cf 2e       	mov	r12, r31
    10d4:	dd 24       	eor	r13, r13
    10d6:	f0 2d       	mov	r31, r0
				set_control_voltage(vco_init_cv, init_cv);
				set_control_voltage(vco_pw_cv, MAX);
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
				set_control_voltage(&cutoff_cv, MAX);
				set_control_voltage(&sustain_1_cv, MAX);
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    10d8:	86 e1       	ldi	r24, 0x16	; 22
    10da:	91 e0       	ldi	r25, 0x01	; 1
    10dc:	f8 2e       	mov	r15, r24
    10de:	e9 2e       	mov	r14, r25
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
			osc_pitch_cv = (osc_pitch_cv >> dac_bit) << dac_bit; //clear bits to be set. Omar scoffed at this line as if it didn't need to be done. Why?
    10e0:	c8 01       	movw	r24, r16
    10e2:	0d a4       	lds	r16, 0xad
    10e4:	02 c0       	rjmp	.+4      	; 0x10ea <tune_octave+0x2c6>
    10e6:	96 95       	lsr	r25
    10e8:	87 95       	ror	r24
    10ea:	0a 94       	dec	r0
    10ec:	e2 f7       	brpl	.-8      	; 0x10e6 <tune_octave+0x2c2>
    10ee:	8c 01       	movw	r16, r24
    10f0:	0d a4       	lds	r16, 0xad
    10f2:	02 c0       	rjmp	.+4      	; 0x10f8 <tune_octave+0x2d4>
    10f4:	00 0f       	add	r16, r16
    10f6:	11 1f       	adc	r17, r17
    10f8:	0a 94       	dec	r0
    10fa:	e2 f7       	brpl	.-8      	; 0x10f4 <tune_octave+0x2d0>
			//oh, maybe because it should just be done once before loop. Doing it for each iteration after bit 7 is redundant
			osc_pitch_cv |= (1<<dac_bit);
    10fc:	81 e0       	ldi	r24, 0x01	; 1
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	fc 01       	movw	r30, r24
    1102:	0d a4       	lds	r16, 0xad
    1104:	02 c0       	rjmp	.+4      	; 0x110a <__stack+0xb>
    1106:	ee 0f       	add	r30, r30
    1108:	ff 1f       	adc	r31, r31
    110a:	0a 94       	dec	r0
    110c:	e2 f7       	brpl	.-8      	; 0x1106 <__stack+0x7>
    110e:	fa ab       	sts	0x5a, r31
    1110:	e9 ab       	sts	0x59, r30
    1112:	0e 2b       	or	r16, r30
    1114:	1f 2b       	or	r17, r31

			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    1116:	c1 01       	movw	r24, r2
    1118:	b8 01       	movw	r22, r16
    111a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			count_finished = FALSE;
    111e:	10 92 8f 02 	sts	0x028F, r1
			period_counter = 0;
    1122:	10 92 92 02 	sts	0x0292, r1
			

			while (count_finished == FALSE) {
    1126:	80 91 8f 02 	lds	r24, 0x028F
    112a:	88 23       	and	r24, r24
    112c:	09 f0       	breq	.+2      	; 0x1130 <__stack+0x31>
    112e:	42 c0       	rjmp	.+132    	; 0x11b4 <__stack+0xb5>
				update_display(vco_number + octave + (compare_match_counter>>4)*100, DEC);	
    1130:	80 91 8c 02 	lds	r24, 0x028C
    1134:	82 95       	swap	r24
    1136:	8f 70       	andi	r24, 0x0F	; 15
    1138:	28 2f       	mov	r18, r24
    113a:	30 e0       	ldi	r19, 0x00	; 0
    113c:	2c 9d       	mul	r18, r12
    113e:	c0 01       	movw	r24, r0
    1140:	2d 9d       	mul	r18, r13
    1142:	90 0d       	add	r25, r0
    1144:	3c 9d       	mul	r19, r12
    1146:	90 0d       	add	r25, r0
    1148:	11 24       	eor	r1, r1
    114a:	8a 0d       	add	r24, r10
    114c:	9b 1d       	adc	r25, r11
    114e:	60 e0       	ldi	r22, 0x00	; 0
    1150:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
				//need to have a watchdog timer here to escape while loop if it takes too long
				
				//not sure what's really necessary here - definitely pitch and init_cv, but what else?
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    1154:	c1 01       	movw	r24, r2
    1156:	b8 01       	movw	r22, r16
    1158:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_init_cv, init_cv);
    115c:	8f a1       	lds	r24, 0x4f
    115e:	98 a5       	lds	r25, 0x68
    1160:	6d a1       	lds	r22, 0x4d
    1162:	7e a1       	lds	r23, 0x4e
    1164:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_pw_cv, MAX);
    1168:	8b a5       	lds	r24, 0x6b
    116a:	9c a5       	lds	r25, 0x6c
    116c:	6f ef       	ldi	r22, 0xFF	; 255
    116e:	7f e3       	ldi	r23, 0x3F	; 63
    1170:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1174:	c4 01       	movw	r24, r8
    1176:	60 e0       	ldi	r22, 0x00	; 0
    1178:	70 e0       	ldi	r23, 0x00	; 0
    117a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&cutoff_cv, MAX);
    117e:	c3 01       	movw	r24, r6
    1180:	6f ef       	ldi	r22, 0xFF	; 255
    1182:	7f e3       	ldi	r23, 0x3F	; 63
    1184:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_1_cv, MAX);
    1188:	c2 01       	movw	r24, r4
    118a:	6f ef       	ldi	r22, 0xFF	; 255
    118c:	7f e3       	ldi	r23, 0x3F	; 63
    118e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
    1192:	8f 2d       	mov	r24, r15
    1194:	9e 2d       	mov	r25, r14
    1196:	6f ef       	ldi	r22, 0xFF	; 255
    1198:	7f e3       	ldi	r23, 0x3F	; 63
    119a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_mix_cv, MAX);
    119e:	89 a5       	lds	r24, 0x69
    11a0:	9a a5       	lds	r25, 0x6a
    11a2:	6f ef       	ldi	r22, 0xFF	; 255
    11a4:	7f e3       	ldi	r23, 0x3F	; 63
    11a6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
			set_control_voltage(vco_pitch_cv, osc_pitch_cv);
			count_finished = FALSE;
			period_counter = 0;
			

			while (count_finished == FALSE) {
    11aa:	80 91 8f 02 	lds	r24, 0x028F
    11ae:	88 23       	and	r24, r24
    11b0:	09 f4       	brne	.+2      	; 0x11b4 <__stack+0xb5>
    11b2:	be cf       	rjmp	.-132    	; 0x1130 <__stack+0x31>
			
			
			}							
				
			//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
			if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    11b4:	80 91 8d 02 	lds	r24, 0x028D
    11b8:	90 91 8e 02 	lds	r25, 0x028E
    11bc:	2f a5       	lds	r18, 0x6f
    11be:	38 a9       	sts	0x48, r19
    11c0:	28 17       	cp	r18, r24
    11c2:	39 07       	cpc	r19, r25
    11c4:	50 f0       	brcs	.+20     	; 0x11da <__stack+0xdb>
    11c6:	80 91 ea 01 	lds	r24, 0x01EA
    11ca:	81 30       	cpi	r24, 0x01	; 1
    11cc:	31 f4       	brne	.+12     	; 0x11da <__stack+0xdb>
    11ce:	89 a9       	sts	0x49, r24
    11d0:	9a a9       	sts	0x4a, r25
    11d2:	80 95       	com	r24
    11d4:	90 95       	com	r25
    11d6:	08 23       	and	r16, r24
    11d8:	19 23       	and	r17, r25
				
			if (osc_count == reference_count && no_overflow == TRUE) {
    11da:	80 91 8d 02 	lds	r24, 0x028D
    11de:	90 91 8e 02 	lds	r25, 0x028E
    11e2:	ef a5       	lds	r30, 0x6f
    11e4:	f8 a9       	sts	0x48, r31
    11e6:	8e 17       	cp	r24, r30
    11e8:	9f 07       	cpc	r25, r31
    11ea:	21 f4       	brne	.+8      	; 0x11f4 <__stack+0xf5>
    11ec:	80 91 ea 01 	lds	r24, 0x01EA
    11f0:	81 30       	cpi	r24, 0x01	; 1
    11f2:	71 f0       	breq	.+28     	; 0x1210 <__stack+0x111>
				break;	//if you hit the reference count then get out of here		
			}				
			no_overflow = TRUE;
    11f4:	81 e0       	ldi	r24, 0x01	; 1
    11f6:	80 93 ea 01 	sts	0x01EA, r24
		uint16_t reference_count = pitch_reference[note_number];
		uint16_t osc_pitch_cv = 136 + vco_pitch_table[(octave*12 + note_number) - 1]; //use previous pitch CV as a reference and add 136, which is ~83.333 mV on 14 bit 10V scale. ie. 1/12 of 1V
		//this method is faster than full 14 bit successive approximation, but isn't 'blind', so if there is some wacky scaling at the pitch extremes it could falter
		//will need to test more thoroughly
		//osc_pitch_cv = 0;
		for (int dac_bit = 6; dac_bit >= 0; dac_bit--) { //now do successive approximation on 8 LSBs
    11fa:	2d a5       	lds	r18, 0x6d
    11fc:	3e a5       	lds	r19, 0x6e
    11fe:	21 50       	subi	r18, 0x01	; 1
    1200:	30 40       	sbci	r19, 0x00	; 0
    1202:	3e a7       	lds	r19, 0x7e
    1204:	2d a7       	lds	r18, 0x7d
    1206:	8f ef       	ldi	r24, 0xFF	; 255
    1208:	2f 3f       	cpi	r18, 0xFF	; 255
    120a:	38 07       	cpc	r19, r24
    120c:	09 f0       	breq	.+2      	; 0x1210 <__stack+0x111>
    120e:	68 cf       	rjmp	.-304    	; 0x10e0 <tune_octave+0x2bc>
		}
		
		//will need to make an excpetion for C0 here as its pitch has already been determined by set_vco_init_cv() and so C0 will be 0V
		//for now maybe just start tuning octaves 1 and up
		//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
		*(vco_pitch_table + (octave*12 + note_number)) = osc_pitch_cv;		
    1210:	ed a9       	sts	0x4d, r30
    1212:	fe a9       	sts	0x4e, r31
    1214:	11 83       	std	Z+1, r17	; 0x01
    1216:	00 83       	st	Z, r16
	OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
	//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
	//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
	TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
	compare_match_counter = 0;	
	for (int note_number = 0; note_number <= 11; note_number++) 
    1218:	2b a9       	sts	0x4b, r18
    121a:	3c a9       	sts	0x4c, r19
    121c:	8b a1       	lds	r24, 0x4b
    121e:	9c a1       	lds	r25, 0x4c
    1220:	28 17       	cp	r18, r24
    1222:	39 07       	cpc	r19, r25
    1224:	09 f0       	breq	.+2      	; 0x1228 <__stack+0x129>
    1226:	3e cf       	rjmp	.-388    	; 0x10a4 <tune_octave+0x280>
		
	}
	

	
	PORTF &= ~(1<<GATE); //turn gate off
    1228:	89 98       	cbi	0x11, 1	; 17
		
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    122a:	ee e6       	ldi	r30, 0x6E	; 110
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	8d 7f       	andi	r24, 0xFD	; 253
    1232:	80 83       	st	Z, r24
	
	
}
    1234:	e6 96       	adiw	r28, 0x36	; 54
    1236:	0f b6       	in	r0, 0x3f	; 63
    1238:	f8 94       	cli
    123a:	de bf       	out	0x3e, r29	; 62
    123c:	0f be       	out	0x3f, r0	; 63
    123e:	cd bf       	out	0x3d, r28	; 61
    1240:	df 91       	pop	r29
    1242:	cf 91       	pop	r28
    1244:	1f 91       	pop	r17
    1246:	0f 91       	pop	r16
    1248:	ff 90       	pop	r15
    124a:	ef 90       	pop	r14
    124c:	df 90       	pop	r13
    124e:	cf 90       	pop	r12
    1250:	bf 90       	pop	r11
    1252:	af 90       	pop	r10
    1254:	9f 90       	pop	r9
    1256:	8f 90       	pop	r8
    1258:	7f 90       	pop	r7
    125a:	6f 90       	pop	r6
    125c:	5f 90       	pop	r5
    125e:	4f 90       	pop	r4
    1260:	3f 90       	pop	r3
    1262:	2f 90       	pop	r2
    1264:	08 95       	ret

00001266 <tune_8ths>:

void tune_8ths(uint8_t vco) {
    1266:	2f 92       	push	r2
    1268:	3f 92       	push	r3
    126a:	4f 92       	push	r4
    126c:	5f 92       	push	r5
    126e:	6f 92       	push	r6
    1270:	7f 92       	push	r7
    1272:	8f 92       	push	r8
    1274:	9f 92       	push	r9
    1276:	af 92       	push	r10
    1278:	bf 92       	push	r11
    127a:	cf 92       	push	r12
    127c:	df 92       	push	r13
    127e:	ef 92       	push	r14
    1280:	ff 92       	push	r15
    1282:	0f 93       	push	r16
    1284:	1f 93       	push	r17
    1286:	cf 93       	push	r28
    1288:	df 93       	push	r29
    128a:	cd b7       	in	r28, 0x3d	; 61
    128c:	de b7       	in	r29, 0x3e	; 62
    128e:	ee 97       	sbiw	r28, 0x3e	; 62
    1290:	0f b6       	in	r0, 0x3f	; 63
    1292:	f8 94       	cli
    1294:	de bf       	out	0x3e, r29	; 62
    1296:	0f be       	out	0x3f, r0	; 63
    1298:	cd bf       	out	0x3d, r28	; 61
    129a:	08 2f       	mov	r16, r24
		uint8_t period;
		uint16_t count;
	
		};

	struct pitch_reference reference[16] = 
    129c:	de 01       	movw	r26, r28
    129e:	11 96       	adiw	r26, 0x01	; 1
    12a0:	ea eb       	ldi	r30, 0xBA	; 186
    12a2:	f1 e0       	ldi	r31, 0x01	; 1
    12a4:	80 e3       	ldi	r24, 0x30	; 48
    12a6:	01 90       	ld	r0, Z+
    12a8:	0d 92       	st	X+, r0
    12aa:	81 50       	subi	r24, 0x01	; 1
    12ac:	e1 f7       	brne	.-8      	; 0x12a6 <tune_8ths+0x40>
	
		//to do:
		//disable UART so MIDI data doesn't interrupt tuning
	
		//setup control voltages	
		set_control_voltage(&volume_cv, MIN); //turn volume all the way down
    12ae:	80 e3       	ldi	r24, 0x30	; 48
    12b0:	91 e0       	ldi	r25, 0x01	; 1
    12b2:	60 e0       	ldi	r22, 0x00	; 0
    12b4:	70 e0       	ldi	r23, 0x00	; 0
    12b6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all pitch modulation
		set_control_voltage(&pitch_lfo_cv, MIN);
    12ba:	82 e4       	ldi	r24, 0x42	; 66
    12bc:	91 e0       	ldi	r25, 0x01	; 1
    12be:	60 e0       	ldi	r22, 0x00	; 0
    12c0:	70 e0       	ldi	r23, 0x00	; 0
    12c2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pitch_eg2_cv, MIN);
    12c6:	84 e4       	ldi	r24, 0x44	; 68
    12c8:	91 e0       	ldi	r25, 0x01	; 1
    12ca:	60 e0       	ldi	r22, 0x00	; 0
    12cc:	70 e0       	ldi	r23, 0x00	; 0
    12ce:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pitch_vco2_cv, MIN);
    12d2:	8f ee       	ldi	r24, 0xEF	; 239
    12d4:	91 e0       	ldi	r25, 0x01	; 1
    12d6:	60 e0       	ldi	r22, 0x00	; 0
    12d8:	70 e0       	ldi	r23, 0x00	; 0
    12da:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off glide
		set_control_voltage(&glide_cv, MIN);
    12de:	84 e3       	ldi	r24, 0x34	; 52
    12e0:	91 e0       	ldi	r25, 0x01	; 1
    12e2:	60 e0       	ldi	r22, 0x00	; 0
    12e4:	70 e0       	ldi	r23, 0x00	; 0
    12e6:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all pulse width modulation
		set_control_voltage(&pwm_eg2_cv, MIN);
    12ea:	8e e3       	ldi	r24, 0x3E	; 62
    12ec:	91 e0       	ldi	r25, 0x01	; 1
    12ee:	60 e0       	ldi	r22, 0x00	; 0
    12f0:	70 e0       	ldi	r23, 0x00	; 0
    12f2:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&pwm_lfo_cv, MIN);
    12f6:	80 e4       	ldi	r24, 0x40	; 64
    12f8:	91 e0       	ldi	r25, 0x01	; 1
    12fa:	60 e0       	ldi	r22, 0x00	; 0
    12fc:	70 e0       	ldi	r23, 0x00	; 0
    12fe:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off all filter modulation
		set_control_voltage(&fil_lfo_cv, MIN);
    1302:	82 e2       	ldi	r24, 0x22	; 34
    1304:	91 e0       	ldi	r25, 0x01	; 1
    1306:	60 e0       	ldi	r22, 0x00	; 0
    1308:	70 e0       	ldi	r23, 0x00	; 0
    130a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&fil_eg2_cv, MIN);
    130e:	8c e2       	ldi	r24, 0x2C	; 44
    1310:	91 e0       	ldi	r25, 0x01	; 1
    1312:	60 e0       	ldi	r22, 0x00	; 0
    1314:	70 e0       	ldi	r23, 0x00	; 0
    1316:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&fil_vco2_cv, MIN);
    131a:	84 e2       	ldi	r24, 0x24	; 36
    131c:	91 e0       	ldi	r25, 0x01	; 1
    131e:	60 e0       	ldi	r22, 0x00	; 0
    1320:	70 e0       	ldi	r23, 0x00	; 0
    1322:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&key_track_cv, MIN);
    1326:	86 e2       	ldi	r24, 0x26	; 38
    1328:	91 e0       	ldi	r25, 0x01	; 1
    132a:	60 e0       	ldi	r22, 0x00	; 0
    132c:	70 e0       	ldi	r23, 0x00	; 0
    132e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//open filter with no resonance
		set_control_voltage(&cutoff_cv, MAX);
    1332:	88 e2       	ldi	r24, 0x28	; 40
    1334:	91 e0       	ldi	r25, 0x01	; 1
    1336:	6f ef       	ldi	r22, 0xFF	; 255
    1338:	7f e3       	ldi	r23, 0x3F	; 63
    133a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&res_cv, MIN);
    133e:	8a e2       	ldi	r24, 0x2A	; 42
    1340:	91 e0       	ldi	r25, 0x01	; 1
    1342:	60 e0       	ldi	r22, 0x00	; 0
    1344:	70 e0       	ldi	r23, 0x00	; 0
    1346:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off VCA LFO modulation
		set_control_voltage(&amp_lfo_cv, MIN);
    134a:	82 e3       	ldi	r24, 0x32	; 50
    134c:	91 e0       	ldi	r25, 0x01	; 1
    134e:	60 e0       	ldi	r22, 0x00	; 0
    1350:	70 e0       	ldi	r23, 0x00	; 0
    1352:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//initialize VCA envelope
		set_control_voltage(&attack_1_cv, MIN);
    1356:	8c e1       	ldi	r24, 0x1C	; 28
    1358:	91 e0       	ldi	r25, 0x01	; 1
    135a:	60 e0       	ldi	r22, 0x00	; 0
    135c:	70 e0       	ldi	r23, 0x00	; 0
    135e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&decay_1_cv, MIN);
    1362:	88 e1       	ldi	r24, 0x18	; 24
    1364:	91 e0       	ldi	r25, 0x01	; 1
    1366:	60 e0       	ldi	r22, 0x00	; 0
    1368:	70 e0       	ldi	r23, 0x00	; 0
    136a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&sustain_1_cv, MAX);
    136e:	84 e1       	ldi	r24, 0x14	; 20
    1370:	91 e0       	ldi	r25, 0x01	; 1
    1372:	6f ef       	ldi	r22, 0xFF	; 255
    1374:	7f e3       	ldi	r23, 0x3F	; 63
    1376:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		set_control_voltage(&release_1_cv, MIN);
    137a:	80 e1       	ldi	r24, 0x10	; 16
    137c:	91 e0       	ldi	r25, 0x01	; 1
    137e:	60 e0       	ldi	r22, 0x00	; 0
    1380:	70 e0       	ldi	r23, 0x00	; 0
    1382:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		//turn off noise
		set_control_voltage(&noise_mix_cv, MIN);
    1386:	80 e2       	ldi	r24, 0x20	; 32
    1388:	91 e0       	ldi	r25, 0x01	; 1
    138a:	60 e0       	ldi	r22, 0x00	; 0
    138c:	70 e0       	ldi	r23, 0x00	; 0
    138e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
		struct control_voltage *vco_init_cv;
		struct control_voltage *vco_mix_cv;
		struct control_voltage *vco_pw_cv;
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning
    1392:	00 23       	and	r16, r16
    1394:	e9 f4       	brne	.+58     	; 0x13d0 <tune_8ths+0x16a>
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
    1396:	20 90 8a 02 	lds	r2, 0x028A
    139a:	30 90 8b 02 	lds	r3, 0x028B
			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
    139e:	0f 2e       	mov	r0, r31
    13a0:	fc e4       	ldi	r31, 0x4C	; 76
    13a2:	8f 2e       	mov	r8, r31
    13a4:	f1 e0       	ldi	r31, 0x01	; 1
    13a6:	9f 2e       	mov	r9, r31
    13a8:	f0 2d       	mov	r31, r0
		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
    13aa:	26 e4       	ldi	r18, 0x46	; 70
    13ac:	31 e0       	ldi	r19, 0x01	; 1
    13ae:	3a ab       	sts	0x5a, r19
    13b0:	29 ab       	sts	0x59, r18

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
    13b2:	0f 2e       	mov	r0, r31
    13b4:	f8 e3       	ldi	r31, 0x38	; 56
    13b6:	6f 2e       	mov	r6, r31
    13b8:	f1 e0       	ldi	r31, 0x01	; 1
    13ba:	7f 2e       	mov	r7, r31
    13bc:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
			init_cv = vco1_init_cv;
			vco_pitch_table = vco1_pitch_table;
    13be:	06 e6       	ldi	r16, 0x66	; 102
    13c0:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte |= (1<<VCO1_SAW_LATCH_BIT);
			vco_init_cv = &tune_cv; //VCO1 init CV currently mapped to tune_cv - need to rename tune_cv to vco1_init_cv
			vco_mix_cv = &vco1_mix_cv;
			vco_pw_cv = &vco1_pw_cv;
			vco_pitch_cv = &vco1_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 10; //allows second digit to display VCO being tuned
    13c2:	0f 2e       	mov	r0, r31
    13c4:	fa e0       	ldi	r31, 0x0A	; 10
    13c6:	cf 2e       	mov	r12, r31
    13c8:	f0 2d       	mov	r31, r0
		struct control_voltage *vco_pitch_cv;	

		if (vco == VCO1) { //set up parameters for VCO1 tuning

			//turn on VCO1 SAW, all others off
			switch_byte |= (1<<VCO1_SAW_LATCH_BIT);
    13ca:	ee 24       	eor	r14, r14
    13cc:	e3 94       	inc	r14
    13ce:	1d c0       	rjmp	.+58     	; 0x140a <tune_8ths+0x1a4>
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
    13d0:	20 90 88 02 	lds	r2, 0x0288
    13d4:	30 90 89 02 	lds	r3, 0x0289
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
    13d8:	0f 2e       	mov	r0, r31
    13da:	fa e4       	ldi	r31, 0x4A	; 74
    13dc:	8f 2e       	mov	r8, r31
    13de:	f1 e0       	ldi	r31, 0x01	; 1
    13e0:	9f 2e       	mov	r9, r31
    13e2:	f0 2d       	mov	r31, r0
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
    13e4:	88 e4       	ldi	r24, 0x48	; 72
    13e6:	91 e0       	ldi	r25, 0x01	; 1
    13e8:	9a ab       	sts	0x5a, r25
    13ea:	89 ab       	sts	0x59, r24
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
    13ec:	0f 2e       	mov	r0, r31
    13ee:	fa e3       	ldi	r31, 0x3A	; 58
    13f0:	6f 2e       	mov	r6, r31
    13f2:	f1 e0       	ldi	r31, 0x01	; 1
    13f4:	7f 2e       	mov	r7, r31
    13f6:	f0 2d       	mov	r31, r0
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
			init_cv = vco2_init_cv;
			vco_pitch_table = vco2_pitch_table;
    13f8:	04 e4       	ldi	r16, 0x44	; 68
    13fa:	12 e0       	ldi	r17, 0x02	; 2
			switch_byte |= (1<<VCO2_SAW_LATCH_BIT);
			vco_init_cv = &fine_cv;	//VCO2 initi CV currently mapped to fine_cv - need to rename fine_cv to vco2_init_cv
			vco_mix_cv = &vco2_mix_cv;
			vco_pw_cv = &vco2_pw_cv;
			vco_pitch_cv = &vco2_pitch_cv; //need to keep this 0V during initial pitch setting
			vco_number = 20; //allows second digit to display VCO being tuned
    13fc:	0f 2e       	mov	r0, r31
    13fe:	f4 e1       	ldi	r31, 0x14	; 20
    1400:	cf 2e       	mov	r12, r31
    1402:	f0 2d       	mov	r31, r0
		
		
		} else { //set up parameters for VCO2 tuning
		
			//turn on VCO2 SAW, all others off
			switch_byte |= (1<<VCO2_SAW_LATCH_BIT);
    1404:	ee 24       	eor	r14, r14
    1406:	68 94       	set
    1408:	e6 f8       	bld	r14, 6
		}
	


		//set VCO init offset CV
		set_control_voltage(vco_init_cv, init_cv);
    140a:	c3 01       	movw	r24, r6
    140c:	b1 01       	movw	r22, r2
    140e:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
	
		//latch switch data
		DATA_BUS = switch_byte;
    1412:	e2 b8       	out	0x02, r14	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    1414:	ed ed       	ldi	r30, 0xDD	; 221
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	80 64       	ori	r24, 0x40	; 64
    141c:	80 83       	st	Z, r24
		//_delay_us(1); //why is this delay here????
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    141e:	80 81       	ld	r24, Z
    1420:	8f 7b       	andi	r24, 0xBF	; 191
    1422:	80 83       	st	Z, r24
		DATA_BUS = 0;
    1424:	12 b8       	out	0x02, r1	; 2

		PORTF |= (1<<GATE); //turn gate on
    1426:	89 9a       	sbi	0x11, 1	; 17
	
		TCCR0A |= (1<<CS02) | (1<<CS01) | (1<<CS00) | (1<<WGM01); //clocked by external T0 pin, rising edge + clear timer on compare match
    1428:	84 b5       	in	r24, 0x24	; 36
    142a:	8f 60       	ori	r24, 0x0F	; 15
    142c:	84 bd       	out	0x24, r24	; 36
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
    142e:	81 e0       	ldi	r24, 0x01	; 1
    1430:	87 bd       	out	0x27, r24	; 39
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
    1432:	ee e6       	ldi	r30, 0x6E	; 110
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	80 81       	ld	r24, Z
    1438:	82 60       	ori	r24, 0x02	; 2
    143a:	80 83       	st	Z, r24
		compare_match_counter = 0;	
    143c:	10 92 8c 02 	sts	0x028C, r1
				period_counter = 0;
			

				while (count_finished == FALSE) {
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);	
    1440:	8c 2d       	mov	r24, r12
    1442:	90 e0       	ldi	r25, 0x00	; 0
    1444:	24 e6       	ldi	r18, 0x64	; 100
    1446:	30 e0       	ldi	r19, 0x00	; 0
    1448:	82 9f       	mul	r24, r18
    144a:	20 01       	movw	r4, r0
    144c:	83 9f       	mul	r24, r19
    144e:	50 0c       	add	r5, r0
    1450:	92 9f       	mul	r25, r18
    1452:	50 0c       	add	r5, r0
    1454:	11 24       	eor	r1, r1
    1456:	de 01       	movw	r26, r28
    1458:	11 96       	adiw	r26, 0x01	; 1
    145a:	ba af       	sts	0x7a, r27
    145c:	a9 af       	sts	0x79, r26
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
	
	
}

void tune_8ths(uint8_t vco) {
    145e:	f8 01       	movw	r30, r16
    1460:	32 96       	adiw	r30, 0x02	; 2
    1462:	fe af       	sts	0x7e, r31
    1464:	ed af       	sts	0x7d, r30
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    1466:	1c ae       	sts	0xbc, r17
    1468:	1b ae       	sts	0xbb, r17
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
					
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    146a:	0f 2e       	mov	r0, r31
    146c:	f0 e3       	ldi	r31, 0x30	; 48
    146e:	ef 2e       	mov	r14, r31
    1470:	f1 e0       	ldi	r31, 0x01	; 1
    1472:	ff 2e       	mov	r15, r31
    1474:	f0 2d       	mov	r31, r0
					set_control_voltage(&cutoff_cv, MAX);
    1476:	0f 2e       	mov	r0, r31
    1478:	f8 e2       	ldi	r31, 0x28	; 40
    147a:	cf 2e       	mov	r12, r31
    147c:	f1 e0       	ldi	r31, 0x01	; 1
    147e:	df 2e       	mov	r13, r31
    1480:	f0 2d       	mov	r31, r0
					set_control_voltage(&sustain_1_cv, MAX);
    1482:	0f 2e       	mov	r0, r31
    1484:	f4 e1       	ldi	r31, 0x14	; 20
    1486:	af 2e       	mov	r10, r31
    1488:	f1 e0       	ldi	r31, 0x01	; 1
    148a:	bf 2e       	mov	r11, r31
    148c:	f0 2d       	mov	r31, r0
	TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
	
	
}

void tune_8ths(uint8_t vco) {
    148e:	e9 ad       	sts	0x69, r30
    1490:	fa ad       	sts	0x6a, r31
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
			{
			period = reference[note_number].period;
    1492:	80 81       	ld	r24, Z
    1494:	80 93 91 02 	sts	0x0291, r24
		
			if (note_number <= 2) {
    1498:	2b ad       	sts	0x6b, r18
    149a:	3c ad       	sts	0x6c, r19
    149c:	23 30       	cpi	r18, 0x03	; 3
    149e:	31 05       	cpc	r19, r1
    14a0:	24 f4       	brge	.+8      	; 0x14aa <tune_8ths+0x244>
	
				//set timer/counter1 to /64 0.3125 MHz
				timer1_clock = (1<<CS11) | (1<<CS10);
    14a2:	83 e0       	ldi	r24, 0x03	; 3
    14a4:	80 93 90 02 	sts	0x0290, r24
    14a8:	03 c0       	rjmp	.+6      	; 0x14b0 <tune_8ths+0x24a>
	
			} else {
	
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
    14aa:	82 e0       	ldi	r24, 0x02	; 2
    14ac:	80 93 90 02 	sts	0x0290, r24
	
			}		
			uint16_t reference_count = reference[note_number].count;
    14b0:	81 81       	ldd	r24, Z+1	; 0x01
    14b2:	92 81       	ldd	r25, Z+2	; 0x02
    14b4:	98 af       	sts	0x78, r25
    14b6:	8f ab       	sts	0x5f, r24
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    14b8:	ad e0       	ldi	r26, 0x0D	; 13
    14ba:	b0 e0       	ldi	r27, 0x00	; 0
    14bc:	bc ab       	sts	0x5c, r27
    14be:	ab ab       	sts	0x5b, r26
				//set timer/counter1 to /8 2.5 MHz
				timer1_clock = (1<<CS11);
	
			}		
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
    14c0:	00 e0       	ldi	r16, 0x00	; 0
    14c2:	10 e0       	ldi	r17, 0x00	; 0
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation

				osc_pitch_cv |= (1<<dac_bit);
    14c4:	e1 e0       	ldi	r30, 0x01	; 1
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	0b a8       	sts	0x8b, r16
    14ca:	02 c0       	rjmp	.+4      	; 0x14d0 <tune_8ths+0x26a>
    14cc:	ee 0f       	add	r30, r30
    14ce:	ff 1f       	adc	r31, r31
    14d0:	0a 94       	dec	r0
    14d2:	e2 f7       	brpl	.-8      	; 0x14cc <tune_8ths+0x266>
    14d4:	fe ab       	sts	0x5e, r31
    14d6:	ed ab       	sts	0x5d, r30
    14d8:	0e 2b       	or	r16, r30
    14da:	1f 2b       	or	r17, r31

				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    14dc:	c4 01       	movw	r24, r8
    14de:	b8 01       	movw	r22, r16
    14e0:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				count_finished = FALSE;
    14e4:	10 92 8f 02 	sts	0x028F, r1
				period_counter = 0;
    14e8:	10 92 92 02 	sts	0x0292, r1
			

				while (count_finished == FALSE) {
    14ec:	80 91 8f 02 	lds	r24, 0x028F
    14f0:	88 23       	and	r24, r24
    14f2:	51 f5       	brne	.+84     	; 0x1548 <tune_8ths+0x2e2>
					//update_display(vco_number + period + (compare_match_counter>>4)*100, DEC);
					update_display(vco_number*100 + period, DEC);	
    14f4:	80 91 91 02 	lds	r24, 0x0291
    14f8:	92 01       	movw	r18, r4
    14fa:	28 0f       	add	r18, r24
    14fc:	31 1d       	adc	r19, r1
    14fe:	c9 01       	movw	r24, r18
    1500:	60 e0       	ldi	r22, 0x00	; 0
    1502:	0e 94 bf 01 	call	0x37e	; 0x37e <update_display>
					//need to have a watchdog timer here to escape while loop if it takes too long
				
					//not sure what's really necessary here - definitely pitch and init_cv, but what else?
					set_control_voltage(vco_init_cv, init_cv);
    1506:	c3 01       	movw	r24, r6
    1508:	b1 01       	movw	r22, r2
    150a:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(vco_pitch_cv, osc_pitch_cv);
    150e:	c4 01       	movw	r24, r8
    1510:	b8 01       	movw	r22, r16
    1512:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					
					//set_control_voltage(vco_pw_cv, MAX); //not necessary as SAW is being used to clock comparator
					set_control_voltage(&volume_cv, MIN);//only necessary for first 2 octaves that use lower frequency reference clock
    1516:	c7 01       	movw	r24, r14
    1518:	60 e0       	ldi	r22, 0x00	; 0
    151a:	70 e0       	ldi	r23, 0x00	; 0
    151c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&cutoff_cv, MAX);
    1520:	c6 01       	movw	r24, r12
    1522:	6f ef       	ldi	r22, 0xFF	; 255
    1524:	7f e3       	ldi	r23, 0x3F	; 63
    1526:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					set_control_voltage(&sustain_1_cv, MAX);
    152a:	c5 01       	movw	r24, r10
    152c:	6f ef       	ldi	r22, 0xFF	; 255
    152e:	7f e3       	ldi	r23, 0x3F	; 63
    1530:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
					//set_control_voltage(&sustain_2_cv, MAX); //can't remember is EG1 for VCA or EG2????
					set_control_voltage(vco_mix_cv, MAX);
    1534:	89 a9       	sts	0x49, r24
    1536:	9a a9       	sts	0x4a, r25
    1538:	6f ef       	ldi	r22, 0xFF	; 255
    153a:	7f e3       	ldi	r23, 0x3F	; 63
    153c:	0e 94 e8 00 	call	0x1d0	; 0x1d0 <set_control_voltage>
				set_control_voltage(vco_pitch_cv, osc_pitch_cv);
				count_finished = FALSE;
				period_counter = 0;
			

				while (count_finished == FALSE) {
    1540:	80 91 8f 02 	lds	r24, 0x028F
    1544:	88 23       	and	r24, r24
    1546:	b1 f2       	breq	.-84     	; 0x14f4 <tune_8ths+0x28e>
			
			
				}							
				
				//Omar changed this from <= to < which makes sense. <= was an error because if it's equal you don't want to clear the bit
				if ((osc_count <= reference_count) && (no_overflow == TRUE)) osc_pitch_cv &= ~(1<<dac_bit);
    1548:	80 91 8d 02 	lds	r24, 0x028D
    154c:	90 91 8e 02 	lds	r25, 0x028E
    1550:	af a9       	sts	0x4f, r26
    1552:	b8 ad       	sts	0x68, r27
    1554:	a8 17       	cp	r26, r24
    1556:	b9 07       	cpc	r27, r25
    1558:	50 f0       	brcs	.+20     	; 0x156e <tune_8ths+0x308>
    155a:	80 91 ea 01 	lds	r24, 0x01EA
    155e:	81 30       	cpi	r24, 0x01	; 1
    1560:	31 f4       	brne	.+12     	; 0x156e <tune_8ths+0x308>
    1562:	8d a9       	sts	0x4d, r24
    1564:	9e a9       	sts	0x4e, r25
    1566:	80 95       	com	r24
    1568:	90 95       	com	r25
    156a:	08 23       	and	r16, r24
    156c:	19 23       	and	r17, r25
				
				if (osc_count == reference_count && no_overflow == TRUE) {
    156e:	80 91 8d 02 	lds	r24, 0x028D
    1572:	90 91 8e 02 	lds	r25, 0x028E
    1576:	ef a9       	sts	0x4f, r30
    1578:	f8 ad       	sts	0x68, r31
    157a:	8e 17       	cp	r24, r30
    157c:	9f 07       	cpc	r25, r31
    157e:	21 f4       	brne	.+8      	; 0x1588 <tune_8ths+0x322>
    1580:	80 91 ea 01 	lds	r24, 0x01EA
    1584:	81 30       	cpi	r24, 0x01	; 1
    1586:	71 f0       	breq	.+28     	; 0x15a4 <tune_8ths+0x33e>
					break;	//if you hit the reference count then get out of here		
				}				
				no_overflow = TRUE;
    1588:	f1 e0       	ldi	r31, 0x01	; 1
    158a:	f0 93 ea 01 	sts	0x01EA, r31
				timer1_clock = (1<<CS11);
	
			}		
			uint16_t reference_count = reference[note_number].count;
			uint16_t osc_pitch_cv = 0;
			for (int dac_bit = 13; dac_bit >= 0; dac_bit--) { //now do successive approximation
    158e:	2b a9       	sts	0x4b, r18
    1590:	3c a9       	sts	0x4c, r19
    1592:	21 50       	subi	r18, 0x01	; 1
    1594:	30 40       	sbci	r19, 0x00	; 0
    1596:	3c ab       	sts	0x5c, r19
    1598:	2b ab       	sts	0x5b, r18
    159a:	8f ef       	ldi	r24, 0xFF	; 255
    159c:	2f 3f       	cpi	r18, 0xFF	; 255
    159e:	38 07       	cpc	r19, r24
    15a0:	09 f0       	breq	.+2      	; 0x15a4 <tune_8ths+0x33e>
    15a2:	90 cf       	rjmp	.-224    	; 0x14c4 <tune_8ths+0x25e>
			
			
			}
		
			//vco_pitch_table[octave*12 + note_number] = osc_pitch_cv; //store the note control voltage in the pitch table
			*(vco_pitch_table + (note_number+1)) = osc_pitch_cv;		
    15a4:	ad ad       	sts	0x6d, r26
    15a6:	be ad       	sts	0x6e, r27
    15a8:	0d 93       	st	X+, r16
    15aa:	1d 93       	st	X+, r17
    15ac:	be af       	sts	0x7e, r27
    15ae:	ad af       	sts	0x7d, r26
		OCR0A = 1; //output compare register - set to number of periods to be counted. OCR0A needs to be set to (periods_to_be_counted - 1)
		//set OCR0A to 1 here means first ISR interrupt will occur after 2 periods, it is then set to period -1 in output compare ISR
		//for reasons I don't understand yet, starting with OCR0A set to 0 results in a multi-second delay before first compare match ISR is called
		TIMSK0 |= (1<<OCIE0A); //enable output compare match A interrupt
		compare_match_counter = 0;	
		for (int note_number = 0; note_number <= 15; note_number++) 
    15b0:	eb ad       	sts	0x6b, r30
    15b2:	fc ad       	sts	0x6c, r31
    15b4:	31 96       	adiw	r30, 0x01	; 1
    15b6:	fc af       	sts	0x7c, r31
    15b8:	eb af       	sts	0x7b, r30
    15ba:	29 ad       	sts	0x69, r18
    15bc:	3a ad       	sts	0x6a, r19
    15be:	2d 5f       	subi	r18, 0xFD	; 253
    15c0:	3f 4f       	sbci	r19, 0xFF	; 255
    15c2:	3a af       	sts	0x7a, r19
    15c4:	29 af       	sts	0x79, r18
    15c6:	e0 31       	cpi	r30, 0x10	; 16
    15c8:	f1 05       	cpc	r31, r1
    15ca:	09 f0       	breq	.+2      	; 0x15ce <tune_8ths+0x368>
    15cc:	60 cf       	rjmp	.-320    	; 0x148e <tune_8ths+0x228>
		
		}
	

	
		PORTF &= ~(1<<GATE); //turn gate off
    15ce:	89 98       	cbi	0x11, 1	; 17
		
		TIMSK0 &= ~(1<<OCIE0A); //turn off compare match A interrupt
    15d0:	ee e6       	ldi	r30, 0x6E	; 110
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	80 81       	ld	r24, Z
    15d6:	8d 7f       	andi	r24, 0xFD	; 253
    15d8:	80 83       	st	Z, r24
	
	
	}	
    15da:	ee 96       	adiw	r28, 0x3e	; 62
    15dc:	0f b6       	in	r0, 0x3f	; 63
    15de:	f8 94       	cli
    15e0:	de bf       	out	0x3e, r29	; 62
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	cd bf       	out	0x3d, r28	; 61
    15e6:	df 91       	pop	r29
    15e8:	cf 91       	pop	r28
    15ea:	1f 91       	pop	r17
    15ec:	0f 91       	pop	r16
    15ee:	ff 90       	pop	r15
    15f0:	ef 90       	pop	r14
    15f2:	df 90       	pop	r13
    15f4:	cf 90       	pop	r12
    15f6:	bf 90       	pop	r11
    15f8:	af 90       	pop	r10
    15fa:	9f 90       	pop	r9
    15fc:	8f 90       	pop	r8
    15fe:	7f 90       	pop	r7
    1600:	6f 90       	pop	r6
    1602:	5f 90       	pop	r5
    1604:	4f 90       	pop	r4
    1606:	3f 90       	pop	r3
    1608:	2f 90       	pop	r2
    160a:	08 95       	ret

0000160c <read_switch_port>:

uint8_t read_switch_port(void) {
	
	static uint8_t previous_port_state = 0;
	
	uint8_t current_port_state = SWITCH_PORT; //read switch state byte
    160c:	9f b1       	in	r25, 0x0f	; 15
	
	//this toggle code works, but I haven't figured out how it works
	//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/	
	current_port_state ^= previous_port_state;
    160e:	80 91 93 02 	lds	r24, 0x0293
    1612:	98 27       	eor	r25, r24
	previous_port_state ^= current_port_state;
    1614:	89 27       	eor	r24, r25
    1616:	80 93 93 02 	sts	0x0293, r24
	current_port_state &= previous_port_state;
	
	return current_port_state;
	
}
    161a:	89 23       	and	r24, r25
    161c:	08 95       	ret

0000161e <update_analog_switch_latch>:

void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    161e:	ed ed       	ldi	r30, 0xDD	; 221
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	90 81       	ld	r25, Z
    1624:	9f 7b       	andi	r25, 0xBF	; 191
    1626:	90 83       	st	Z, r25
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
    1628:	28 2f       	mov	r18, r24
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	21 70       	andi	r18, 0x01	; 1
    162e:	30 70       	andi	r19, 0x00	; 0
    1630:	22 0f       	add	r18, r18
    1632:	33 1f       	adc	r19, r19
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
    1634:	68 2f       	mov	r22, r24
    1636:	62 95       	swap	r22
    1638:	66 95       	lsr	r22
    163a:	67 70       	andi	r22, 0x07	; 7
    163c:	67 95       	ror	r22
    163e:	66 27       	eor	r22, r22
    1640:	67 95       	ror	r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1642:	26 2b       	or	r18, r22
    1644:	98 2f       	mov	r25, r24
    1646:	96 95       	lsr	r25
    1648:	96 95       	lsr	r25
    164a:	91 70       	andi	r25, 0x01	; 1
    164c:	29 2b       	or	r18, r25
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
    164e:	68 2f       	mov	r22, r24
    1650:	66 1f       	adc	r22, r22
    1652:	66 27       	eor	r22, r22
    1654:	66 1f       	adc	r22, r22
    1656:	66 0f       	add	r22, r22
    1658:	66 0f       	add	r22, r22
    165a:	66 0f       	add	r22, r22
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    165c:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
    165e:	a8 2f       	mov	r26, r24
    1660:	a6 95       	lsr	r26
    1662:	b0 e0       	ldi	r27, 0x00	; 0
    1664:	a1 70       	andi	r26, 0x01	; 1
    1666:	b0 70       	andi	r27, 0x00	; 0
    1668:	bd 01       	movw	r22, r26
    166a:	66 0f       	add	r22, r22
    166c:	77 1f       	adc	r23, r23
    166e:	66 0f       	add	r22, r22
    1670:	77 1f       	adc	r23, r23
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1672:	26 2b       	or	r18, r22
	((switch_state_byte >> VCO_SYNC_SW) & 1) << VCO_SYNC_LATCH_BIT |
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
    1674:	68 2f       	mov	r22, r24
    1676:	62 95       	swap	r22
    1678:	6f 70       	andi	r22, 0x0F	; 15
    167a:	70 e0       	ldi	r23, 0x00	; 0
    167c:	61 70       	andi	r22, 0x01	; 1
    167e:	70 70       	andi	r23, 0x00	; 0
    1680:	ab 01       	movw	r20, r22
    1682:	00 24       	eor	r0, r0
    1684:	56 95       	lsr	r21
    1686:	47 95       	ror	r20
    1688:	07 94       	ror	r0
    168a:	56 95       	lsr	r21
    168c:	47 95       	ror	r20
    168e:	07 94       	ror	r0
    1690:	54 2f       	mov	r21, r20
    1692:	40 2d       	mov	r20, r0
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    1694:	62 2f       	mov	r22, r18
    1696:	64 2b       	or	r22, r20
	((switch_state_byte >> VCO1_SAW_SW) & 1) << VCO1_SAW_LATCH_BIT |
	((switch_state_byte >> VCO1_TRI_SW) & 1) << VCO1_TRI_LATCH_BIT |
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
    1698:	48 2f       	mov	r20, r24
    169a:	42 95       	swap	r20
    169c:	46 95       	lsr	r20
    169e:	46 95       	lsr	r20
    16a0:	43 70       	andi	r20, 0x03	; 3
    16a2:	50 e0       	ldi	r21, 0x00	; 0
    16a4:	41 70       	andi	r20, 0x01	; 1
    16a6:	50 70       	andi	r21, 0x00	; 0
    16a8:	9a 01       	movw	r18, r20
    16aa:	22 0f       	add	r18, r18
    16ac:	33 1f       	adc	r19, r19
    16ae:	22 95       	swap	r18
    16b0:	32 95       	swap	r19
    16b2:	30 7f       	andi	r19, 0xF0	; 240
    16b4:	32 27       	eor	r19, r18
    16b6:	20 7f       	andi	r18, 0xF0	; 240
    16b8:	32 27       	eor	r19, r18
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    16ba:	46 2f       	mov	r20, r22
    16bc:	42 2b       	or	r20, r18
	((switch_state_byte >> VCO1_PULSE_SW) & 1) << VCO1_PULSE_LATCH_BIT |
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
    16be:	86 95       	lsr	r24
    16c0:	86 95       	lsr	r24
    16c2:	86 95       	lsr	r24
    16c4:	28 2f       	mov	r18, r24
    16c6:	30 e0       	ldi	r19, 0x00	; 0
    16c8:	21 70       	andi	r18, 0x01	; 1
    16ca:	30 70       	andi	r19, 0x00	; 0
    16cc:	c9 01       	movw	r24, r18
    16ce:	82 95       	swap	r24
    16d0:	92 95       	swap	r25
    16d2:	90 7f       	andi	r25, 0xF0	; 240
    16d4:	98 27       	eor	r25, r24
    16d6:	80 7f       	andi	r24, 0xF0	; 240
    16d8:	98 27       	eor	r25, r24
void update_analog_switch_latch(uint8_t switch_state_byte) {
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
	//enable output on VCO analog switch latch:
	//switch latch: 7: B TRI 6: B SAW 5: B PULSE 4: B MOD 3: VCO_SYNC_LATCH_BIT 2: A TRI 1: A PULSE 0: A SAW
	DATA_BUS = //I wonder if some kind of bitmask could be implemented here to do a single cycle manipulation rather than a bit-by-bit change
    16da:	84 2b       	or	r24, r20
    16dc:	82 b9       	out	0x02, r24	; 2
	((switch_state_byte >> VCO2_SAW_SW) & 1) << VCO2_SAW_LATCH_BIT |
	((switch_state_byte >> VCO2_TRI_SW) & 1) << VCO2_TRI_LATCH_BIT |
	((switch_state_byte >> VCO2_PULSE_SW) & 1) << VCO2_PULSE_LATCH_BIT |
	//BMOD_SW_ON << BMOD_LATCH_BIT;
	((switch_state_byte >> 3) & 1) << BMOD_LATCH_BIT;
	VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
    16de:	80 81       	ld	r24, Z
    16e0:	80 64       	ori	r24, 0x40	; 64
    16e2:	80 83       	st	Z, r24
	
	VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
    16e4:	80 81       	ld	r24, Z
    16e6:	8f 7b       	andi	r24, 0xBF	; 191
    16e8:	80 83       	st	Z, r24
	DATA_BUS = 0;
    16ea:	12 b8       	out	0x02, r1	; 2
	
	
    16ec:	08 95       	ret

000016ee <bytequeue_init>:
//along with avr-bytequeue.  If not, see <http://www.gnu.org/licenses/>.

#include "bytequeue.h"
#include "interrupt_setting.h"

void bytequeue_init(byteQueue_t * queue, uint8_t * dataArray, byteQueueIndex_t arrayLen){
    16ee:	fc 01       	movw	r30, r24
   queue->length = arrayLen;
    16f0:	42 83       	std	Z+2, r20	; 0x02
   queue->data = dataArray;
    16f2:	74 83       	std	Z+4, r23	; 0x04
    16f4:	63 83       	std	Z+3, r22	; 0x03
   queue->start = queue->end = 0;
    16f6:	11 82       	std	Z+1, r1	; 0x01
    16f8:	10 82       	st	Z, r1
}
    16fa:	08 95       	ret

000016fc <bytequeue_enqueue>:

bool bytequeue_enqueue(byteQueue_t * queue, uint8_t item){
    16fc:	1f 93       	push	r17
    16fe:	cf 93       	push	r28
    1700:	df 93       	push	r29
    1702:	ec 01       	movw	r28, r24
    1704:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    1706:	0e 94 ed 0b 	call	0x17da	; 0x17da <store_and_clear_interrupt>
    170a:	28 2f       	mov	r18, r24
   //full
   if(((queue->end + 1) % queue->length) == queue->start){
    170c:	39 81       	ldd	r19, Y+1	; 0x01
    170e:	83 2f       	mov	r24, r19
    1710:	90 e0       	ldi	r25, 0x00	; 0
    1712:	01 96       	adiw	r24, 0x01	; 1
    1714:	6a 81       	ldd	r22, Y+2	; 0x02
    1716:	70 e0       	ldi	r23, 0x00	; 0
    1718:	0e 94 46 12 	call	0x248c	; 0x248c <__divmodhi4>
    171c:	48 81       	ld	r20, Y
    171e:	50 e0       	ldi	r21, 0x00	; 0
    1720:	84 17       	cp	r24, r20
    1722:	95 07       	cpc	r25, r21
    1724:	29 f4       	brne	.+10     	; 0x1730 <bytequeue_enqueue+0x34>
      restore_interrupt_setting(setting);
    1726:	82 2f       	mov	r24, r18
    1728:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <restore_interrupt_setting>
      return false;
    172c:	80 e0       	ldi	r24, 0x00	; 0
    172e:	11 c0       	rjmp	.+34     	; 0x1752 <bytequeue_enqueue+0x56>
   } else {
      queue->data[queue->end] = item;
    1730:	eb 81       	ldd	r30, Y+3	; 0x03
    1732:	fc 81       	ldd	r31, Y+4	; 0x04
    1734:	e3 0f       	add	r30, r19
    1736:	f1 1d       	adc	r31, r1
    1738:	10 83       	st	Z, r17
      queue->end = (queue->end + 1) % queue->length;
    173a:	89 81       	ldd	r24, Y+1	; 0x01
    173c:	90 e0       	ldi	r25, 0x00	; 0
    173e:	01 96       	adiw	r24, 0x01	; 1
    1740:	6a 81       	ldd	r22, Y+2	; 0x02
    1742:	70 e0       	ldi	r23, 0x00	; 0
    1744:	0e 94 46 12 	call	0x248c	; 0x248c <__divmodhi4>
    1748:	89 83       	std	Y+1, r24	; 0x01
      restore_interrupt_setting(setting);
    174a:	82 2f       	mov	r24, r18
    174c:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <restore_interrupt_setting>
      return true;
    1750:	81 e0       	ldi	r24, 0x01	; 1
   }
}
    1752:	df 91       	pop	r29
    1754:	cf 91       	pop	r28
    1756:	1f 91       	pop	r17
    1758:	08 95       	ret

0000175a <bytequeue_length>:

byteQueueIndex_t bytequeue_length(byteQueue_t * queue){
    175a:	cf 93       	push	r28
    175c:	df 93       	push	r29
    175e:	ec 01       	movw	r28, r24
   byteQueueIndex_t len;
   interrupt_setting_t setting = store_and_clear_interrupt();
    1760:	0e 94 ed 0b 	call	0x17da	; 0x17da <store_and_clear_interrupt>
   if(queue->end >= queue->start)
    1764:	29 81       	ldd	r18, Y+1	; 0x01
    1766:	98 81       	ld	r25, Y
    1768:	29 17       	cp	r18, r25
    176a:	18 f0       	brcs	.+6      	; 0x1772 <bytequeue_length+0x18>
      len = queue->end - queue->start;
    176c:	c2 2f       	mov	r28, r18
    176e:	c9 1b       	sub	r28, r25
    1770:	03 c0       	rjmp	.+6      	; 0x1778 <bytequeue_length+0x1e>
   else
      len = (queue->length - queue->start) + queue->end;
    1772:	ca 81       	ldd	r28, Y+2	; 0x02
    1774:	c2 0f       	add	r28, r18
    1776:	c9 1b       	sub	r28, r25
   restore_interrupt_setting(setting);
    1778:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <restore_interrupt_setting>
   return len;
}
    177c:	8c 2f       	mov	r24, r28
    177e:	df 91       	pop	r29
    1780:	cf 91       	pop	r28
    1782:	08 95       	ret

00001784 <bytequeue_get>:

//we don't need to avoid interrupts if there is only one reader
uint8_t bytequeue_get(byteQueue_t * queue, byteQueueIndex_t index){
    1784:	fc 01       	movw	r30, r24
   return queue->data[(queue->start + index) % queue->length];
    1786:	20 81       	ld	r18, Z
    1788:	86 2f       	mov	r24, r22
    178a:	90 e0       	ldi	r25, 0x00	; 0
    178c:	82 0f       	add	r24, r18
    178e:	91 1d       	adc	r25, r1
    1790:	62 81       	ldd	r22, Z+2	; 0x02
    1792:	70 e0       	ldi	r23, 0x00	; 0
    1794:	0e 94 46 12 	call	0x248c	; 0x248c <__divmodhi4>
    1798:	03 80       	ldd	r0, Z+3	; 0x03
    179a:	f4 81       	ldd	r31, Z+4	; 0x04
    179c:	e0 2d       	mov	r30, r0
    179e:	e8 0f       	add	r30, r24
    17a0:	f9 1f       	adc	r31, r25
}
    17a2:	80 81       	ld	r24, Z
    17a4:	08 95       	ret

000017a6 <bytequeue_remove>:

//we just update the start index to remove elements
void bytequeue_remove(byteQueue_t * queue, byteQueueIndex_t numToRemove){
    17a6:	1f 93       	push	r17
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	ec 01       	movw	r28, r24
    17ae:	16 2f       	mov	r17, r22
   interrupt_setting_t setting = store_and_clear_interrupt();
    17b0:	0e 94 ed 0b 	call	0x17da	; 0x17da <store_and_clear_interrupt>
    17b4:	48 2f       	mov	r20, r24
   queue->start = (queue->start + numToRemove) % queue->length;
    17b6:	88 81       	ld	r24, Y
    17b8:	21 2f       	mov	r18, r17
    17ba:	30 e0       	ldi	r19, 0x00	; 0
    17bc:	28 0f       	add	r18, r24
    17be:	31 1d       	adc	r19, r1
    17c0:	6a 81       	ldd	r22, Y+2	; 0x02
    17c2:	c9 01       	movw	r24, r18
    17c4:	70 e0       	ldi	r23, 0x00	; 0
    17c6:	0e 94 46 12 	call	0x248c	; 0x248c <__divmodhi4>
    17ca:	88 83       	st	Y, r24
   restore_interrupt_setting(setting);
    17cc:	84 2f       	mov	r24, r20
    17ce:	0e 94 f0 0b 	call	0x17e0	; 0x17e0 <restore_interrupt_setting>
}
    17d2:	df 91       	pop	r29
    17d4:	cf 91       	pop	r28
    17d6:	1f 91       	pop	r17
    17d8:	08 95       	ret

000017da <store_and_clear_interrupt>:

#include "interrupt_setting.h"
#include <avr/interrupt.h>

interrupt_setting_t store_and_clear_interrupt(void) {
   uint8_t sreg = SREG;
    17da:	8f b7       	in	r24, 0x3f	; 63
   cli();
    17dc:	f8 94       	cli
   return sreg;
}
    17de:	08 95       	ret

000017e0 <restore_interrupt_setting>:

void restore_interrupt_setting(interrupt_setting_t setting) {
   SREG = setting;
    17e0:	8f bf       	out	0x3f, r24	; 63
}
    17e2:	08 95       	ret

000017e4 <midi_is_statusbyte>:
#define NULL 0
#endif

bool midi_is_statusbyte(uint8_t theByte){
   return (bool)(theByte & MIDI_STATUSMASK);
}
    17e4:	88 1f       	adc	r24, r24
    17e6:	88 27       	eor	r24, r24
    17e8:	88 1f       	adc	r24, r24
    17ea:	08 95       	ret

000017ec <midi_is_realtime>:

bool midi_is_realtime(uint8_t theByte){
   return (theByte >= MIDI_CLOCK);
    17ec:	91 e0       	ldi	r25, 0x01	; 1
    17ee:	88 3f       	cpi	r24, 0xF8	; 248
    17f0:	08 f4       	brcc	.+2      	; 0x17f4 <midi_is_realtime+0x8>
    17f2:	90 e0       	ldi	r25, 0x00	; 0
}
    17f4:	89 2f       	mov	r24, r25
    17f6:	08 95       	ret

000017f8 <midi_packet_length>:

midi_packet_length_t midi_packet_length(uint8_t status){
   switch(status & 0xF0){
    17f8:	28 2f       	mov	r18, r24
    17fa:	30 e0       	ldi	r19, 0x00	; 0
    17fc:	20 7f       	andi	r18, 0xF0	; 240
    17fe:	30 70       	andi	r19, 0x00	; 0
    1800:	20 3c       	cpi	r18, 0xC0	; 192
    1802:	31 05       	cpc	r19, r1
    1804:	e9 f1       	breq	.+122    	; 0x1880 <midi_packet_length+0x88>
    1806:	21 3c       	cpi	r18, 0xC1	; 193
    1808:	31 05       	cpc	r19, r1
    180a:	8c f4       	brge	.+34     	; 0x182e <midi_packet_length+0x36>
    180c:	20 39       	cpi	r18, 0x90	; 144
    180e:	31 05       	cpc	r19, r1
    1810:	e1 f0       	breq	.+56     	; 0x184a <midi_packet_length+0x52>
    1812:	21 39       	cpi	r18, 0x91	; 145
    1814:	31 05       	cpc	r19, r1
    1816:	24 f4       	brge	.+8      	; 0x1820 <midi_packet_length+0x28>
    1818:	20 38       	cpi	r18, 0x80	; 128
    181a:	31 05       	cpc	r19, r1
    181c:	79 f5       	brne	.+94     	; 0x187c <midi_packet_length+0x84>
    181e:	15 c0       	rjmp	.+42     	; 0x184a <midi_packet_length+0x52>
    1820:	20 3a       	cpi	r18, 0xA0	; 160
    1822:	31 05       	cpc	r19, r1
    1824:	91 f0       	breq	.+36     	; 0x184a <midi_packet_length+0x52>
    1826:	20 3b       	cpi	r18, 0xB0	; 176
    1828:	31 05       	cpc	r19, r1
    182a:	41 f5       	brne	.+80     	; 0x187c <midi_packet_length+0x84>
    182c:	0e c0       	rjmp	.+28     	; 0x184a <midi_packet_length+0x52>
    182e:	20 3e       	cpi	r18, 0xE0	; 224
    1830:	31 05       	cpc	r19, r1
    1832:	59 f0       	breq	.+22     	; 0x184a <midi_packet_length+0x52>
    1834:	21 3e       	cpi	r18, 0xE1	; 225
    1836:	31 05       	cpc	r19, r1
    1838:	24 f4       	brge	.+8      	; 0x1842 <midi_packet_length+0x4a>
    183a:	20 3d       	cpi	r18, 0xD0	; 208
    183c:	31 05       	cpc	r19, r1
    183e:	f1 f4       	brne	.+60     	; 0x187c <midi_packet_length+0x84>
    1840:	1f c0       	rjmp	.+62     	; 0x1880 <midi_packet_length+0x88>
    1842:	20 3f       	cpi	r18, 0xF0	; 240
    1844:	31 05       	cpc	r19, r1
    1846:	d1 f4       	brne	.+52     	; 0x187c <midi_packet_length+0x84>
    1848:	02 c0       	rjmp	.+4      	; 0x184e <midi_packet_length+0x56>
      case MIDI_CC:
      case MIDI_NOTEON:
      case MIDI_NOTEOFF:
      case MIDI_AFTERTOUCH:
      case MIDI_PITCHBEND:
         return THREE3;
    184a:	83 e0       	ldi	r24, 0x03	; 3
    184c:	08 95       	ret
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
      case 0xF0:
         switch(status) {
    184e:	86 3f       	cpi	r24, 0xF6	; 246
    1850:	79 f0       	breq	.+30     	; 0x1870 <midi_packet_length+0x78>
    1852:	87 3f       	cpi	r24, 0xF7	; 247
    1854:	38 f4       	brcc	.+14     	; 0x1864 <midi_packet_length+0x6c>
    1856:	82 3f       	cpi	r24, 0xF2	; 242
    1858:	a9 f0       	breq	.+42     	; 0x1884 <midi_packet_length+0x8c>
    185a:	83 3f       	cpi	r24, 0xF3	; 243
    185c:	59 f0       	breq	.+22     	; 0x1874 <midi_packet_length+0x7c>
    185e:	81 3f       	cpi	r24, 0xF1	; 241
    1860:	59 f4       	brne	.+22     	; 0x1878 <midi_packet_length+0x80>
    1862:	08 c0       	rjmp	.+16     	; 0x1874 <midi_packet_length+0x7c>
    1864:	88 3f       	cpi	r24, 0xF8	; 248
    1866:	40 f0       	brcs	.+16     	; 0x1878 <midi_packet_length+0x80>
    1868:	8d 3f       	cpi	r24, 0xFD	; 253
    186a:	10 f0       	brcs	.+4      	; 0x1870 <midi_packet_length+0x78>
    186c:	8e 3f       	cpi	r24, 0xFE	; 254
    186e:	20 f0       	brcs	.+8      	; 0x1878 <midi_packet_length+0x80>
            case MIDI_CONTINUE:
            case MIDI_STOP:
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
    1870:	81 e0       	ldi	r24, 0x01	; 1
    1872:	08 95       	ret
            case MIDI_SONGPOSITION:
               return THREE3;
            case MIDI_TC_QUARTERFRAME:
            case MIDI_SONGSELECT:
               return TWO2;
    1874:	82 e0       	ldi	r24, 0x02	; 2
    1876:	08 95       	ret
            case SYSEX_END:
            case SYSEX_BEGIN:
            default:
               return UNDEFINED;
    1878:	80 e0       	ldi	r24, 0x00	; 0
    187a:	08 95       	ret
         }
      default:
         return UNDEFINED;
    187c:	80 e0       	ldi	r24, 0x00	; 0
    187e:	08 95       	ret
      case MIDI_PITCHBEND:
         return THREE3;
      case MIDI_PROGCHANGE:
      case MIDI_CHANPRESSURE:
      case MIDI_SONGSELECT:
         return TWO2;
    1880:	82 e0       	ldi	r24, 0x02	; 2
    1882:	08 95       	ret
            case MIDI_ACTIVESENSE:
            case MIDI_RESET:
            case MIDI_TUNEREQUEST:
               return ONE1;
            case MIDI_SONGPOSITION:
               return THREE3;
    1884:	83 e0       	ldi	r24, 0x03	; 3
               return UNDEFINED;
         }
      default:
         return UNDEFINED;
   }
}
    1886:	08 95       	ret

00001888 <midi_send_cc>:

void midi_send_cc(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t val){
    1888:	0f 93       	push	r16
    188a:	34 2f       	mov	r19, r20
    188c:	02 2f       	mov	r16, r18
   //CC Status: 0xB0 to 0xBF where the low nibble is the MIDI channel.
   //CC Data: Controller Num, Controller Val
   device->send_func(device, 3,
    188e:	46 2f       	mov	r20, r22
    1890:	4f 70       	andi	r20, 0x0F	; 15
    1892:	40 6b       	ori	r20, 0xB0	; 176
    1894:	23 2f       	mov	r18, r19
    1896:	2f 77       	andi	r18, 0x7F	; 127
    1898:	0f 77       	andi	r16, 0x7F	; 127
    189a:	dc 01       	movw	r26, r24
    189c:	ed 91       	ld	r30, X+
    189e:	fc 91       	ld	r31, X
    18a0:	63 e0       	ldi	r22, 0x03	; 3
    18a2:	70 e0       	ldi	r23, 0x00	; 0
    18a4:	09 95       	icall
         MIDI_CC | (chan & MIDI_CHANMASK),
         num & 0x7F,
         val & 0x7F);
}
    18a6:	0f 91       	pop	r16
    18a8:	08 95       	ret

000018aa <midi_send_noteon>:

void midi_send_noteon(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    18aa:	0f 93       	push	r16
    18ac:	34 2f       	mov	r19, r20
    18ae:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    18b0:	46 2f       	mov	r20, r22
    18b2:	4f 70       	andi	r20, 0x0F	; 15
    18b4:	40 69       	ori	r20, 0x90	; 144
    18b6:	23 2f       	mov	r18, r19
    18b8:	2f 77       	andi	r18, 0x7F	; 127
    18ba:	0f 77       	andi	r16, 0x7F	; 127
    18bc:	dc 01       	movw	r26, r24
    18be:	ed 91       	ld	r30, X+
    18c0:	fc 91       	ld	r31, X
    18c2:	63 e0       	ldi	r22, 0x03	; 3
    18c4:	70 e0       	ldi	r23, 0x00	; 0
    18c6:	09 95       	icall
         MIDI_NOTEON | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    18c8:	0f 91       	pop	r16
    18ca:	08 95       	ret

000018cc <midi_send_noteoff>:

void midi_send_noteoff(MidiDevice * device, uint8_t chan, uint8_t num, uint8_t vel){
    18cc:	0f 93       	push	r16
    18ce:	34 2f       	mov	r19, r20
    18d0:	02 2f       	mov	r16, r18
   //Note Data: Note Num, Note Velocity
   device->send_func(device, 3,
    18d2:	46 2f       	mov	r20, r22
    18d4:	4f 70       	andi	r20, 0x0F	; 15
    18d6:	40 68       	ori	r20, 0x80	; 128
    18d8:	23 2f       	mov	r18, r19
    18da:	2f 77       	andi	r18, 0x7F	; 127
    18dc:	0f 77       	andi	r16, 0x7F	; 127
    18de:	dc 01       	movw	r26, r24
    18e0:	ed 91       	ld	r30, X+
    18e2:	fc 91       	ld	r31, X
    18e4:	63 e0       	ldi	r22, 0x03	; 3
    18e6:	70 e0       	ldi	r23, 0x00	; 0
    18e8:	09 95       	icall
         MIDI_NOTEOFF | (chan & MIDI_CHANMASK),
         num & 0x7F,
         vel & 0x7F);
}
    18ea:	0f 91       	pop	r16
    18ec:	08 95       	ret

000018ee <midi_send_aftertouch>:

void midi_send_aftertouch(MidiDevice * device, uint8_t chan, uint8_t note_num, uint8_t amt){
    18ee:	0f 93       	push	r16
    18f0:	34 2f       	mov	r19, r20
    18f2:	02 2f       	mov	r16, r18
   device->send_func(device, 3,
    18f4:	46 2f       	mov	r20, r22
    18f6:	4f 70       	andi	r20, 0x0F	; 15
    18f8:	40 6a       	ori	r20, 0xA0	; 160
    18fa:	23 2f       	mov	r18, r19
    18fc:	2f 77       	andi	r18, 0x7F	; 127
    18fe:	0f 77       	andi	r16, 0x7F	; 127
    1900:	dc 01       	movw	r26, r24
    1902:	ed 91       	ld	r30, X+
    1904:	fc 91       	ld	r31, X
    1906:	63 e0       	ldi	r22, 0x03	; 3
    1908:	70 e0       	ldi	r23, 0x00	; 0
    190a:	09 95       	icall
         MIDI_AFTERTOUCH | (chan & MIDI_CHANMASK),
         note_num & 0x7F,
         amt & 0x7F);
}
    190c:	0f 91       	pop	r16
    190e:	08 95       	ret

00001910 <midi_send_pitchbend>:

//XXX does this work right?
//amt in range -0x2000, 0x1fff
//uAmt should be in range..
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
    1910:	0f 93       	push	r16
    1912:	1f 93       	push	r17
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
    1914:	20 e2       	ldi	r18, 0x20	; 32
    1916:	40 30       	cpi	r20, 0x00	; 0
    1918:	52 07       	cpc	r21, r18
    191a:	44 f4       	brge	.+16     	; 0x192c <midi_send_pitchbend+0x1c>
      uAmt = 0x3FFF;
   } else if(amt < -0x2000){
    191c:	a0 ee       	ldi	r26, 0xE0	; 224
    191e:	40 30       	cpi	r20, 0x00	; 0
    1920:	5a 07       	cpc	r21, r26
    1922:	3c f0       	brlt	.+14     	; 0x1932 <midi_send_pitchbend+0x22>
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
    1924:	8a 01       	movw	r16, r20
    1926:	00 50       	subi	r16, 0x00	; 0
    1928:	10 4e       	sbci	r17, 0xE0	; 224
    192a:	05 c0       	rjmp	.+10     	; 0x1936 <midi_send_pitchbend+0x26>
//0x0000 to 0x3FFF
void midi_send_pitchbend(MidiDevice * device, uint8_t chan, int16_t amt){
   uint16_t uAmt;
   //check range
   if(amt > 0x1fff){
      uAmt = 0x3FFF;
    192c:	0f ef       	ldi	r16, 0xFF	; 255
    192e:	1f e3       	ldi	r17, 0x3F	; 63
    1930:	02 c0       	rjmp	.+4      	; 0x1936 <midi_send_pitchbend+0x26>
   } else if(amt < -0x2000){
      uAmt = 0;
    1932:	00 e0       	ldi	r16, 0x00	; 0
    1934:	10 e0       	ldi	r17, 0x00	; 0
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    1936:	46 2f       	mov	r20, r22
    1938:	4f 70       	andi	r20, 0x0F	; 15
    193a:	40 6e       	ori	r20, 0xE0	; 224
    193c:	20 2f       	mov	r18, r16
    193e:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
    1940:	00 0f       	add	r16, r16
    1942:	01 2f       	mov	r16, r17
    1944:	00 1f       	adc	r16, r16
    1946:	11 0b       	sbc	r17, r17
    1948:	11 95       	neg	r17
   } else if(amt < -0x2000){
      uAmt = 0;
   } else {
      uAmt = amt + 0x2000;
   }
   device->send_func(device, 3,
    194a:	0f 77       	andi	r16, 0x7F	; 127
    194c:	dc 01       	movw	r26, r24
    194e:	ed 91       	ld	r30, X+
    1950:	fc 91       	ld	r31, X
    1952:	63 e0       	ldi	r22, 0x03	; 3
    1954:	70 e0       	ldi	r23, 0x00	; 0
    1956:	09 95       	icall
         MIDI_PITCHBEND | (chan & MIDI_CHANMASK),
         uAmt & 0x7F,
         (uAmt >> 7) & 0x7F);
}
    1958:	1f 91       	pop	r17
    195a:	0f 91       	pop	r16
    195c:	08 95       	ret

0000195e <midi_send_programchange>:

void midi_send_programchange(MidiDevice * device, uint8_t chan, uint8_t num){
    195e:	0f 93       	push	r16
    1960:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1962:	46 2f       	mov	r20, r22
    1964:	4f 70       	andi	r20, 0x0F	; 15
    1966:	40 6c       	ori	r20, 0xC0	; 192
    1968:	2f 77       	andi	r18, 0x7F	; 127
    196a:	dc 01       	movw	r26, r24
    196c:	ed 91       	ld	r30, X+
    196e:	fc 91       	ld	r31, X
    1970:	62 e0       	ldi	r22, 0x02	; 2
    1972:	70 e0       	ldi	r23, 0x00	; 0
    1974:	00 e0       	ldi	r16, 0x00	; 0
    1976:	09 95       	icall
         MIDI_PROGCHANGE | (chan & MIDI_CHANMASK),
         num & 0x7F,
         0);
}
    1978:	0f 91       	pop	r16
    197a:	08 95       	ret

0000197c <midi_send_channelpressure>:

void midi_send_channelpressure(MidiDevice * device, uint8_t chan, uint8_t amt){
    197c:	0f 93       	push	r16
    197e:	24 2f       	mov	r18, r20
   device->send_func(device, 2,
    1980:	46 2f       	mov	r20, r22
    1982:	4f 70       	andi	r20, 0x0F	; 15
    1984:	40 6d       	ori	r20, 0xD0	; 208
    1986:	2f 77       	andi	r18, 0x7F	; 127
    1988:	dc 01       	movw	r26, r24
    198a:	ed 91       	ld	r30, X+
    198c:	fc 91       	ld	r31, X
    198e:	62 e0       	ldi	r22, 0x02	; 2
    1990:	70 e0       	ldi	r23, 0x00	; 0
    1992:	00 e0       	ldi	r16, 0x00	; 0
    1994:	09 95       	icall
         MIDI_CHANPRESSURE | (chan & MIDI_CHANMASK),
         amt & 0x7F,
         0);
}
    1996:	0f 91       	pop	r16
    1998:	08 95       	ret

0000199a <midi_send_clock>:

void midi_send_clock(MidiDevice * device){
    199a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CLOCK, 0, 0);
    199c:	dc 01       	movw	r26, r24
    199e:	ed 91       	ld	r30, X+
    19a0:	fc 91       	ld	r31, X
    19a2:	61 e0       	ldi	r22, 0x01	; 1
    19a4:	70 e0       	ldi	r23, 0x00	; 0
    19a6:	48 ef       	ldi	r20, 0xF8	; 248
    19a8:	20 e0       	ldi	r18, 0x00	; 0
    19aa:	00 e0       	ldi	r16, 0x00	; 0
    19ac:	09 95       	icall
}
    19ae:	0f 91       	pop	r16
    19b0:	08 95       	ret

000019b2 <midi_send_tick>:

void midi_send_tick(MidiDevice * device){
    19b2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TICK, 0, 0);
    19b4:	dc 01       	movw	r26, r24
    19b6:	ed 91       	ld	r30, X+
    19b8:	fc 91       	ld	r31, X
    19ba:	61 e0       	ldi	r22, 0x01	; 1
    19bc:	70 e0       	ldi	r23, 0x00	; 0
    19be:	49 ef       	ldi	r20, 0xF9	; 249
    19c0:	20 e0       	ldi	r18, 0x00	; 0
    19c2:	00 e0       	ldi	r16, 0x00	; 0
    19c4:	09 95       	icall
}
    19c6:	0f 91       	pop	r16
    19c8:	08 95       	ret

000019ca <midi_send_start>:

void midi_send_start(MidiDevice * device){
    19ca:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_START, 0, 0);
    19cc:	dc 01       	movw	r26, r24
    19ce:	ed 91       	ld	r30, X+
    19d0:	fc 91       	ld	r31, X
    19d2:	61 e0       	ldi	r22, 0x01	; 1
    19d4:	70 e0       	ldi	r23, 0x00	; 0
    19d6:	4a ef       	ldi	r20, 0xFA	; 250
    19d8:	20 e0       	ldi	r18, 0x00	; 0
    19da:	00 e0       	ldi	r16, 0x00	; 0
    19dc:	09 95       	icall
}
    19de:	0f 91       	pop	r16
    19e0:	08 95       	ret

000019e2 <midi_send_continue>:

void midi_send_continue(MidiDevice * device){
    19e2:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_CONTINUE, 0, 0);
    19e4:	dc 01       	movw	r26, r24
    19e6:	ed 91       	ld	r30, X+
    19e8:	fc 91       	ld	r31, X
    19ea:	61 e0       	ldi	r22, 0x01	; 1
    19ec:	70 e0       	ldi	r23, 0x00	; 0
    19ee:	4b ef       	ldi	r20, 0xFB	; 251
    19f0:	20 e0       	ldi	r18, 0x00	; 0
    19f2:	00 e0       	ldi	r16, 0x00	; 0
    19f4:	09 95       	icall
}
    19f6:	0f 91       	pop	r16
    19f8:	08 95       	ret

000019fa <midi_send_stop>:

void midi_send_stop(MidiDevice * device){
    19fa:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_STOP, 0, 0);
    19fc:	dc 01       	movw	r26, r24
    19fe:	ed 91       	ld	r30, X+
    1a00:	fc 91       	ld	r31, X
    1a02:	61 e0       	ldi	r22, 0x01	; 1
    1a04:	70 e0       	ldi	r23, 0x00	; 0
    1a06:	4c ef       	ldi	r20, 0xFC	; 252
    1a08:	20 e0       	ldi	r18, 0x00	; 0
    1a0a:	00 e0       	ldi	r16, 0x00	; 0
    1a0c:	09 95       	icall
}
    1a0e:	0f 91       	pop	r16
    1a10:	08 95       	ret

00001a12 <midi_send_activesense>:

void midi_send_activesense(MidiDevice * device){
    1a12:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_ACTIVESENSE, 0, 0);
    1a14:	dc 01       	movw	r26, r24
    1a16:	ed 91       	ld	r30, X+
    1a18:	fc 91       	ld	r31, X
    1a1a:	61 e0       	ldi	r22, 0x01	; 1
    1a1c:	70 e0       	ldi	r23, 0x00	; 0
    1a1e:	4e ef       	ldi	r20, 0xFE	; 254
    1a20:	20 e0       	ldi	r18, 0x00	; 0
    1a22:	00 e0       	ldi	r16, 0x00	; 0
    1a24:	09 95       	icall
}
    1a26:	0f 91       	pop	r16
    1a28:	08 95       	ret

00001a2a <midi_send_reset>:

void midi_send_reset(MidiDevice * device){
    1a2a:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_RESET, 0, 0);
    1a2c:	dc 01       	movw	r26, r24
    1a2e:	ed 91       	ld	r30, X+
    1a30:	fc 91       	ld	r31, X
    1a32:	61 e0       	ldi	r22, 0x01	; 1
    1a34:	70 e0       	ldi	r23, 0x00	; 0
    1a36:	4f ef       	ldi	r20, 0xFF	; 255
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	00 e0       	ldi	r16, 0x00	; 0
    1a3c:	09 95       	icall
}
    1a3e:	0f 91       	pop	r16
    1a40:	08 95       	ret

00001a42 <midi_send_tcquarterframe>:

void midi_send_tcquarterframe(MidiDevice * device, uint8_t time){
    1a42:	0f 93       	push	r16
   device->send_func(device, 2,
    1a44:	26 2f       	mov	r18, r22
    1a46:	2f 77       	andi	r18, 0x7F	; 127
    1a48:	dc 01       	movw	r26, r24
    1a4a:	ed 91       	ld	r30, X+
    1a4c:	fc 91       	ld	r31, X
    1a4e:	62 e0       	ldi	r22, 0x02	; 2
    1a50:	70 e0       	ldi	r23, 0x00	; 0
    1a52:	41 ef       	ldi	r20, 0xF1	; 241
    1a54:	00 e0       	ldi	r16, 0x00	; 0
    1a56:	09 95       	icall
         MIDI_TC_QUARTERFRAME,
         time & 0x7F,
         0);
}
    1a58:	0f 91       	pop	r16
    1a5a:	08 95       	ret

00001a5c <midi_send_songposition>:

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
    1a5c:	0f 93       	push	r16
    1a5e:	1f 93       	push	r17
   device->send_func(device, 3,
    1a60:	26 2f       	mov	r18, r22
    1a62:	2f 77       	andi	r18, 0x7F	; 127
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
    1a64:	8b 01       	movw	r16, r22
    1a66:	00 0f       	add	r16, r16
    1a68:	01 2f       	mov	r16, r17
    1a6a:	00 1f       	adc	r16, r16
    1a6c:	11 0b       	sbc	r17, r17
    1a6e:	11 95       	neg	r17
         0);
}

//XXX is this right?
void midi_send_songposition(MidiDevice * device, uint16_t pos){
   device->send_func(device, 3,
    1a70:	0f 77       	andi	r16, 0x7F	; 127
    1a72:	dc 01       	movw	r26, r24
    1a74:	ed 91       	ld	r30, X+
    1a76:	fc 91       	ld	r31, X
    1a78:	63 e0       	ldi	r22, 0x03	; 3
    1a7a:	70 e0       	ldi	r23, 0x00	; 0
    1a7c:	42 ef       	ldi	r20, 0xF2	; 242
    1a7e:	09 95       	icall
         MIDI_SONGPOSITION,
         pos & 0x7F,
         (pos >> 7) & 0x7F);
}
    1a80:	1f 91       	pop	r17
    1a82:	0f 91       	pop	r16
    1a84:	08 95       	ret

00001a86 <midi_send_songselect>:

void midi_send_songselect(MidiDevice * device, uint8_t song){
    1a86:	0f 93       	push	r16
   device->send_func(device, 2,
    1a88:	26 2f       	mov	r18, r22
    1a8a:	2f 77       	andi	r18, 0x7F	; 127
    1a8c:	dc 01       	movw	r26, r24
    1a8e:	ed 91       	ld	r30, X+
    1a90:	fc 91       	ld	r31, X
    1a92:	62 e0       	ldi	r22, 0x02	; 2
    1a94:	70 e0       	ldi	r23, 0x00	; 0
    1a96:	43 ef       	ldi	r20, 0xF3	; 243
    1a98:	00 e0       	ldi	r16, 0x00	; 0
    1a9a:	09 95       	icall
         MIDI_SONGSELECT,
         song & 0x7F,
         0);
}
    1a9c:	0f 91       	pop	r16
    1a9e:	08 95       	ret

00001aa0 <midi_send_tunerequest>:

void midi_send_tunerequest(MidiDevice * device){
    1aa0:	0f 93       	push	r16
   device->send_func(device, 1, MIDI_TUNEREQUEST, 0, 0);
    1aa2:	dc 01       	movw	r26, r24
    1aa4:	ed 91       	ld	r30, X+
    1aa6:	fc 91       	ld	r31, X
    1aa8:	61 e0       	ldi	r22, 0x01	; 1
    1aaa:	70 e0       	ldi	r23, 0x00	; 0
    1aac:	46 ef       	ldi	r20, 0xF6	; 246
    1aae:	20 e0       	ldi	r18, 0x00	; 0
    1ab0:	00 e0       	ldi	r16, 0x00	; 0
    1ab2:	09 95       	icall
}
    1ab4:	0f 91       	pop	r16
    1ab6:	08 95       	ret

00001ab8 <midi_send_byte>:

void midi_send_byte(MidiDevice * device, uint8_t b){
    1ab8:	0f 93       	push	r16
    1aba:	46 2f       	mov	r20, r22
   device->send_func(device, 1, b, 0, 0);
    1abc:	dc 01       	movw	r26, r24
    1abe:	ed 91       	ld	r30, X+
    1ac0:	fc 91       	ld	r31, X
    1ac2:	61 e0       	ldi	r22, 0x01	; 1
    1ac4:	70 e0       	ldi	r23, 0x00	; 0
    1ac6:	20 e0       	ldi	r18, 0x00	; 0
    1ac8:	00 e0       	ldi	r16, 0x00	; 0
    1aca:	09 95       	icall
}
    1acc:	0f 91       	pop	r16
    1ace:	08 95       	ret

00001ad0 <midi_send_data>:

void midi_send_data(MidiDevice * device, uint16_t count, uint8_t byte0, uint8_t byte1, uint8_t byte2){
    1ad0:	0f 93       	push	r16
   //ensure that the count passed along is always 3 or lower
   if (count > 3) {
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
    1ad2:	dc 01       	movw	r26, r24
    1ad4:	ed 91       	ld	r30, X+
    1ad6:	fc 91       	ld	r31, X
    1ad8:	09 95       	icall
}
    1ada:	0f 91       	pop	r16
    1adc:	08 95       	ret

00001ade <midi_send_array>:

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1ade:	6f 92       	push	r6
    1ae0:	7f 92       	push	r7
    1ae2:	8f 92       	push	r8
    1ae4:	9f 92       	push	r9
    1ae6:	af 92       	push	r10
    1ae8:	bf 92       	push	r11
    1aea:	cf 92       	push	r12
    1aec:	df 92       	push	r13
    1aee:	ef 92       	push	r14
    1af0:	ff 92       	push	r15
    1af2:	0f 93       	push	r16
    1af4:	1f 93       	push	r17
    1af6:	cf 93       	push	r28
    1af8:	df 93       	push	r29
    1afa:	00 d0       	rcall	.+0      	; 0x1afc <midi_send_array+0x1e>
    1afc:	0f 92       	push	r0
    1afe:	cd b7       	in	r28, 0x3d	; 61
    1b00:	de b7       	in	r29, 0x3e	; 62
    1b02:	4c 01       	movw	r8, r24
    1b04:	6b 01       	movw	r12, r22
    1b06:	5a 01       	movw	r10, r20
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1b08:	61 15       	cp	r22, r1
    1b0a:	71 05       	cpc	r23, r1
    1b0c:	41 f1       	breq	.+80     	; 0x1b5e <midi_send_array+0x80>
    1b0e:	ee 24       	eor	r14, r14
    1b10:	ff 24       	eor	r15, r15
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    1b12:	0f 2e       	mov	r0, r31
    1b14:	f3 e0       	ldi	r31, 0x03	; 3
    1b16:	6f 2e       	mov	r6, r31
    1b18:	77 24       	eor	r7, r7
    1b1a:	f0 2d       	mov	r31, r0
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    1b1c:	19 82       	std	Y+1, r1	; 0x01
    1b1e:	1a 82       	std	Y+2, r1	; 0x02
    1b20:	1b 82       	std	Y+3, r1	; 0x03
    uint16_t to_send = count - i;
    1b22:	86 01       	movw	r16, r12
    1b24:	0e 19       	sub	r16, r14
    1b26:	1f 09       	sbc	r17, r15
    to_send = (to_send > 3) ? 3 : to_send;
    1b28:	04 30       	cpi	r16, 0x04	; 4
    1b2a:	11 05       	cpc	r17, r1
    1b2c:	08 f0       	brcs	.+2      	; 0x1b30 <midi_send_array+0x52>
    1b2e:	83 01       	movw	r16, r6
      //TODO how to do this correctly?
   }
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
    1b30:	b5 01       	movw	r22, r10
    1b32:	6e 0d       	add	r22, r14
    1b34:	7f 1d       	adc	r23, r15
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    uint8_t b[3] = { 0, 0, 0 };
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    1b36:	ce 01       	movw	r24, r28
    1b38:	01 96       	adiw	r24, 0x01	; 1
    1b3a:	40 2f       	mov	r20, r16
    1b3c:	51 2f       	mov	r21, r17
    1b3e:	0e 94 59 12 	call	0x24b2	; 0x24b2 <memcpy>
    midi_send_data(device, to_send, b[0], b[1], b[2]);
    1b42:	c4 01       	movw	r24, r8
    1b44:	b8 01       	movw	r22, r16
    1b46:	49 81       	ldd	r20, Y+1	; 0x01
    1b48:	2a 81       	ldd	r18, Y+2	; 0x02
    1b4a:	0b 81       	ldd	r16, Y+3	; 0x03
    1b4c:	0e 94 68 0d 	call	0x1ad0	; 0x1ad0 <midi_send_data>
   device->send_func(device, count, byte0, byte1, byte2);
}

void midi_send_array(MidiDevice * device, uint16_t count, uint8_t * array) {
  uint16_t i;
  for (i = 0; i < count; i += 3) {
    1b50:	83 e0       	ldi	r24, 0x03	; 3
    1b52:	90 e0       	ldi	r25, 0x00	; 0
    1b54:	e8 0e       	add	r14, r24
    1b56:	f9 1e       	adc	r15, r25
    1b58:	ec 14       	cp	r14, r12
    1b5a:	fd 04       	cpc	r15, r13
    1b5c:	f8 f2       	brcs	.-66     	; 0x1b1c <midi_send_array+0x3e>
    uint16_t to_send = count - i;
    to_send = (to_send > 3) ? 3 : to_send;
    memcpy(b, array + i, to_send);
    midi_send_data(device, to_send, b[0], b[1], b[2]);
  }
}
    1b5e:	0f 90       	pop	r0
    1b60:	0f 90       	pop	r0
    1b62:	0f 90       	pop	r0
    1b64:	df 91       	pop	r29
    1b66:	cf 91       	pop	r28
    1b68:	1f 91       	pop	r17
    1b6a:	0f 91       	pop	r16
    1b6c:	ff 90       	pop	r15
    1b6e:	ef 90       	pop	r14
    1b70:	df 90       	pop	r13
    1b72:	cf 90       	pop	r12
    1b74:	bf 90       	pop	r11
    1b76:	af 90       	pop	r10
    1b78:	9f 90       	pop	r9
    1b7a:	8f 90       	pop	r8
    1b7c:	7f 90       	pop	r7
    1b7e:	6f 90       	pop	r6
    1b80:	08 95       	ret

00001b82 <midi_register_cc_callback>:


void midi_register_cc_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_cc_callback = func;
    1b82:	fc 01       	movw	r30, r24
    1b84:	73 83       	std	Z+3, r23	; 0x03
    1b86:	62 83       	std	Z+2, r22	; 0x02
}
    1b88:	08 95       	ret

00001b8a <midi_register_noteon_callback>:

void midi_register_noteon_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteon_callback = func;
    1b8a:	fc 01       	movw	r30, r24
    1b8c:	75 83       	std	Z+5, r23	; 0x05
    1b8e:	64 83       	std	Z+4, r22	; 0x04
}
    1b90:	08 95       	ret

00001b92 <midi_register_noteoff_callback>:

void midi_register_noteoff_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_noteoff_callback = func;
    1b92:	fc 01       	movw	r30, r24
    1b94:	77 83       	std	Z+7, r23	; 0x07
    1b96:	66 83       	std	Z+6, r22	; 0x06
}
    1b98:	08 95       	ret

00001b9a <midi_register_aftertouch_callback>:

void midi_register_aftertouch_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_aftertouch_callback = func;
    1b9a:	fc 01       	movw	r30, r24
    1b9c:	71 87       	std	Z+9, r23	; 0x09
    1b9e:	60 87       	std	Z+8, r22	; 0x08
}
    1ba0:	08 95       	ret

00001ba2 <midi_register_pitchbend_callback>:

void midi_register_pitchbend_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_pitchbend_callback = func;
    1ba2:	fc 01       	movw	r30, r24
    1ba4:	73 87       	std	Z+11, r23	; 0x0b
    1ba6:	62 87       	std	Z+10, r22	; 0x0a
}
    1ba8:	08 95       	ret

00001baa <midi_register_songposition_callback>:

void midi_register_songposition_callback(MidiDevice * device, midi_three_byte_func_t func){
   device->input_songposition_callback = func;
    1baa:	fc 01       	movw	r30, r24
    1bac:	75 87       	std	Z+13, r23	; 0x0d
    1bae:	64 87       	std	Z+12, r22	; 0x0c
}
    1bb0:	08 95       	ret

00001bb2 <midi_register_progchange_callback>:

void midi_register_progchange_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_progchange_callback = func;
    1bb2:	fc 01       	movw	r30, r24
    1bb4:	77 87       	std	Z+15, r23	; 0x0f
    1bb6:	66 87       	std	Z+14, r22	; 0x0e
}
    1bb8:	08 95       	ret

00001bba <midi_register_chanpressure_callback>:

void midi_register_chanpressure_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_chanpressure_callback = func;
    1bba:	fc 01       	movw	r30, r24
    1bbc:	71 8b       	std	Z+17, r23	; 0x11
    1bbe:	60 8b       	std	Z+16, r22	; 0x10
}
    1bc0:	08 95       	ret

00001bc2 <midi_register_songselect_callback>:

void midi_register_songselect_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_songselect_callback = func;
    1bc2:	fc 01       	movw	r30, r24
    1bc4:	73 8b       	std	Z+19, r23	; 0x13
    1bc6:	62 8b       	std	Z+18, r22	; 0x12
}
    1bc8:	08 95       	ret

00001bca <midi_register_tc_quarterframe_callback>:

void midi_register_tc_quarterframe_callback(MidiDevice * device, midi_two_byte_func_t func) {
   device->input_tc_quarterframe_callback = func;
    1bca:	fc 01       	movw	r30, r24
    1bcc:	75 8b       	std	Z+21, r23	; 0x15
    1bce:	64 8b       	std	Z+20, r22	; 0x14
}
    1bd0:	08 95       	ret

00001bd2 <midi_register_realtime_callback>:

void midi_register_realtime_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_realtime_callback = func;
    1bd2:	fc 01       	movw	r30, r24
    1bd4:	77 8b       	std	Z+23, r23	; 0x17
    1bd6:	66 8b       	std	Z+22, r22	; 0x16
}
    1bd8:	08 95       	ret

00001bda <midi_register_tunerequest_callback>:

void midi_register_tunerequest_callback(MidiDevice * device, midi_one_byte_func_t func){
   device->input_tunerequest_callback = func;
    1bda:	fc 01       	movw	r30, r24
    1bdc:	71 8f       	std	Z+25, r23	; 0x19
    1bde:	60 8f       	std	Z+24, r22	; 0x18
}
    1be0:	08 95       	ret

00001be2 <midi_register_sysex_callback>:

void midi_register_sysex_callback(MidiDevice * device, midi_sysex_func_t func) {
   device->input_sysex_callback = func;
    1be2:	fc 01       	movw	r30, r24
    1be4:	73 8f       	std	Z+27, r23	; 0x1b
    1be6:	62 8f       	std	Z+26, r22	; 0x1a
}
    1be8:	08 95       	ret

00001bea <midi_register_fallthrough_callback>:

void midi_register_fallthrough_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_fallthrough_callback = func;
    1bea:	fc 01       	movw	r30, r24
    1bec:	75 8f       	std	Z+29, r23	; 0x1d
    1bee:	64 8f       	std	Z+28, r22	; 0x1c
}
    1bf0:	08 95       	ret

00001bf2 <midi_register_catchall_callback>:

void midi_register_catchall_callback(MidiDevice * device, midi_var_byte_func_t func){
   device->input_catchall_callback = func;
    1bf2:	fc 01       	movw	r30, r24
    1bf4:	77 8f       	std	Z+31, r23	; 0x1f
    1bf6:	66 8f       	std	Z+30, r22	; 0x1e
}
    1bf8:	08 95       	ret

00001bfa <midi_device_init>:

//forward declarations, internally used to call the callbacks
void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2);
void midi_process_byte(MidiDevice * device, uint8_t input);

void midi_device_init(MidiDevice * device){
    1bfa:	cf 93       	push	r28
    1bfc:	df 93       	push	r29
    1bfe:	ec 01       	movw	r28, r24
  device->input_state = IDLE;
    1c00:	1d a2       	lds	r17, 0x9d
  device->input_count = 0;
    1c02:	1f a2       	lds	r17, 0x9f
    1c04:	1e a2       	lds	r17, 0x9e
  bytequeue_init(&device->input_queue, device->input_queue_data, MIDI_INPUT_QUEUE_LENGTH);
    1c06:	bc 01       	movw	r22, r24
    1c08:	68 5d       	subi	r22, 0xD8	; 216
    1c0a:	7f 4f       	sbci	r23, 0xFF	; 255
    1c0c:	88 51       	subi	r24, 0x18	; 24
    1c0e:	9f 4f       	sbci	r25, 0xFF	; 255
    1c10:	40 ec       	ldi	r20, 0xC0	; 192
    1c12:	0e 94 77 0b 	call	0x16ee	; 0x16ee <bytequeue_init>

  //three byte funcs
  device->input_cc_callback = NULL;
    1c16:	1b 82       	std	Y+3, r1	; 0x03
    1c18:	1a 82       	std	Y+2, r1	; 0x02
  device->input_noteon_callback = NULL;
    1c1a:	1d 82       	std	Y+5, r1	; 0x05
    1c1c:	1c 82       	std	Y+4, r1	; 0x04
  device->input_noteoff_callback = NULL;
    1c1e:	1f 82       	std	Y+7, r1	; 0x07
    1c20:	1e 82       	std	Y+6, r1	; 0x06
  device->input_aftertouch_callback = NULL;
    1c22:	19 86       	std	Y+9, r1	; 0x09
    1c24:	18 86       	std	Y+8, r1	; 0x08
  device->input_pitchbend_callback = NULL;
    1c26:	1b 86       	std	Y+11, r1	; 0x0b
    1c28:	1a 86       	std	Y+10, r1	; 0x0a
  device->input_songposition_callback = NULL;
    1c2a:	1d 86       	std	Y+13, r1	; 0x0d
    1c2c:	1c 86       	std	Y+12, r1	; 0x0c

  //two byte funcs
  device->input_progchange_callback = NULL;
    1c2e:	1f 86       	std	Y+15, r1	; 0x0f
    1c30:	1e 86       	std	Y+14, r1	; 0x0e
  device->input_chanpressure_callback = NULL;
    1c32:	19 8a       	std	Y+17, r1	; 0x11
    1c34:	18 8a       	std	Y+16, r1	; 0x10
  device->input_songselect_callback = NULL;
    1c36:	1b 8a       	std	Y+19, r1	; 0x13
    1c38:	1a 8a       	std	Y+18, r1	; 0x12
  device->input_tc_quarterframe_callback = NULL;
    1c3a:	1d 8a       	std	Y+21, r1	; 0x15
    1c3c:	1c 8a       	std	Y+20, r1	; 0x14

  //one byte funcs
  device->input_realtime_callback = NULL;
    1c3e:	1f 8a       	std	Y+23, r1	; 0x17
    1c40:	1e 8a       	std	Y+22, r1	; 0x16
  device->input_tunerequest_callback = NULL;
    1c42:	19 8e       	std	Y+25, r1	; 0x19
    1c44:	18 8e       	std	Y+24, r1	; 0x18

  //var byte functions
  device->input_sysex_callback = NULL;
    1c46:	1b 8e       	std	Y+27, r1	; 0x1b
    1c48:	1a 8e       	std	Y+26, r1	; 0x1a
  device->input_fallthrough_callback = NULL;
    1c4a:	1d 8e       	std	Y+29, r1	; 0x1d
    1c4c:	1c 8e       	std	Y+28, r1	; 0x1c
  device->input_catchall_callback = NULL;
    1c4e:	1f 8e       	std	Y+31, r1	; 0x1f
    1c50:	1e 8e       	std	Y+30, r1	; 0x1e

  device->pre_input_process_callback = NULL;
    1c52:	19 a2       	lds	r17, 0x99
    1c54:	18 a2       	lds	r17, 0x98
}
    1c56:	df 91       	pop	r29
    1c58:	cf 91       	pop	r28
    1c5a:	08 95       	ret

00001c5c <midi_device_input>:

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
    1c5c:	ef 92       	push	r14
    1c5e:	ff 92       	push	r15
    1c60:	0f 93       	push	r16
    1c62:	1f 93       	push	r17
    1c64:	cf 93       	push	r28
    1c66:	df 93       	push	r29
    1c68:	d6 2f       	mov	r29, r22
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1c6a:	66 23       	and	r22, r22
    1c6c:	99 f0       	breq	.+38     	; 0x1c94 <midi_device_input+0x38>
    1c6e:	04 2f       	mov	r16, r20
    1c70:	15 2f       	mov	r17, r21
    1c72:	c0 e0       	ldi	r28, 0x00	; 0
    bytequeue_enqueue(&device->input_queue, input[i]);
    1c74:	0f 2e       	mov	r0, r31
    1c76:	f8 ee       	ldi	r31, 0xE8	; 232
    1c78:	ef 2e       	mov	r14, r31
    1c7a:	ff 24       	eor	r15, r15
    1c7c:	f0 2d       	mov	r31, r0
    1c7e:	e8 0e       	add	r14, r24
    1c80:	f9 1e       	adc	r15, r25
    1c82:	f8 01       	movw	r30, r16
    1c84:	61 91       	ld	r22, Z+
    1c86:	8f 01       	movw	r16, r30
    1c88:	c7 01       	movw	r24, r14
    1c8a:	0e 94 7e 0b 	call	0x16fc	; 0x16fc <bytequeue_enqueue>
  device->pre_input_process_callback = NULL;
}

void midi_device_input(MidiDevice * device, uint8_t cnt, uint8_t * input) {
  uint8_t i;
  for (i = 0; i < cnt; i++)
    1c8e:	cf 5f       	subi	r28, 0xFF	; 255
    1c90:	cd 17       	cp	r28, r29
    1c92:	b9 f7       	brne	.-18     	; 0x1c82 <midi_device_input+0x26>
    bytequeue_enqueue(&device->input_queue, input[i]);
}
    1c94:	df 91       	pop	r29
    1c96:	cf 91       	pop	r28
    1c98:	1f 91       	pop	r17
    1c9a:	0f 91       	pop	r16
    1c9c:	ff 90       	pop	r15
    1c9e:	ef 90       	pop	r14
    1ca0:	08 95       	ret

00001ca2 <midi_device_set_send_func>:

void midi_device_set_send_func(MidiDevice * device, midi_var_byte_func_t send_func){
  device->send_func = send_func;
    1ca2:	fc 01       	movw	r30, r24
    1ca4:	71 83       	std	Z+1, r23	; 0x01
    1ca6:	60 83       	st	Z, r22
}
    1ca8:	08 95       	ret

00001caa <midi_device_set_pre_input_process_func>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
    1caa:	fc 01       	movw	r30, r24
    1cac:	71 a3       	lds	r23, 0x51
    1cae:	60 a3       	lds	r22, 0x50
}
    1cb0:	08 95       	ret

00001cb2 <midi_input_callbacks>:
      }
    }
  }
}

void midi_input_callbacks(MidiDevice * device, uint16_t cnt, uint8_t byte0, uint8_t byte1, uint8_t byte2) {
    1cb2:	af 92       	push	r10
    1cb4:	bf 92       	push	r11
    1cb6:	cf 92       	push	r12
    1cb8:	df 92       	push	r13
    1cba:	ef 92       	push	r14
    1cbc:	ff 92       	push	r15
    1cbe:	0f 93       	push	r16
    1cc0:	1f 93       	push	r17
    1cc2:	cf 93       	push	r28
    1cc4:	df 93       	push	r29
    1cc6:	00 d0       	rcall	.+0      	; 0x1cc8 <midi_input_callbacks+0x16>
    1cc8:	0f 92       	push	r0
    1cca:	cd b7       	in	r28, 0x3d	; 61
    1ccc:	de b7       	in	r29, 0x3e	; 62
    1cce:	6c 01       	movw	r12, r24
    1cd0:	5b 01       	movw	r10, r22
    1cd2:	f4 2e       	mov	r15, r20
    1cd4:	e2 2e       	mov	r14, r18
    1cd6:	10 2f       	mov	r17, r16
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    1cd8:	dc 01       	movw	r26, r24
    1cda:	95 96       	adiw	r26, 0x25	; 37
    1cdc:	8c 91       	ld	r24, X
    1cde:	95 97       	sbiw	r26, 0x25	; 37
    1ce0:	84 30       	cpi	r24, 0x04	; 4
    1ce2:	e9 f4       	brne	.+58     	; 0x1d1e <midi_input_callbacks+0x6c>
    if (device->input_sysex_callback) {
    1ce4:	5a 96       	adiw	r26, 0x1a	; 26
    1ce6:	ed 91       	ld	r30, X+
    1ce8:	fc 91       	ld	r31, X
    1cea:	5b 97       	sbiw	r26, 0x1b	; 27
    1cec:	30 97       	sbiw	r30, 0x00	; 0
    1cee:	09 f4       	brne	.+2      	; 0x1cf2 <midi_input_callbacks+0x40>
    1cf0:	ee c0       	rjmp	.+476    	; 0x1ece <midi_input_callbacks+0x21c>
      const uint16_t start = ((cnt - 1) / 3) * 3;
    1cf2:	cb 01       	movw	r24, r22
    1cf4:	01 97       	sbiw	r24, 0x01	; 1
    1cf6:	63 e0       	ldi	r22, 0x03	; 3
    1cf8:	70 e0       	ldi	r23, 0x00	; 0
    1cfa:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    1cfe:	cb 01       	movw	r24, r22
    1d00:	88 0f       	add	r24, r24
    1d02:	99 1f       	adc	r25, r25
    1d04:	68 0f       	add	r22, r24
    1d06:	79 1f       	adc	r23, r25
      const uint8_t length = (cnt - start);
      uint8_t data[3];
      data[0] = byte0;
    1d08:	49 83       	std	Y+1, r20	; 0x01
      data[1] = byte1;
    1d0a:	2a 83       	std	Y+2, r18	; 0x02
      data[2] = byte2;
    1d0c:	0b 83       	std	Y+3, r16	; 0x03
  //did we end up calling a callback?
  bool called = false;
  if (device->input_state == SYSEX_MESSAGE) {
    if (device->input_sysex_callback) {
      const uint16_t start = ((cnt - 1) / 3) * 3;
      const uint8_t length = (cnt - start);
    1d0e:	4a 2d       	mov	r20, r10
    1d10:	46 1b       	sub	r20, r22
      uint8_t data[3];
      data[0] = byte0;
      data[1] = byte1;
      data[2] = byte2;
      device->input_sysex_callback(device, start, length, data);
    1d12:	c6 01       	movw	r24, r12
    1d14:	9e 01       	movw	r18, r28
    1d16:	2f 5f       	subi	r18, 0xFF	; 255
    1d18:	3f 4f       	sbci	r19, 0xFF	; 255
    1d1a:	09 95       	icall
    1d1c:	c8 c0       	rjmp	.+400    	; 0x1eae <midi_input_callbacks+0x1fc>
      called = true;
    }
  } else {
    switch (cnt) {
    1d1e:	62 30       	cpi	r22, 0x02	; 2
    1d20:	71 05       	cpc	r23, r1
    1d22:	09 f4       	brne	.+2      	; 0x1d26 <midi_input_callbacks+0x74>
    1d24:	5f c0       	rjmp	.+190    	; 0x1de4 <midi_input_callbacks+0x132>
    1d26:	63 30       	cpi	r22, 0x03	; 3
    1d28:	71 05       	cpc	r23, r1
    1d2a:	29 f0       	breq	.+10     	; 0x1d36 <midi_input_callbacks+0x84>
    1d2c:	61 30       	cpi	r22, 0x01	; 1
    1d2e:	71 05       	cpc	r23, r1
    1d30:	09 f0       	breq	.+2      	; 0x1d34 <midi_input_callbacks+0x82>
    1d32:	b3 c0       	rjmp	.+358    	; 0x1e9a <midi_input_callbacks+0x1e8>
    1d34:	99 c0       	rjmp	.+306    	; 0x1e68 <midi_input_callbacks+0x1b6>
      case 3:
        {
          midi_three_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1d36:	84 2f       	mov	r24, r20
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	80 7f       	andi	r24, 0xF0	; 240
    1d3c:	90 70       	andi	r25, 0x00	; 0
    1d3e:	80 3a       	cpi	r24, 0xA0	; 160
    1d40:	91 05       	cpc	r25, r1
    1d42:	29 f1       	breq	.+74     	; 0x1d8e <midi_input_callbacks+0xdc>
    1d44:	81 3a       	cpi	r24, 0xA1	; 161
    1d46:	91 05       	cpc	r25, r1
    1d48:	3c f4       	brge	.+14     	; 0x1d58 <midi_input_callbacks+0xa6>
    1d4a:	80 38       	cpi	r24, 0x80	; 128
    1d4c:	91 05       	cpc	r25, r1
    1d4e:	c9 f0       	breq	.+50     	; 0x1d82 <midi_input_callbacks+0xd0>
    1d50:	80 39       	cpi	r24, 0x90	; 144
    1d52:	91 05       	cpc	r25, r1
    1d54:	91 f5       	brne	.+100    	; 0x1dba <midi_input_callbacks+0x108>
    1d56:	0f c0       	rjmp	.+30     	; 0x1d76 <midi_input_callbacks+0xc4>
    1d58:	80 3e       	cpi	r24, 0xE0	; 224
    1d5a:	91 05       	cpc	r25, r1
    1d5c:	f1 f0       	breq	.+60     	; 0x1d9a <midi_input_callbacks+0xe8>
    1d5e:	80 3f       	cpi	r24, 0xF0	; 240
    1d60:	91 05       	cpc	r25, r1
    1d62:	09 f1       	breq	.+66     	; 0x1da6 <midi_input_callbacks+0xf4>
    1d64:	80 3b       	cpi	r24, 0xB0	; 176
    1d66:	91 05       	cpc	r25, r1
    1d68:	41 f5       	brne	.+80     	; 0x1dba <midi_input_callbacks+0x108>
            case MIDI_CC:
              func = device->input_cc_callback;
    1d6a:	d6 01       	movw	r26, r12
    1d6c:	12 96       	adiw	r26, 0x02	; 2
    1d6e:	ed 91       	ld	r30, X+
    1d70:	fc 91       	ld	r31, X
    1d72:	13 97       	sbiw	r26, 0x03	; 3
              break;
    1d74:	24 c0       	rjmp	.+72     	; 0x1dbe <midi_input_callbacks+0x10c>
            case MIDI_NOTEON:
              func = device->input_noteon_callback;
    1d76:	d6 01       	movw	r26, r12
    1d78:	14 96       	adiw	r26, 0x04	; 4
    1d7a:	ed 91       	ld	r30, X+
    1d7c:	fc 91       	ld	r31, X
    1d7e:	15 97       	sbiw	r26, 0x05	; 5
              break;
    1d80:	1e c0       	rjmp	.+60     	; 0x1dbe <midi_input_callbacks+0x10c>
            case MIDI_NOTEOFF:
              func = device->input_noteoff_callback;
    1d82:	d6 01       	movw	r26, r12
    1d84:	16 96       	adiw	r26, 0x06	; 6
    1d86:	ed 91       	ld	r30, X+
    1d88:	fc 91       	ld	r31, X
    1d8a:	17 97       	sbiw	r26, 0x07	; 7
              break;
    1d8c:	18 c0       	rjmp	.+48     	; 0x1dbe <midi_input_callbacks+0x10c>
            case MIDI_AFTERTOUCH:
              func = device->input_aftertouch_callback;
    1d8e:	d6 01       	movw	r26, r12
    1d90:	18 96       	adiw	r26, 0x08	; 8
    1d92:	ed 91       	ld	r30, X+
    1d94:	fc 91       	ld	r31, X
    1d96:	19 97       	sbiw	r26, 0x09	; 9
              break;
    1d98:	12 c0       	rjmp	.+36     	; 0x1dbe <midi_input_callbacks+0x10c>
            case MIDI_PITCHBEND:
              func = device->input_pitchbend_callback;
    1d9a:	d6 01       	movw	r26, r12
    1d9c:	1a 96       	adiw	r26, 0x0a	; 10
    1d9e:	ed 91       	ld	r30, X+
    1da0:	fc 91       	ld	r31, X
    1da2:	1b 97       	sbiw	r26, 0x0b	; 11
              break;
    1da4:	0c c0       	rjmp	.+24     	; 0x1dbe <midi_input_callbacks+0x10c>
            case 0xF0:
              if (byte0 == MIDI_SONGPOSITION)
    1da6:	b2 ef       	ldi	r27, 0xF2	; 242
    1da8:	4b 17       	cp	r20, r27
    1daa:	09 f0       	breq	.+2      	; 0x1dae <midi_input_callbacks+0xfc>
    1dac:	90 c0       	rjmp	.+288    	; 0x1ece <midi_input_callbacks+0x21c>
                func = device->input_songposition_callback;
    1dae:	d6 01       	movw	r26, r12
    1db0:	1c 96       	adiw	r26, 0x0c	; 12
    1db2:	ed 91       	ld	r30, X+
    1db4:	fc 91       	ld	r31, X
    1db6:	1d 97       	sbiw	r26, 0x0d	; 13
    1db8:	02 c0       	rjmp	.+4      	; 0x1dbe <midi_input_callbacks+0x10c>
    }
  } else {
    switch (cnt) {
      case 3:
        {
          midi_three_byte_func_t func = NULL;
    1dba:	e0 e0       	ldi	r30, 0x00	; 0
    1dbc:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_songposition_callback;
              break;
            default:
              break;
          }
          if(func) {
    1dbe:	30 97       	sbiw	r30, 0x00	; 0
    1dc0:	09 f4       	brne	.+2      	; 0x1dc4 <midi_input_callbacks+0x112>
    1dc2:	85 c0       	rjmp	.+266    	; 0x1ece <midi_input_callbacks+0x21c>
            //mask off the channel for non song position functions
            if (byte0 == MIDI_SONGPOSITION)
    1dc4:	b2 ef       	ldi	r27, 0xF2	; 242
    1dc6:	fb 16       	cp	r15, r27
    1dc8:	31 f4       	brne	.+12     	; 0x1dd6 <midi_input_callbacks+0x124>
              func(device, byte0, byte1, byte2);
    1dca:	c6 01       	movw	r24, r12
    1dcc:	62 ef       	ldi	r22, 0xF2	; 242
    1dce:	4e 2d       	mov	r20, r14
    1dd0:	21 2f       	mov	r18, r17
    1dd2:	09 95       	icall
    1dd4:	6c c0       	rjmp	.+216    	; 0x1eae <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1, byte2);
    1dd6:	6f 2d       	mov	r22, r15
    1dd8:	6f 70       	andi	r22, 0x0F	; 15
    1dda:	c6 01       	movw	r24, r12
    1ddc:	4e 2d       	mov	r20, r14
    1dde:	21 2f       	mov	r18, r17
    1de0:	09 95       	icall
    1de2:	65 c0       	rjmp	.+202    	; 0x1eae <midi_input_callbacks+0x1fc>
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
          switch (byte0 & 0xF0) {
    1de4:	84 2f       	mov	r24, r20
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	80 7f       	andi	r24, 0xF0	; 240
    1dea:	90 70       	andi	r25, 0x00	; 0
    1dec:	80 3d       	cpi	r24, 0xD0	; 208
    1dee:	91 05       	cpc	r25, r1
    1df0:	61 f0       	breq	.+24     	; 0x1e0a <midi_input_callbacks+0x158>
    1df2:	80 3f       	cpi	r24, 0xF0	; 240
    1df4:	91 05       	cpc	r25, r1
    1df6:	79 f0       	breq	.+30     	; 0x1e16 <midi_input_callbacks+0x164>
    1df8:	80 3c       	cpi	r24, 0xC0	; 192
    1dfa:	91 05       	cpc	r25, r1
    1dfc:	f9 f4       	brne	.+62     	; 0x1e3c <midi_input_callbacks+0x18a>
            case MIDI_PROGCHANGE:
              func = device->input_progchange_callback;
    1dfe:	d6 01       	movw	r26, r12
    1e00:	1e 96       	adiw	r26, 0x0e	; 14
    1e02:	ed 91       	ld	r30, X+
    1e04:	fc 91       	ld	r31, X
    1e06:	1f 97       	sbiw	r26, 0x0f	; 15
              break;
    1e08:	1b c0       	rjmp	.+54     	; 0x1e40 <midi_input_callbacks+0x18e>
            case MIDI_CHANPRESSURE:
              func = device->input_chanpressure_callback;
    1e0a:	d6 01       	movw	r26, r12
    1e0c:	50 96       	adiw	r26, 0x10	; 16
    1e0e:	ed 91       	ld	r30, X+
    1e10:	fc 91       	ld	r31, X
    1e12:	51 97       	sbiw	r26, 0x11	; 17
              break;
    1e14:	15 c0       	rjmp	.+42     	; 0x1e40 <midi_input_callbacks+0x18e>
            case 0xF0:
              if (byte0 == MIDI_SONGSELECT)
    1e16:	b3 ef       	ldi	r27, 0xF3	; 243
    1e18:	4b 17       	cp	r20, r27
    1e1a:	31 f4       	brne	.+12     	; 0x1e28 <midi_input_callbacks+0x176>
                func = device->input_songselect_callback;
    1e1c:	d6 01       	movw	r26, r12
    1e1e:	52 96       	adiw	r26, 0x12	; 18
    1e20:	ed 91       	ld	r30, X+
    1e22:	fc 91       	ld	r31, X
    1e24:	53 97       	sbiw	r26, 0x13	; 19
    1e26:	0c c0       	rjmp	.+24     	; 0x1e40 <midi_input_callbacks+0x18e>
              else if (byte0 == MIDI_TC_QUARTERFRAME)
    1e28:	b1 ef       	ldi	r27, 0xF1	; 241
    1e2a:	4b 17       	cp	r20, r27
    1e2c:	09 f0       	breq	.+2      	; 0x1e30 <midi_input_callbacks+0x17e>
    1e2e:	4f c0       	rjmp	.+158    	; 0x1ece <midi_input_callbacks+0x21c>
                func = device->input_tc_quarterframe_callback;
    1e30:	d6 01       	movw	r26, r12
    1e32:	54 96       	adiw	r26, 0x14	; 20
    1e34:	ed 91       	ld	r30, X+
    1e36:	fc 91       	ld	r31, X
    1e38:	55 97       	sbiw	r26, 0x15	; 21
    1e3a:	02 c0       	rjmp	.+4      	; 0x1e40 <midi_input_callbacks+0x18e>
          }
        }
        break;
      case 2:
        {
          midi_two_byte_func_t func = NULL;
    1e3c:	e0 e0       	ldi	r30, 0x00	; 0
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
                func = device->input_tc_quarterframe_callback;
              break;
            default:
              break;
          }
          if(func) {
    1e40:	30 97       	sbiw	r30, 0x00	; 0
    1e42:	09 f4       	brne	.+2      	; 0x1e46 <midi_input_callbacks+0x194>
    1e44:	44 c0       	rjmp	.+136    	; 0x1ece <midi_input_callbacks+0x21c>
            //mask off the channel
            if (byte0 == MIDI_SONGSELECT || byte0 == MIDI_TC_QUARTERFRAME)
    1e46:	b3 ef       	ldi	r27, 0xF3	; 243
    1e48:	fb 16       	cp	r15, r27
    1e4a:	19 f0       	breq	.+6      	; 0x1e52 <midi_input_callbacks+0x1a0>
    1e4c:	81 ef       	ldi	r24, 0xF1	; 241
    1e4e:	f8 16       	cp	r15, r24
    1e50:	29 f4       	brne	.+10     	; 0x1e5c <midi_input_callbacks+0x1aa>
              func(device, byte0, byte1);
    1e52:	c6 01       	movw	r24, r12
    1e54:	6f 2d       	mov	r22, r15
    1e56:	4e 2d       	mov	r20, r14
    1e58:	09 95       	icall
    1e5a:	29 c0       	rjmp	.+82     	; 0x1eae <midi_input_callbacks+0x1fc>
            else
              func(device, byte0 & 0x0F, byte1);
    1e5c:	6f 2d       	mov	r22, r15
    1e5e:	6f 70       	andi	r22, 0x0F	; 15
    1e60:	c6 01       	movw	r24, r12
    1e62:	4e 2d       	mov	r20, r14
    1e64:	09 95       	icall
    1e66:	23 c0       	rjmp	.+70     	; 0x1eae <midi_input_callbacks+0x1fc>
        }
        break;
      case 1:
        {
          midi_one_byte_func_t func = NULL;
          if (midi_is_realtime(byte0))
    1e68:	84 2f       	mov	r24, r20
    1e6a:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <midi_is_realtime>
    1e6e:	88 23       	and	r24, r24
    1e70:	31 f0       	breq	.+12     	; 0x1e7e <midi_input_callbacks+0x1cc>
            func = device->input_realtime_callback;
    1e72:	d6 01       	movw	r26, r12
    1e74:	56 96       	adiw	r26, 0x16	; 22
    1e76:	ed 91       	ld	r30, X+
    1e78:	fc 91       	ld	r31, X
    1e7a:	57 97       	sbiw	r26, 0x17	; 23
    1e7c:	08 c0       	rjmp	.+16     	; 0x1e8e <midi_input_callbacks+0x1dc>
          else if (byte0 == MIDI_TUNEREQUEST)
    1e7e:	b6 ef       	ldi	r27, 0xF6	; 246
    1e80:	fb 16       	cp	r15, r27
    1e82:	29 f5       	brne	.+74     	; 0x1ece <midi_input_callbacks+0x21c>
            func = device->input_tunerequest_callback;
    1e84:	d6 01       	movw	r26, r12
    1e86:	58 96       	adiw	r26, 0x18	; 24
    1e88:	ed 91       	ld	r30, X+
    1e8a:	fc 91       	ld	r31, X
    1e8c:	59 97       	sbiw	r26, 0x19	; 25
          if (func) {
    1e8e:	30 97       	sbiw	r30, 0x00	; 0
    1e90:	f1 f0       	breq	.+60     	; 0x1ece <midi_input_callbacks+0x21c>
            func(device, byte0);
    1e92:	c6 01       	movw	r24, r12
    1e94:	6f 2d       	mov	r22, r15
    1e96:	09 95       	icall
    1e98:	0a c0       	rjmp	.+20     	; 0x1eae <midi_input_callbacks+0x1fc>
          }
        }
        break;
      default:
        //just in case
        if (cnt > 3)
    1e9a:	64 30       	cpi	r22, 0x04	; 4
    1e9c:	71 05       	cpc	r23, r1
    1e9e:	a8 f4       	brcc	.+42     	; 0x1eca <midi_input_callbacks+0x218>
    1ea0:	16 c0       	rjmp	.+44     	; 0x1ece <midi_input_callbacks+0x21c>
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
    1ea2:	c6 01       	movw	r24, r12
    1ea4:	b5 01       	movw	r22, r10
    1ea6:	4f 2d       	mov	r20, r15
    1ea8:	2e 2d       	mov	r18, r14
    1eaa:	01 2f       	mov	r16, r17
    1eac:	09 95       	icall
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    1eae:	d6 01       	movw	r26, r12
    1eb0:	5e 96       	adiw	r26, 0x1e	; 30
    1eb2:	ed 91       	ld	r30, X+
    1eb4:	fc 91       	ld	r31, X
    1eb6:	5f 97       	sbiw	r26, 0x1f	; 31
    1eb8:	30 97       	sbiw	r30, 0x00	; 0
    1eba:	89 f0       	breq	.+34     	; 0x1ede <midi_input_callbacks+0x22c>
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
    1ebc:	c6 01       	movw	r24, r12
    1ebe:	b5 01       	movw	r22, r10
    1ec0:	4f 2d       	mov	r20, r15
    1ec2:	2e 2d       	mov	r18, r14
    1ec4:	01 2f       	mov	r16, r17
    1ec6:	09 95       	icall
    1ec8:	0a c0       	rjmp	.+20     	; 0x1ede <midi_input_callbacks+0x22c>
        }
        break;
      default:
        //just in case
        if (cnt > 3)
          cnt = 0;
    1eca:	aa 24       	eor	r10, r10
    1ecc:	bb 24       	eor	r11, r11
    }
  }

  //if there is fallthrough default callback and we haven't called a more specific one, 
  //call the fallthrough
  if (!called && device->input_fallthrough_callback)
    1ece:	d6 01       	movw	r26, r12
    1ed0:	5c 96       	adiw	r26, 0x1c	; 28
    1ed2:	ed 91       	ld	r30, X+
    1ed4:	fc 91       	ld	r31, X
    1ed6:	5d 97       	sbiw	r26, 0x1d	; 29
    1ed8:	30 97       	sbiw	r30, 0x00	; 0
    1eda:	19 f7       	brne	.-58     	; 0x1ea2 <midi_input_callbacks+0x1f0>
    1edc:	e8 cf       	rjmp	.-48     	; 0x1eae <midi_input_callbacks+0x1fc>
    device->input_fallthrough_callback(device, cnt, byte0, byte1, byte2);
  //always call the catch all if it exists
  if (device->input_catchall_callback)
    device->input_catchall_callback(device, cnt, byte0, byte1, byte2);
}
    1ede:	0f 90       	pop	r0
    1ee0:	0f 90       	pop	r0
    1ee2:	0f 90       	pop	r0
    1ee4:	df 91       	pop	r29
    1ee6:	cf 91       	pop	r28
    1ee8:	1f 91       	pop	r17
    1eea:	0f 91       	pop	r16
    1eec:	ff 90       	pop	r15
    1eee:	ef 90       	pop	r14
    1ef0:	df 90       	pop	r13
    1ef2:	cf 90       	pop	r12
    1ef4:	bf 90       	pop	r11
    1ef6:	af 90       	pop	r10
    1ef8:	08 95       	ret

00001efa <midi_process_byte>:
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}

void midi_process_byte(MidiDevice * device, uint8_t input) {
    1efa:	ef 92       	push	r14
    1efc:	ff 92       	push	r15
    1efe:	0f 93       	push	r16
    1f00:	cf 93       	push	r28
    1f02:	df 93       	push	r29
    1f04:	7c 01       	movw	r14, r24
    1f06:	c6 2f       	mov	r28, r22
  if (midi_is_realtime(input)) {
    1f08:	86 2f       	mov	r24, r22
    1f0a:	0e 94 f6 0b 	call	0x17ec	; 0x17ec <midi_is_realtime>
    1f0e:	88 23       	and	r24, r24
    1f10:	91 f0       	breq	.+36     	; 0x1f36 <midi_process_byte+0x3c>
    //call callback, store and restore state
    input_state_t state = device->input_state;
    1f12:	d7 01       	movw	r26, r14
    1f14:	95 96       	adiw	r26, 0x25	; 37
    1f16:	dc 91       	ld	r29, X
    1f18:	95 97       	sbiw	r26, 0x25	; 37
    device->input_state = ONE_BYTE_MESSAGE;
    1f1a:	81 e0       	ldi	r24, 0x01	; 1
    1f1c:	95 96       	adiw	r26, 0x25	; 37
    1f1e:	8c 93       	st	X, r24
    midi_input_callbacks(device, 1, input, 0, 0);
    1f20:	c7 01       	movw	r24, r14
    1f22:	61 e0       	ldi	r22, 0x01	; 1
    1f24:	70 e0       	ldi	r23, 0x00	; 0
    1f26:	4c 2f       	mov	r20, r28
    1f28:	20 e0       	ldi	r18, 0x00	; 0
    1f2a:	00 e0       	ldi	r16, 0x00	; 0
    1f2c:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <midi_input_callbacks>
    device->input_state = state;
    1f30:	f7 01       	movw	r30, r14
    1f32:	d5 a3       	lds	r29, 0x55
    1f34:	b7 c0       	rjmp	.+366    	; 0x20a4 <midi_process_byte+0x1aa>
  } else if (midi_is_statusbyte(input)) {
    1f36:	8c 2f       	mov	r24, r28
    1f38:	0e 94 f2 0b 	call	0x17e4	; 0x17e4 <midi_is_statusbyte>
    1f3c:	88 23       	and	r24, r24
    1f3e:	09 f4       	brne	.+2      	; 0x1f42 <midi_process_byte+0x48>
    1f40:	73 c0       	rjmp	.+230    	; 0x2028 <midi_process_byte+0x12e>
    //store the byte
    if (device->input_state != SYSEX_MESSAGE) {
    1f42:	d7 01       	movw	r26, r14
    1f44:	95 96       	adiw	r26, 0x25	; 37
    1f46:	8c 91       	ld	r24, X
    1f48:	95 97       	sbiw	r26, 0x25	; 37
    1f4a:	84 30       	cpi	r24, 0x04	; 4
    1f4c:	49 f0       	breq	.+18     	; 0x1f60 <midi_process_byte+0x66>
      device->input_buffer[0] = input;
    1f4e:	92 96       	adiw	r26, 0x22	; 34
    1f50:	cc 93       	st	X, r28
    1f52:	92 97       	sbiw	r26, 0x22	; 34
      device->input_count = 1;
    1f54:	81 e0       	ldi	r24, 0x01	; 1
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	97 96       	adiw	r26, 0x27	; 39
    1f5a:	9c 93       	st	X, r25
    1f5c:	8e 93       	st	-X, r24
    1f5e:	96 97       	sbiw	r26, 0x26	; 38
    }
    switch (midi_packet_length(input)) {
    1f60:	8c 2f       	mov	r24, r28
    1f62:	0e 94 fc 0b 	call	0x17f8	; 0x17f8 <midi_packet_length>
    1f66:	81 30       	cpi	r24, 0x01	; 1
    1f68:	41 f0       	breq	.+16     	; 0x1f7a <midi_process_byte+0x80>
    1f6a:	81 30       	cpi	r24, 0x01	; 1
    1f6c:	00 f1       	brcs	.+64     	; 0x1fae <midi_process_byte+0xb4>
    1f6e:	82 30       	cpi	r24, 0x02	; 2
    1f70:	a1 f0       	breq	.+40     	; 0x1f9a <midi_process_byte+0xa0>
    1f72:	83 30       	cpi	r24, 0x03	; 3
    1f74:	09 f0       	breq	.+2      	; 0x1f78 <midi_process_byte+0x7e>
    1f76:	4f c0       	rjmp	.+158    	; 0x2016 <midi_process_byte+0x11c>
    1f78:	14 c0       	rjmp	.+40     	; 0x1fa2 <midi_process_byte+0xa8>
      case ONE1:
        device->input_state = ONE_BYTE_MESSAGE;;
    1f7a:	81 e0       	ldi	r24, 0x01	; 1
    1f7c:	f7 01       	movw	r30, r14
    1f7e:	85 a3       	lds	r24, 0x55
        midi_input_callbacks(device, 1, input, 0, 0);
    1f80:	c7 01       	movw	r24, r14
    1f82:	61 e0       	ldi	r22, 0x01	; 1
    1f84:	70 e0       	ldi	r23, 0x00	; 0
    1f86:	4c 2f       	mov	r20, r28
    1f88:	20 e0       	ldi	r18, 0x00	; 0
    1f8a:	00 e0       	ldi	r16, 0x00	; 0
    1f8c:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <midi_input_callbacks>
        device->input_state = IDLE;
    1f90:	d7 01       	movw	r26, r14
    1f92:	95 96       	adiw	r26, 0x25	; 37
    1f94:	1c 92       	st	X, r1
    1f96:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1f98:	85 c0       	rjmp	.+266    	; 0x20a4 <midi_process_byte+0x1aa>
      case TWO2:
        device->input_state = TWO_BYTE_MESSAGE;
    1f9a:	82 e0       	ldi	r24, 0x02	; 2
    1f9c:	f7 01       	movw	r30, r14
    1f9e:	85 a3       	lds	r24, 0x55
        break;
    1fa0:	81 c0       	rjmp	.+258    	; 0x20a4 <midi_process_byte+0x1aa>
      case THREE3:
        device->input_state = THREE_BYTE_MESSAGE;
    1fa2:	83 e0       	ldi	r24, 0x03	; 3
    1fa4:	d7 01       	movw	r26, r14
    1fa6:	95 96       	adiw	r26, 0x25	; 37
    1fa8:	8c 93       	st	X, r24
    1faa:	95 97       	sbiw	r26, 0x25	; 37
        break;
    1fac:	7b c0       	rjmp	.+246    	; 0x20a4 <midi_process_byte+0x1aa>
      case UNDEFINED:
        switch(input) {
    1fae:	c0 3f       	cpi	r28, 0xF0	; 240
    1fb0:	19 f0       	breq	.+6      	; 0x1fb8 <midi_process_byte+0xbe>
    1fb2:	c7 3f       	cpi	r28, 0xF7	; 247
    1fb4:	59 f5       	brne	.+86     	; 0x200c <midi_process_byte+0x112>
    1fb6:	0a c0       	rjmp	.+20     	; 0x1fcc <midi_process_byte+0xd2>
          case SYSEX_BEGIN:
            device->input_state = SYSEX_MESSAGE;
    1fb8:	84 e0       	ldi	r24, 0x04	; 4
    1fba:	f7 01       	movw	r30, r14
    1fbc:	85 a3       	lds	r24, 0x55
            device->input_buffer[0] = input;
    1fbe:	80 ef       	ldi	r24, 0xF0	; 240
    1fc0:	82 a3       	lds	r24, 0x52
            device->input_count = 1;
    1fc2:	81 e0       	ldi	r24, 0x01	; 1
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	97 a3       	lds	r25, 0x57
    1fc8:	86 a3       	lds	r24, 0x56
            break;
    1fca:	6c c0       	rjmp	.+216    	; 0x20a4 <midi_process_byte+0x1aa>
          case SYSEX_END:
            //send what is left in the input buffer, set idle
            device->input_buffer[device->input_count % 3] = input;
    1fcc:	d7 01       	movw	r26, r14
    1fce:	96 96       	adiw	r26, 0x26	; 38
    1fd0:	2d 91       	ld	r18, X+
    1fd2:	3c 91       	ld	r19, X
    1fd4:	97 97       	sbiw	r26, 0x27	; 39
    1fd6:	c9 01       	movw	r24, r18
    1fd8:	63 e0       	ldi	r22, 0x03	; 3
    1fda:	70 e0       	ldi	r23, 0x00	; 0
    1fdc:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    1fe0:	f7 01       	movw	r30, r14
    1fe2:	e8 0f       	add	r30, r24
    1fe4:	f9 1f       	adc	r31, r25
    1fe6:	87 ef       	ldi	r24, 0xF7	; 247
    1fe8:	82 a3       	lds	r24, 0x52
            device->input_count += 1;
    1fea:	b9 01       	movw	r22, r18
    1fec:	6f 5f       	subi	r22, 0xFF	; 255
    1fee:	7f 4f       	sbci	r23, 0xFF	; 255
    1ff0:	f7 01       	movw	r30, r14
    1ff2:	77 a3       	lds	r23, 0x57
    1ff4:	66 a3       	lds	r22, 0x56
            //call the callback
            midi_input_callbacks(device, device->input_count, 
    1ff6:	c7 01       	movw	r24, r14
    1ff8:	42 a1       	lds	r20, 0x42
    1ffa:	23 a1       	lds	r18, 0x43
    1ffc:	04 a1       	lds	r16, 0x44
    1ffe:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
            device->input_state = IDLE;
    2002:	d7 01       	movw	r26, r14
    2004:	95 96       	adiw	r26, 0x25	; 37
    2006:	1c 92       	st	X, r1
    2008:	95 97       	sbiw	r26, 0x25	; 37
            break;
    200a:	4c c0       	rjmp	.+152    	; 0x20a4 <midi_process_byte+0x1aa>
          default:
            device->input_state = IDLE;
    200c:	f7 01       	movw	r30, r14
    200e:	15 a2       	lds	r17, 0x95
            device->input_count = 0;
    2010:	17 a2       	lds	r17, 0x97
    2012:	16 a2       	lds	r17, 0x96
    2014:	47 c0       	rjmp	.+142    	; 0x20a4 <midi_process_byte+0x1aa>
        }

        break;
      default:
        device->input_state = IDLE;
    2016:	d7 01       	movw	r26, r14
    2018:	95 96       	adiw	r26, 0x25	; 37
    201a:	1c 92       	st	X, r1
    201c:	95 97       	sbiw	r26, 0x25	; 37
        device->input_count = 0;
    201e:	97 96       	adiw	r26, 0x27	; 39
    2020:	1c 92       	st	X, r1
    2022:	1e 92       	st	-X, r1
    2024:	96 97       	sbiw	r26, 0x26	; 38
        break;
    2026:	3e c0       	rjmp	.+124    	; 0x20a4 <midi_process_byte+0x1aa>
    }
  } else {
    if (device->input_state != IDLE) {
    2028:	f7 01       	movw	r30, r14
    202a:	25 a1       	lds	r18, 0x45
    202c:	22 23       	and	r18, r18
    202e:	d1 f1       	breq	.+116    	; 0x20a4 <midi_process_byte+0x1aa>
      //store the byte
      device->input_buffer[device->input_count % 3] = input;
    2030:	06 a0       	lds	r16, 0x86
    2032:	f7 a1       	lds	r31, 0x47
    2034:	e0 2d       	mov	r30, r0
    2036:	cf 01       	movw	r24, r30
    2038:	63 e0       	ldi	r22, 0x03	; 3
    203a:	70 e0       	ldi	r23, 0x00	; 0
    203c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    2040:	ac 01       	movw	r20, r24
    2042:	8e 0d       	add	r24, r14
    2044:	9f 1d       	adc	r25, r15
    2046:	dc 01       	movw	r26, r24
    2048:	92 96       	adiw	r26, 0x22	; 34
    204a:	cc 93       	st	X, r28
    204c:	92 97       	sbiw	r26, 0x22	; 34
      //increment count
      uint16_t prev = device->input_count;
      device->input_count += 1;
    204e:	bf 01       	movw	r22, r30
    2050:	6f 5f       	subi	r22, 0xFF	; 255
    2052:	7f 4f       	sbci	r23, 0xFF	; 255
    2054:	f7 01       	movw	r30, r14
    2056:	77 a3       	lds	r23, 0x57
    2058:	66 a3       	lds	r22, 0x56

      switch(prev % 3) {
    205a:	41 30       	cpi	r20, 0x01	; 1
    205c:	51 05       	cpc	r21, r1
    205e:	91 f0       	breq	.+36     	; 0x2084 <midi_process_byte+0x18a>
    2060:	42 30       	cpi	r20, 0x02	; 2
    2062:	51 05       	cpc	r21, r1
    2064:	f9 f4       	brne	.+62     	; 0x20a4 <midi_process_byte+0x1aa>
        case 2:
          //call callback
          midi_input_callbacks(device, device->input_count,
    2066:	c7 01       	movw	r24, r14
    2068:	42 a1       	lds	r20, 0x42
    206a:	23 a1       	lds	r18, 0x43
    206c:	04 a1       	lds	r16, 0x44
    206e:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <midi_input_callbacks>
              device->input_buffer[0], device->input_buffer[1], device->input_buffer[2]);
          if (device->input_state != SYSEX_MESSAGE) {
    2072:	f7 01       	movw	r30, r14
    2074:	85 a1       	lds	r24, 0x45
    2076:	84 30       	cpi	r24, 0x04	; 4
    2078:	a9 f0       	breq	.+42     	; 0x20a4 <midi_process_byte+0x1aa>
            //set to 1, keeping status byte, allowing for running status
            device->input_count = 1;
    207a:	81 e0       	ldi	r24, 0x01	; 1
    207c:	90 e0       	ldi	r25, 0x00	; 0
    207e:	97 a3       	lds	r25, 0x57
    2080:	86 a3       	lds	r24, 0x56
    2082:	10 c0       	rjmp	.+32     	; 0x20a4 <midi_process_byte+0x1aa>
          }
          break;
        case 1:
          if (device->input_state == TWO_BYTE_MESSAGE) {
    2084:	22 30       	cpi	r18, 0x02	; 2
    2086:	71 f4       	brne	.+28     	; 0x20a4 <midi_process_byte+0x1aa>
            //call callback
            midi_input_callbacks(device, device->input_count,
    2088:	c7 01       	movw	r24, r14
    208a:	42 a1       	lds	r20, 0x42
    208c:	23 a1       	lds	r18, 0x43
    208e:	00 e0       	ldi	r16, 0x00	; 0
    2090:	0e 94 59 0e 	call	0x1cb2	; 0x1cb2 <midi_input_callbacks>
                device->input_buffer[0], device->input_buffer[1], 0);
            if (device->input_state != SYSEX_MESSAGE) {
    2094:	f7 01       	movw	r30, r14
    2096:	85 a1       	lds	r24, 0x45
    2098:	84 30       	cpi	r24, 0x04	; 4
    209a:	21 f0       	breq	.+8      	; 0x20a4 <midi_process_byte+0x1aa>
              //set to 1, keeping status byte, allowing for running status
              device->input_count = 1;
    209c:	81 e0       	ldi	r24, 0x01	; 1
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	97 a3       	lds	r25, 0x57
    20a2:	86 a3       	lds	r24, 0x56
          //one byte messages are dealt with directly
          break;
      }
    }
  }
}
    20a4:	df 91       	pop	r29
    20a6:	cf 91       	pop	r28
    20a8:	0f 91       	pop	r16
    20aa:	ff 90       	pop	r15
    20ac:	ef 90       	pop	r14
    20ae:	08 95       	ret

000020b0 <midi_device_process>:

void midi_device_set_pre_input_process_func(MidiDevice * device, midi_no_byte_func_t pre_process_func){
  device->pre_input_process_callback = pre_process_func;
}

void midi_device_process(MidiDevice * device) {
    20b0:	cf 92       	push	r12
    20b2:	df 92       	push	r13
    20b4:	ef 92       	push	r14
    20b6:	ff 92       	push	r15
    20b8:	0f 93       	push	r16
    20ba:	1f 93       	push	r17
    20bc:	cf 93       	push	r28
    20be:	df 93       	push	r29
    20c0:	6c 01       	movw	r12, r24
  //call the pre_input_process_callback if there is one
  if(device->pre_input_process_callback)
    20c2:	dc 01       	movw	r26, r24
    20c4:	90 96       	adiw	r26, 0x20	; 32
    20c6:	ed 91       	ld	r30, X+
    20c8:	fc 91       	ld	r31, X
    20ca:	91 97       	sbiw	r26, 0x21	; 33
    20cc:	30 97       	sbiw	r30, 0x00	; 0
    20ce:	09 f0       	breq	.+2      	; 0x20d2 <midi_device_process+0x22>
    device->pre_input_process_callback(device);
    20d0:	09 95       	icall

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
    20d2:	0f 2e       	mov	r0, r31
    20d4:	f8 ee       	ldi	r31, 0xE8	; 232
    20d6:	ef 2e       	mov	r14, r31
    20d8:	ff 24       	eor	r15, r15
    20da:	f0 2d       	mov	r31, r0
    20dc:	ec 0c       	add	r14, r12
    20de:	fd 1c       	adc	r15, r13
    20e0:	c7 01       	movw	r24, r14
    20e2:	0e 94 ad 0b 	call	0x175a	; 0x175a <bytequeue_length>
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    20e6:	c8 2f       	mov	r28, r24
    20e8:	d0 e0       	ldi	r29, 0x00	; 0
    20ea:	20 97       	sbiw	r28, 0x00	; 0
    20ec:	99 f0       	breq	.+38     	; 0x2114 <midi_device_process+0x64>
    20ee:	00 e0       	ldi	r16, 0x00	; 0
    20f0:	10 e0       	ldi	r17, 0x00	; 0
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    20f2:	c7 01       	movw	r24, r14
    20f4:	60 e0       	ldi	r22, 0x00	; 0
    20f6:	0e 94 c2 0b 	call	0x1784	; 0x1784 <bytequeue_get>
    20fa:	68 2f       	mov	r22, r24
    midi_process_byte(device, val);
    20fc:	c6 01       	movw	r24, r12
    20fe:	0e 94 7d 0f 	call	0x1efa	; 0x1efa <midi_process_byte>
    bytequeue_remove(&device->input_queue, 1);
    2102:	c7 01       	movw	r24, r14
    2104:	61 e0       	ldi	r22, 0x01	; 1
    2106:	0e 94 d3 0b 	call	0x17a6	; 0x17a6 <bytequeue_remove>

  //pull stuff off the queue and process
  byteQueueIndex_t len = bytequeue_length(&device->input_queue);
  uint16_t i;
  //TODO limit number of bytes processed?
  for(i = 0; i < len; i++) {
    210a:	0f 5f       	subi	r16, 0xFF	; 255
    210c:	1f 4f       	sbci	r17, 0xFF	; 255
    210e:	0c 17       	cp	r16, r28
    2110:	1d 07       	cpc	r17, r29
    2112:	78 f3       	brcs	.-34     	; 0x20f2 <midi_device_process+0x42>
    uint8_t val = bytequeue_get(&device->input_queue, 0);
    midi_process_byte(device, val);
    bytequeue_remove(&device->input_queue, 1);
  }
}
    2114:	df 91       	pop	r29
    2116:	cf 91       	pop	r28
    2118:	1f 91       	pop	r17
    211a:	0f 91       	pop	r16
    211c:	ff 90       	pop	r15
    211e:	ef 90       	pop	r14
    2120:	df 90       	pop	r13
    2122:	cf 90       	pop	r12
    2124:	08 95       	ret

00002126 <sysex_encoded_length>:
//You should have received a copy of the GNU General Public License
//along with avr-midi.  If not, see <http://www.gnu.org/licenses/>.

#include "sysex_tools.h"

uint16_t sysex_encoded_length(uint16_t decoded_length){
    2126:	9c 01       	movw	r18, r24
   uint8_t remainder = decoded_length % 7;
    2128:	67 e0       	ldi	r22, 0x07	; 7
    212a:	70 e0       	ldi	r23, 0x00	; 0
    212c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    2130:	48 2f       	mov	r20, r24
   if (remainder)
    2132:	88 23       	and	r24, r24
    2134:	81 f0       	breq	.+32     	; 0x2156 <sysex_encoded_length+0x30>
      return (decoded_length / 7) * 8 + remainder + 1;
    2136:	c9 01       	movw	r24, r18
    2138:	67 e0       	ldi	r22, 0x07	; 7
    213a:	70 e0       	ldi	r23, 0x00	; 0
    213c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    2140:	cb 01       	movw	r24, r22
    2142:	88 0f       	add	r24, r24
    2144:	99 1f       	adc	r25, r25
    2146:	88 0f       	add	r24, r24
    2148:	99 1f       	adc	r25, r25
    214a:	88 0f       	add	r24, r24
    214c:	99 1f       	adc	r25, r25
    214e:	01 96       	adiw	r24, 0x01	; 1
    2150:	84 0f       	add	r24, r20
    2152:	91 1d       	adc	r25, r1
    2154:	08 95       	ret
   else
      return (decoded_length / 7) * 8;
    2156:	c9 01       	movw	r24, r18
    2158:	67 e0       	ldi	r22, 0x07	; 7
    215a:	70 e0       	ldi	r23, 0x00	; 0
    215c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    2160:	cb 01       	movw	r24, r22
    2162:	88 0f       	add	r24, r24
    2164:	99 1f       	adc	r25, r25
    2166:	88 0f       	add	r24, r24
    2168:	99 1f       	adc	r25, r25
    216a:	88 0f       	add	r24, r24
    216c:	99 1f       	adc	r25, r25
}
    216e:	08 95       	ret

00002170 <sysex_decoded_length>:

uint16_t sysex_decoded_length(uint16_t encoded_length){
   uint8_t remainder = encoded_length % 8;
    2170:	48 2f       	mov	r20, r24
    2172:	47 70       	andi	r20, 0x07	; 7
   if (remainder)
    2174:	a1 f0       	breq	.+40     	; 0x219e <sysex_decoded_length+0x2e>
      return (encoded_length / 8) * 7 + remainder - 1;
    2176:	9c 01       	movw	r18, r24
    2178:	36 95       	lsr	r19
    217a:	27 95       	ror	r18
    217c:	36 95       	lsr	r19
    217e:	27 95       	ror	r18
    2180:	36 95       	lsr	r19
    2182:	27 95       	ror	r18
    2184:	c9 01       	movw	r24, r18
    2186:	88 0f       	add	r24, r24
    2188:	99 1f       	adc	r25, r25
    218a:	88 0f       	add	r24, r24
    218c:	99 1f       	adc	r25, r25
    218e:	88 0f       	add	r24, r24
    2190:	99 1f       	adc	r25, r25
    2192:	82 1b       	sub	r24, r18
    2194:	93 0b       	sbc	r25, r19
    2196:	01 97       	sbiw	r24, 0x01	; 1
    2198:	84 0f       	add	r24, r20
    219a:	91 1d       	adc	r25, r1
    219c:	08 95       	ret
   else
      return (encoded_length / 8) * 7;
    219e:	9c 01       	movw	r18, r24
    21a0:	36 95       	lsr	r19
    21a2:	27 95       	ror	r18
    21a4:	36 95       	lsr	r19
    21a6:	27 95       	ror	r18
    21a8:	36 95       	lsr	r19
    21aa:	27 95       	ror	r18
    21ac:	c9 01       	movw	r24, r18
    21ae:	88 0f       	add	r24, r24
    21b0:	99 1f       	adc	r25, r25
    21b2:	88 0f       	add	r24, r24
    21b4:	99 1f       	adc	r25, r25
    21b6:	88 0f       	add	r24, r24
    21b8:	99 1f       	adc	r25, r25
    21ba:	82 1b       	sub	r24, r18
    21bc:	93 0b       	sbc	r25, r19
}
    21be:	08 95       	ret

000021c0 <sysex_encode>:

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    21c0:	2f 92       	push	r2
    21c2:	3f 92       	push	r3
    21c4:	4f 92       	push	r4
    21c6:	5f 92       	push	r5
    21c8:	6f 92       	push	r6
    21ca:	7f 92       	push	r7
    21cc:	8f 92       	push	r8
    21ce:	9f 92       	push	r9
    21d0:	af 92       	push	r10
    21d2:	bf 92       	push	r11
    21d4:	cf 92       	push	r12
    21d6:	df 92       	push	r13
    21d8:	ef 92       	push	r14
    21da:	ff 92       	push	r15
    21dc:	0f 93       	push	r16
    21de:	1f 93       	push	r17
    21e0:	cf 93       	push	r28
    21e2:	df 93       	push	r29
    21e4:	00 d0       	rcall	.+0      	; 0x21e6 <sysex_encode+0x26>
    21e6:	00 d0       	rcall	.+0      	; 0x21e8 <sysex_encode+0x28>
    21e8:	00 d0       	rcall	.+0      	; 0x21ea <sysex_encode+0x2a>
    21ea:	cd b7       	in	r28, 0x3d	; 61
    21ec:	de b7       	in	r29, 0x3e	; 62
    21ee:	1c 01       	movw	r2, r24
    21f0:	7a 83       	std	Y+2, r23	; 0x02
    21f2:	69 83       	std	Y+1, r22	; 0x01
    21f4:	3a 01       	movw	r6, r20
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
    21f6:	ca 01       	movw	r24, r20
    21f8:	67 e0       	ldi	r22, 0x07	; 7
    21fa:	70 e0       	ldi	r23, 0x00	; 0
    21fc:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
    2200:	2b 01       	movw	r4, r22
    2202:	5b 01       	movw	r10, r22
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    2204:	61 15       	cp	r22, r1
    2206:	71 05       	cpc	r23, r1
    2208:	b1 f1       	breq	.+108    	; 0x2276 <sysex_encode+0xb6>
    220a:	81 01       	movw	r16, r2
    220c:	e9 80       	ldd	r14, Y+1	; 0x01
    220e:	fa 80       	ldd	r15, Y+2	; 0x02
    2210:	cc 24       	eor	r12, r12
    2212:	dd 24       	eor	r13, r13
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    2214:	88 24       	eor	r8, r8
    2216:	99 24       	eor	r9, r9
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    2218:	1e 83       	std	Y+6, r17	; 0x06
    221a:	0d 83       	std	Y+5, r16	; 0x05

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
    221c:	f8 01       	movw	r30, r16
    221e:	11 92       	st	Z+, r1
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    2220:	fc 82       	std	Y+4, r15	; 0x04
    2222:	eb 82       	std	Y+3, r14	; 0x03
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    2224:	a4 01       	movw	r20, r8
         uint8_t current = source[input_start_idx + j];
    2226:	ab 81       	ldd	r26, Y+3	; 0x03
    2228:	bc 81       	ldd	r27, Y+4	; 0x04
    222a:	2d 91       	ld	r18, X+
    222c:	bc 83       	std	Y+4, r27	; 0x04
    222e:	ab 83       	std	Y+3, r26	; 0x03
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    2230:	4f 5f       	subi	r20, 0xFF	; 255
    2232:	5f 4f       	sbci	r21, 0xFF	; 255
    2234:	82 2f       	mov	r24, r18
    2236:	90 e0       	ldi	r25, 0x00	; 0
    2238:	80 78       	andi	r24, 0x80	; 128
    223a:	90 70       	andi	r25, 0x00	; 0
    223c:	bc 01       	movw	r22, r24
    223e:	04 2e       	mov	r0, r20
    2240:	02 c0       	rjmp	.+4      	; 0x2246 <sysex_encode+0x86>
    2242:	75 95       	asr	r23
    2244:	67 95       	ror	r22
    2246:	0a 94       	dec	r0
    2248:	e2 f7       	brpl	.-8      	; 0x2242 <sysex_encode+0x82>
    224a:	ad 81       	ldd	r26, Y+5	; 0x05
    224c:	be 81       	ldd	r27, Y+6	; 0x06
    224e:	8c 91       	ld	r24, X
    2250:	86 2b       	or	r24, r22
    2252:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    2254:	2f 77       	andi	r18, 0x7F	; 127
    2256:	21 93       	st	Z+, r18
   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t input_start_idx = i * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < 7; j++){
    2258:	47 30       	cpi	r20, 0x07	; 7
    225a:	51 05       	cpc	r21, r1
    225c:	21 f7       	brne	.-56     	; 0x2226 <sysex_encode+0x66>
uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
   uint16_t encoded_full = length / 7; //number of full 8 byte sections from 7 bytes of input
   uint16_t i,j;

   //fill out the fully encoded sections
   for(i = 0; i < encoded_full; i++) {
    225e:	08 94       	sec
    2260:	c1 1c       	adc	r12, r1
    2262:	d1 1c       	adc	r13, r1
    2264:	08 5f       	subi	r16, 0xF8	; 248
    2266:	1f 4f       	sbci	r17, 0xFF	; 255
    2268:	e7 e0       	ldi	r30, 0x07	; 7
    226a:	f0 e0       	ldi	r31, 0x00	; 0
    226c:	ee 0e       	add	r14, r30
    226e:	ff 1e       	adc	r15, r31
    2270:	ca 14       	cp	r12, r10
    2272:	db 04       	cpc	r13, r11
    2274:	89 f6       	brne	.-94     	; 0x2218 <sysex_encode+0x58>
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
   }

   //fill out the rest if there is any more
   uint8_t remainder = length % 7;
    2276:	c3 01       	movw	r24, r6
    2278:	67 e0       	ldi	r22, 0x07	; 7
    227a:	70 e0       	ldi	r23, 0x00	; 0
    227c:	0e 94 32 12 	call	0x2464	; 0x2464 <__udivmodhi4>
   if (remainder) {
    2280:	88 23       	and	r24, r24
    2282:	d9 f1       	breq	.+118    	; 0x22fa <sysex_encode+0x13a>
      uint16_t encoded_msb_idx = encoded_full * 8;
    2284:	82 01       	movw	r16, r4
    2286:	00 0f       	add	r16, r16
    2288:	11 1f       	adc	r17, r17
    228a:	00 0f       	add	r16, r16
    228c:	11 1f       	adc	r17, r17
    228e:	00 0f       	add	r16, r16
    2290:	11 1f       	adc	r17, r17
      uint16_t input_start_idx = encoded_full * 7;
    2292:	78 01       	movw	r14, r16
    2294:	e4 18       	sub	r14, r4
    2296:	f5 08       	sbc	r15, r5
      encoded[encoded_msb_idx] = 0;
    2298:	d1 01       	movw	r26, r2
    229a:	a0 0f       	add	r26, r16
    229c:	b1 1f       	adc	r27, r17
    229e:	1c 92       	st	X, r1
      for(j = 0; j < remainder; j++){
    22a0:	68 2f       	mov	r22, r24
    22a2:	70 e0       	ldi	r23, 0x00	; 0
    22a4:	61 15       	cp	r22, r1
    22a6:	71 05       	cpc	r23, r1
    22a8:	19 f1       	breq	.+70     	; 0x22f0 <sysex_encode+0x130>
      return (encoded_length / 8) * 7 + remainder - 1;
   else
      return (encoded_length / 8) * 7;
}

uint16_t sysex_encode(uint8_t *encoded, const uint8_t *source, const uint16_t length){
    22aa:	e9 81       	ldd	r30, Y+1	; 0x01
    22ac:	fa 81       	ldd	r31, Y+2	; 0x02
    22ae:	ee 0e       	add	r14, r30
    22b0:	ff 1e       	adc	r15, r31
    22b2:	c8 01       	movw	r24, r16
    22b4:	01 96       	adiw	r24, 0x01	; 1
    22b6:	28 0e       	add	r2, r24
    22b8:	39 1e       	adc	r3, r25
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    22ba:	20 e0       	ldi	r18, 0x00	; 0
    22bc:	30 e0       	ldi	r19, 0x00	; 0
         uint8_t current = source[input_start_idx + j];
    22be:	f7 01       	movw	r30, r14
    22c0:	41 91       	ld	r20, Z+
    22c2:	7f 01       	movw	r14, r30
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
    22c4:	2f 5f       	subi	r18, 0xFF	; 255
    22c6:	3f 4f       	sbci	r19, 0xFF	; 255
    22c8:	84 2f       	mov	r24, r20
    22ca:	90 e0       	ldi	r25, 0x00	; 0
    22cc:	80 78       	andi	r24, 0x80	; 128
    22ce:	90 70       	andi	r25, 0x00	; 0
    22d0:	02 2e       	mov	r0, r18
    22d2:	02 c0       	rjmp	.+4      	; 0x22d8 <sysex_encode+0x118>
    22d4:	95 95       	asr	r25
    22d6:	87 95       	ror	r24
    22d8:	0a 94       	dec	r0
    22da:	e2 f7       	brpl	.-8      	; 0x22d4 <sysex_encode+0x114>
    22dc:	9c 91       	ld	r25, X
    22de:	89 2b       	or	r24, r25
    22e0:	8c 93       	st	X, r24
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
    22e2:	4f 77       	andi	r20, 0x7F	; 127
    22e4:	f1 01       	movw	r30, r2
    22e6:	41 93       	st	Z+, r20
    22e8:	1f 01       	movw	r2, r30
   uint8_t remainder = length % 7;
   if (remainder) {
      uint16_t encoded_msb_idx = encoded_full * 8;
      uint16_t input_start_idx = encoded_full * 7;
      encoded[encoded_msb_idx] = 0;
      for(j = 0; j < remainder; j++){
    22ea:	26 17       	cp	r18, r22
    22ec:	37 07       	cpc	r19, r23
    22ee:	38 f3       	brcs	.-50     	; 0x22be <sysex_encode+0xfe>
         uint8_t current = source[input_start_idx + j];
         encoded[encoded_msb_idx] |= (0x80 & current) >> (1 + j);
         encoded[encoded_msb_idx + 1 + j] = 0x7F & current;
      }
      return encoded_msb_idx + remainder + 1;
    22f0:	c8 01       	movw	r24, r16
    22f2:	01 96       	adiw	r24, 0x01	; 1
    22f4:	86 0f       	add	r24, r22
    22f6:	97 1f       	adc	r25, r23
    22f8:	07 c0       	rjmp	.+14     	; 0x2308 <sysex_encode+0x148>
   } else {
      return encoded_full * 8;
    22fa:	c2 01       	movw	r24, r4
    22fc:	88 0f       	add	r24, r24
    22fe:	99 1f       	adc	r25, r25
    2300:	88 0f       	add	r24, r24
    2302:	99 1f       	adc	r25, r25
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
   }
}
    2308:	26 96       	adiw	r28, 0x06	; 6
    230a:	0f b6       	in	r0, 0x3f	; 63
    230c:	f8 94       	cli
    230e:	de bf       	out	0x3e, r29	; 62
    2310:	0f be       	out	0x3f, r0	; 63
    2312:	cd bf       	out	0x3d, r28	; 61
    2314:	df 91       	pop	r29
    2316:	cf 91       	pop	r28
    2318:	1f 91       	pop	r17
    231a:	0f 91       	pop	r16
    231c:	ff 90       	pop	r15
    231e:	ef 90       	pop	r14
    2320:	df 90       	pop	r13
    2322:	cf 90       	pop	r12
    2324:	bf 90       	pop	r11
    2326:	af 90       	pop	r10
    2328:	9f 90       	pop	r9
    232a:	8f 90       	pop	r8
    232c:	7f 90       	pop	r7
    232e:	6f 90       	pop	r6
    2330:	5f 90       	pop	r5
    2332:	4f 90       	pop	r4
    2334:	3f 90       	pop	r3
    2336:	2f 90       	pop	r2
    2338:	08 95       	ret

0000233a <sysex_decode>:

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    233a:	6f 92       	push	r6
    233c:	7f 92       	push	r7
    233e:	8f 92       	push	r8
    2340:	9f 92       	push	r9
    2342:	af 92       	push	r10
    2344:	bf 92       	push	r11
    2346:	cf 92       	push	r12
    2348:	df 92       	push	r13
    234a:	ef 92       	push	r14
    234c:	ff 92       	push	r15
    234e:	0f 93       	push	r16
    2350:	1f 93       	push	r17
    2352:	cf 93       	push	r28
    2354:	df 93       	push	r29
    2356:	3c 01       	movw	r6, r24
    2358:	4b 01       	movw	r8, r22
    235a:	5a 01       	movw	r10, r20
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
    235c:	42 30       	cpi	r20, 0x02	; 2
    235e:	51 05       	cpc	r21, r1
    2360:	08 f4       	brcc	.+2      	; 0x2364 <sysex_decode+0x2a>
    2362:	6f c0       	rjmp	.+222    	; 0x2442 <sysex_decode+0x108>
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
    2364:	7a 01       	movw	r14, r20
    2366:	f6 94       	lsr	r15
    2368:	e7 94       	ror	r14
    236a:	f6 94       	lsr	r15
    236c:	e7 94       	ror	r14
    236e:	f6 94       	lsr	r15
    2370:	e7 94       	ror	r14

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    2372:	e1 14       	cp	r14, r1
    2374:	f1 04       	cpc	r15, r1
    2376:	29 f1       	breq	.+74     	; 0x23c2 <sysex_decode+0x88>
    2378:	eb 01       	movw	r28, r22
    237a:	b3 01       	movw	r22, r6
    237c:	00 e0       	ldi	r16, 0x00	; 0
    237e:	10 e0       	ldi	r17, 0x00	; 0
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    2380:	cc 24       	eor	r12, r12
    2382:	dd 24       	eor	r13, r13
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    2384:	de 01       	movw	r26, r28
    2386:	11 96       	adiw	r26, 0x01	; 1
    2388:	fb 01       	movw	r30, r22

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    238a:	a6 01       	movw	r20, r12
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    238c:	2d 91       	ld	r18, X+
    238e:	2f 77       	andi	r18, 0x7F	; 127
    2390:	20 83       	st	Z, r18
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    2392:	4f 5f       	subi	r20, 0xFF	; 255
    2394:	5f 4f       	sbci	r21, 0xFF	; 255
    2396:	88 81       	ld	r24, Y
    2398:	90 e0       	ldi	r25, 0x00	; 0
    239a:	04 2e       	mov	r0, r20
    239c:	02 c0       	rjmp	.+4      	; 0x23a2 <sysex_decode+0x68>
    239e:	88 0f       	add	r24, r24
    23a0:	99 1f       	adc	r25, r25
    23a2:	0a 94       	dec	r0
    23a4:	e2 f7       	brpl	.-8      	; 0x239e <sysex_decode+0x64>
    23a6:	80 78       	andi	r24, 0x80	; 128
    23a8:	28 2b       	or	r18, r24
    23aa:	21 93       	st	Z+, r18

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
      uint16_t encoded_msb_idx = i * 8;
      uint16_t output_start_index = i * 7;
      for(j = 0; j < 7; j++){
    23ac:	47 30       	cpi	r20, 0x07	; 7
    23ae:	51 05       	cpc	r21, r1
    23b0:	69 f7       	brne	.-38     	; 0x238c <sysex_decode+0x52>

   if (length < 2)
      return 0;

   //fill out the fully encoded sections
   for(i = 0; i < decoded_full; i++) {
    23b2:	0f 5f       	subi	r16, 0xFF	; 255
    23b4:	1f 4f       	sbci	r17, 0xFF	; 255
    23b6:	28 96       	adiw	r28, 0x08	; 8
    23b8:	69 5f       	subi	r22, 0xF9	; 249
    23ba:	7f 4f       	sbci	r23, 0xFF	; 255
    23bc:	0e 15       	cp	r16, r14
    23be:	1f 05       	cpc	r17, r15
    23c0:	09 f7       	brne	.-62     	; 0x2384 <sysex_decode+0x4a>
      for(j = 0; j < 7; j++){
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
   }
   uint8_t remainder = length % 8;
    23c2:	5a 2d       	mov	r21, r10
    23c4:	57 70       	andi	r21, 0x07	; 7
   if (remainder) {
    23c6:	99 f1       	breq	.+102    	; 0x242e <sysex_decode+0xf4>
      uint16_t encoded_msb_idx = decoded_full * 8;
    23c8:	e7 01       	movw	r28, r14
    23ca:	cc 0f       	add	r28, r28
    23cc:	dd 1f       	adc	r29, r29
    23ce:	cc 0f       	add	r28, r28
    23d0:	dd 1f       	adc	r29, r29
    23d2:	cc 0f       	add	r28, r28
    23d4:	dd 1f       	adc	r29, r29
      uint16_t output_start_index = decoded_full * 7;
    23d6:	8e 01       	movw	r16, r28
    23d8:	0e 19       	sub	r16, r14
    23da:	1f 09       	sbc	r17, r15
      for(j = 0; j < (remainder - 1); j++) {
    23dc:	65 2f       	mov	r22, r21
    23de:	70 e0       	ldi	r23, 0x00	; 0
    23e0:	61 50       	subi	r22, 0x01	; 1
    23e2:	70 40       	sbci	r23, 0x00	; 0
    23e4:	f9 f0       	breq	.+62     	; 0x2424 <sysex_decode+0xea>
   } else {
      return encoded_full * 8;
   }
}

uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
    23e6:	ce 01       	movw	r24, r28
    23e8:	01 96       	adiw	r24, 0x01	; 1
    23ea:	d4 01       	movw	r26, r8
    23ec:	a8 0f       	add	r26, r24
    23ee:	b9 1f       	adc	r27, r25
    23f0:	f3 01       	movw	r30, r6
    23f2:	e0 0f       	add	r30, r16
    23f4:	f1 1f       	adc	r31, r17
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    23f6:	20 e0       	ldi	r18, 0x00	; 0
    23f8:	30 e0       	ldi	r19, 0x00	; 0
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    23fa:	c8 0d       	add	r28, r8
    23fc:	d9 1d       	adc	r29, r9
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
    23fe:	4d 91       	ld	r20, X+
    2400:	4f 77       	andi	r20, 0x7F	; 127
    2402:	40 83       	st	Z, r20
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
    2404:	2f 5f       	subi	r18, 0xFF	; 255
    2406:	3f 4f       	sbci	r19, 0xFF	; 255
    2408:	88 81       	ld	r24, Y
    240a:	90 e0       	ldi	r25, 0x00	; 0
    240c:	02 2e       	mov	r0, r18
    240e:	02 c0       	rjmp	.+4      	; 0x2414 <sysex_decode+0xda>
    2410:	88 0f       	add	r24, r24
    2412:	99 1f       	adc	r25, r25
    2414:	0a 94       	dec	r0
    2416:	e2 f7       	brpl	.-8      	; 0x2410 <sysex_decode+0xd6>
    2418:	80 78       	andi	r24, 0x80	; 128
    241a:	48 2b       	or	r20, r24
    241c:	41 93       	st	Z+, r20
   }
   uint8_t remainder = length % 8;
   if (remainder) {
      uint16_t encoded_msb_idx = decoded_full * 8;
      uint16_t output_start_index = decoded_full * 7;
      for(j = 0; j < (remainder - 1); j++) {
    241e:	26 17       	cp	r18, r22
    2420:	37 07       	cpc	r19, r23
    2422:	68 f3       	brcs	.-38     	; 0x23fe <sysex_decode+0xc4>
         decoded[output_start_index + j] = 0x7F & source[encoded_msb_idx + j + 1];
         decoded[output_start_index + j] |= (0x80 & (source[encoded_msb_idx] << (1 + j)));
      }
      return decoded_full * 7 + remainder - 1;
    2424:	c8 01       	movw	r24, r16
    2426:	01 97       	sbiw	r24, 0x01	; 1
    2428:	85 0f       	add	r24, r21
    242a:	91 1d       	adc	r25, r1
    242c:	0c c0       	rjmp	.+24     	; 0x2446 <sysex_decode+0x10c>
   } else {
      return decoded_full * 7;
    242e:	c7 01       	movw	r24, r14
    2430:	88 0f       	add	r24, r24
    2432:	99 1f       	adc	r25, r25
    2434:	88 0f       	add	r24, r24
    2436:	99 1f       	adc	r25, r25
    2438:	88 0f       	add	r24, r24
    243a:	99 1f       	adc	r25, r25
    243c:	8e 19       	sub	r24, r14
    243e:	9f 09       	sbc	r25, r15
    2440:	02 c0       	rjmp	.+4      	; 0x2446 <sysex_decode+0x10c>
uint16_t sysex_decode(uint8_t *decoded, const uint8_t *source, const uint16_t length){
   uint16_t decoded_full = length / 8;
   uint16_t i,j;

   if (length < 2)
      return 0;
    2442:	80 e0       	ldi	r24, 0x00	; 0
    2444:	90 e0       	ldi	r25, 0x00	; 0
      }
      return decoded_full * 7 + remainder - 1;
   } else {
      return decoded_full * 7;
   }
}
    2446:	df 91       	pop	r29
    2448:	cf 91       	pop	r28
    244a:	1f 91       	pop	r17
    244c:	0f 91       	pop	r16
    244e:	ff 90       	pop	r15
    2450:	ef 90       	pop	r14
    2452:	df 90       	pop	r13
    2454:	cf 90       	pop	r12
    2456:	bf 90       	pop	r11
    2458:	af 90       	pop	r10
    245a:	9f 90       	pop	r9
    245c:	8f 90       	pop	r8
    245e:	7f 90       	pop	r7
    2460:	6f 90       	pop	r6
    2462:	08 95       	ret

00002464 <__udivmodhi4>:
    2464:	aa 1b       	sub	r26, r26
    2466:	bb 1b       	sub	r27, r27
    2468:	51 e1       	ldi	r21, 0x11	; 17
    246a:	07 c0       	rjmp	.+14     	; 0x247a <__udivmodhi4_ep>

0000246c <__udivmodhi4_loop>:
    246c:	aa 1f       	adc	r26, r26
    246e:	bb 1f       	adc	r27, r27
    2470:	a6 17       	cp	r26, r22
    2472:	b7 07       	cpc	r27, r23
    2474:	10 f0       	brcs	.+4      	; 0x247a <__udivmodhi4_ep>
    2476:	a6 1b       	sub	r26, r22
    2478:	b7 0b       	sbc	r27, r23

0000247a <__udivmodhi4_ep>:
    247a:	88 1f       	adc	r24, r24
    247c:	99 1f       	adc	r25, r25
    247e:	5a 95       	dec	r21
    2480:	a9 f7       	brne	.-22     	; 0x246c <__udivmodhi4_loop>
    2482:	80 95       	com	r24
    2484:	90 95       	com	r25
    2486:	bc 01       	movw	r22, r24
    2488:	cd 01       	movw	r24, r26
    248a:	08 95       	ret

0000248c <__divmodhi4>:
    248c:	97 fb       	bst	r25, 7
    248e:	09 2e       	mov	r0, r25
    2490:	07 26       	eor	r0, r23
    2492:	0a d0       	rcall	.+20     	; 0x24a8 <__divmodhi4_neg1>
    2494:	77 fd       	sbrc	r23, 7
    2496:	04 d0       	rcall	.+8      	; 0x24a0 <__divmodhi4_neg2>
    2498:	e5 df       	rcall	.-54     	; 0x2464 <__udivmodhi4>
    249a:	06 d0       	rcall	.+12     	; 0x24a8 <__divmodhi4_neg1>
    249c:	00 20       	and	r0, r0
    249e:	1a f4       	brpl	.+6      	; 0x24a6 <__divmodhi4_exit>

000024a0 <__divmodhi4_neg2>:
    24a0:	70 95       	com	r23
    24a2:	61 95       	neg	r22
    24a4:	7f 4f       	sbci	r23, 0xFF	; 255

000024a6 <__divmodhi4_exit>:
    24a6:	08 95       	ret

000024a8 <__divmodhi4_neg1>:
    24a8:	f6 f7       	brtc	.-4      	; 0x24a6 <__divmodhi4_exit>
    24aa:	90 95       	com	r25
    24ac:	81 95       	neg	r24
    24ae:	9f 4f       	sbci	r25, 0xFF	; 255
    24b0:	08 95       	ret

000024b2 <memcpy>:
    24b2:	fb 01       	movw	r30, r22
    24b4:	dc 01       	movw	r26, r24
    24b6:	02 c0       	rjmp	.+4      	; 0x24bc <memcpy+0xa>
    24b8:	01 90       	ld	r0, Z+
    24ba:	0d 92       	st	X+, r0
    24bc:	41 50       	subi	r20, 0x01	; 1
    24be:	50 40       	sbci	r21, 0x00	; 0
    24c0:	d8 f7       	brcc	.-10     	; 0x24b8 <memcpy+0x6>
    24c2:	08 95       	ret

000024c4 <memmove>:
    24c4:	68 17       	cp	r22, r24
    24c6:	79 07       	cpc	r23, r25
    24c8:	68 f4       	brcc	.+26     	; 0x24e4 <memmove+0x20>
    24ca:	fb 01       	movw	r30, r22
    24cc:	dc 01       	movw	r26, r24
    24ce:	e4 0f       	add	r30, r20
    24d0:	f5 1f       	adc	r31, r21
    24d2:	a4 0f       	add	r26, r20
    24d4:	b5 1f       	adc	r27, r21
    24d6:	02 c0       	rjmp	.+4      	; 0x24dc <memmove+0x18>
    24d8:	02 90       	ld	r0, -Z
    24da:	0e 92       	st	-X, r0
    24dc:	41 50       	subi	r20, 0x01	; 1
    24de:	50 40       	sbci	r21, 0x00	; 0
    24e0:	d8 f7       	brcc	.-10     	; 0x24d8 <memmove+0x14>
    24e2:	08 95       	ret
    24e4:	0c 94 59 12 	jmp	0x24b2	; 0x24b2 <memcpy>

000024e8 <_exit>:
    24e8:	f8 94       	cli

000024ea <__stop_program>:
    24ea:	ff cf       	rjmp	.-2      	; 0x24ea <__stop_program>
