<stg><name>streaming_bitmap_constructor</name>


<trans_list>

<trans id="578" from="1" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="4" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_1" val="0"/>
</and_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="9" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="25" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="29" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="29" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="30" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %input_voxel_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1085 %feature_data_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i60 %write_addr_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:3 %p_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:4 %p_read_2 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:5 %L2_bitmap_read_1 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %L2_bitmap_read

]]></Node>
<StgValue><ssdm name="L2_bitmap_read_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
newFuncRoot:6 %p_read_3 = read i512 @_ssdm_op_Read.ap_auto.i512, i512 %p_read

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="100" op_0_bw="64">
<![CDATA[
newFuncRoot:7 %retained_blocks_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="retained_blocks_stream"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i100 %retained_blocks_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="125" op_0_bw="64">
<![CDATA[
newFuncRoot:9 %early_trigger_stream = alloca i64 1

]]></Node>
<StgValue><ssdm name="early_trigger_stream"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="125" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i125 %early_trigger_stream, void @empty_21, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:11 %specmemcore_ln94 = specmemcore void @_ssdm_op_SpecMemCore, i1 %L1_temp, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln94"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:12 %specmemcore_ln95 = specmemcore void @_ssdm_op_SpecMemCore, i1 %L2_temp, i64 666, i64 18, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln95"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:13 %initialized_load = load i1 %initialized

]]></Node>
<StgValue><ssdm name="initialized_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:14 %l0_write_pos_load = load i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="l0_write_pos_load"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:15 %l1_write_pos_load = load i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="l1_write_pos_load"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:16 %l2_write_pos_load = load i32 %l2_write_pos

]]></Node>
<StgValue><ssdm name="l2_write_pos_load"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln98 = br i1 %initialized_load, void %if.then.i, void %VOXEL_PROCESSING.i

]]></Node>
<StgValue><ssdm name="br_ln98"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="32">
<![CDATA[
if.then.i:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
if.then.i:1 %store_ln100 = store i10 0, i10 %voxel_count

]]></Node>
<StgValue><ssdm name="store_ln100"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:2 %store_ln101 = store i32 0, i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="store_ln101"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then.i:3 %store_ln102 = store i32 0, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
if.then.i:4 %store_ln105 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:5 %br_ln105 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_5 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:1 %icmp_ln105 = icmp_eq  i7 %i_5, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc.i:2 %add_ln105 = add i7 %i_5, i7 1

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:3 %br_ln105 = br i1 %icmp_ln105, void %for.inc.i.split, void %for.inc29.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="7">
<![CDATA[
for.inc.i.split:0 %zext_ln105 = zext i7 %i_5

]]></Node>
<StgValue><ssdm name="zext_ln105"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.split:1 %specpipeline_ln105 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln105"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.split:2 %speclooptripcount_ln105 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln105"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.split:3 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.split:4 %L1_temp_addr = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln105

]]></Node>
<StgValue><ssdm name="L1_temp_addr"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
for.inc.i.split:5 %store_ln107 = store i1 0, i6 %L1_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split:6 %store_ln105 = store i7 %add_ln105, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln105"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split:7 %br_ln105 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="4" op_0_bw="32">
<![CDATA[
for.inc29.i.preheader:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29.i.preheader:1 %store_ln109 = store i4 0, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.i.preheader:2 %br_ln109 = br void %for.inc29.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc29.i:0 %i_6 = load i4 %i_1

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29.i:1 %icmp_ln109 = icmp_eq  i4 %i_6, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln109"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc29.i:2 %add_ln109 = add i4 %i_6, i4 1

]]></Node>
<StgValue><ssdm name="add_ln109"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc29.i:3 %br_ln109 = br i1 %icmp_ln109, void %for.inc29.i.split, void %for.end31.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="4">
<![CDATA[
for.inc29.i.split:0 %zext_ln109 = zext i4 %i_6

]]></Node>
<StgValue><ssdm name="zext_ln109"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc29.i.split:1 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc29.i.split:2 %speclooptripcount_ln109 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln109"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc29.i.split:3 %specloopname_ln109 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln109"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc29.i.split:4 %L2_temp_addr = getelementptr i1 %L2_temp, i64 0, i64 %zext_ln109

]]></Node>
<StgValue><ssdm name="L2_temp_addr"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
for.inc29.i.split:5 %store_ln111 = store i1 0, i3 %L2_temp_addr

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc29.i.split:6 %store_ln109 = store i4 %add_ln109, i4 %i_1

]]></Node>
<StgValue><ssdm name="store_ln109"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln109" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
for.inc29.i.split:7 %br_ln109 = br void %for.inc29.i

]]></Node>
<StgValue><ssdm name="br_ln109"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
for.end31.i:0 %store_ln114 = store i1 1, i1 %initialized

]]></Node>
<StgValue><ssdm name="store_ln114"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="initialized_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
for.end31.i:1 %br_ln115 = br void %VOXEL_PROCESSING.i

]]></Node>
<StgValue><ssdm name="br_ln115"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:0 %l0_write_pos_loc_0 = phi i32 %l0_write_pos_load, void %newFuncRoot, i32 0, void %for.end31.i

]]></Node>
<StgValue><ssdm name="l0_write_pos_loc_0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:1 %l1_write_pos_flag_0 = phi i1 0, void %newFuncRoot, i1 1, void %for.end31.i

]]></Node>
<StgValue><ssdm name="l1_write_pos_flag_0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:2 %l1_write_pos_loc_0 = phi i32 %l1_write_pos_load, void %newFuncRoot, i32 0, void %for.end31.i

]]></Node>
<StgValue><ssdm name="l1_write_pos_loc_0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:3 %l2_write_pos_loc_0 = phi i32 %l2_write_pos_load, void %newFuncRoot, i32 0, void %for.end31.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_loc_0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="512" op_0_bw="32">
<![CDATA[
VOXEL_PROCESSING.i:4 %L0_bitmap_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L0_bitmap_0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32">
<![CDATA[
VOXEL_PROCESSING.i:5 %bit_idx_assign = alloca i32 1

]]></Node>
<StgValue><ssdm name="bit_idx_assign"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
VOXEL_PROCESSING.i:6 %store_ln146 = store i32 %l0_write_pos_loc_0, i32 %bit_idx_assign

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
VOXEL_PROCESSING.i:7 %store_ln0 = store i512 %p_read_1, i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
VOXEL_PROCESSING.i:8 %br_ln120 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
while.cond.i:0 %trigger_voxel_count = load i10 %voxel_count

]]></Node>
<StgValue><ssdm name="trigger_voxel_count"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="10" op_2_bw="32">
<![CDATA[
while.cond.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %trigger_voxel_count, i32 9

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.cond.i:2 %br_ln120 = br i1 %tmp, void %land.rhs.i, void %L2_CONSTRUCTION.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
land.rhs.i:0 %specpipeline_ln122 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
land.rhs.i:1 %specloopname_ln120 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln120"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
land.rhs.i:2 %tmp_1 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1085P0A, i1085 %input_voxel_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.rhs.i:3 %br_ln120 = br i1 %tmp_1, void %L2_CONSTRUCTION.i, void %while.body.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1085" op_0_bw="1085" op_1_bw="1085" op_2_bw="0">
<![CDATA[
while.body.i:0 %input_voxel_stream_read = read i1085 @_ssdm_op_Read.ap_fifo.volatile.i1085P0A, i1085 %input_voxel_stream

]]></Node>
<StgValue><ssdm name="input_voxel_stream_read"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1085">
<![CDATA[
while.body.i:1 %current_voxel_occupancy = trunc i1085 %input_voxel_stream_read

]]></Node>
<StgValue><ssdm name="current_voxel_occupancy"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="60" op_0_bw="60" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
while.body.i:2 %current_voxel_morton_addr = partselect i60 @_ssdm_op_PartSelect.i60.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1025, i32 1084

]]></Node>
<StgValue><ssdm name="current_voxel_morton_addr"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32">
<![CDATA[
while.body.i:3 %initial_processed_voxels_constprop_load = load i32 %initial_processed_voxels_constprop

]]></Node>
<StgValue><ssdm name="initial_processed_voxels_constprop_load"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body.i:4 %add_ln124 = add i32 %initial_processed_voxels_constprop_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln124"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
while.body.i:5 %store_ln124 = store i32 %add_ln124, i32 %initial_processed_voxels_constprop

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
while.body.i:6 %add_ln125 = add i10 %trigger_voxel_count, i10 1

]]></Node>
<StgValue><ssdm name="add_ln125"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
while.body.i:7 %store_ln125 = store i10 %add_ln125, i10 %voxel_count

]]></Node>
<StgValue><ssdm name="store_ln125"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body.i:8 %br_ln23 = br i1 %current_voxel_occupancy, void %_Z13process_voxel9VoxelDataRN3hls6streamIS_Li0EEERNS1_I7ap_uintILi60EELi0EEERNS1_I17RetainedBlockInfoLi0EEERS4_ILi32EEPS4_ILi512EESC_PS4_ILi1EE.exit.i, void %if.then.i.i

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:2 %tmp_45 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1031

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:3 %tmp_46 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1034

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:4 %tmp_47 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1037

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:5 %tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1040

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:6 %tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1043

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:7 %tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1029

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:8 %tmp_51 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1032

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:9 %tmp_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1035

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:10 %tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1038

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:11 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1030

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:12 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1033

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
for.body.i.i.i:24 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i1085.i32, i1085 %input_voxel_stream_read, i32 1028

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1">
<![CDATA[
for.body.i.i.i:25 %trunc_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i1.i1, i1 %tmp_49, i1 %tmp_48, i1 %tmp_47, i1 %tmp_46, i1 %tmp_45, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="4">
<![CDATA[
for.body.i.i.i:26 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i4, i1 %tmp_55, i1 %tmp_54, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
for.body.i.i.i:27 %shl_ln45_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i1.i2, i1 %tmp_53, i1 %tmp_52, i1 %tmp_51, i1 %tmp_50, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln45_1"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i.i.i:28 %add_ln45 = add i6 %trunc_ln, i6 %shl_ln45_1

]]></Node>
<StgValue><ssdm name="add_ln45"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body.i.i.i:29 %l1_idx = add i6 %add_ln45, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="l1_idx"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="6">
<![CDATA[
for.body.i.i.i:30 %zext_ln46 = zext i6 %l1_idx

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.i.i.i:31 %L1_temp_addr_1 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="L1_temp_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
<literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="6">
<![CDATA[
for.body.i.i.i:32 %store_ln46 = store i1 1, i6 %L1_temp_addr_1

]]></Node>
<StgValue><ssdm name="store_ln46"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
_Z13process_voxel9VoxelDataRN3hls6streamIS_Li0EEERNS1_I7ap_uintILi60EELi0EEERNS1_I17RetainedBlockInfoLi0EEERS4_ILi32EEPS4_ILi512EESC_PS4_ILi1EE.exit.i:0 %br_ln120 = br void %while.cond.i

]]></Node>
<StgValue><ssdm name="br_ln120"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="132" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1085" op_2_bw="32">
<![CDATA[
if.then.i.i:0 %tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i1085P0A, i1085 %feature_data_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i.i:1 %br_ln26 = br i1 %tmp_s, void %for.body.i.i.i, void %land.lhs.true.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="60" op_2_bw="32">
<![CDATA[
land.lhs.true.i.i:0 %tmp_2 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i60P0A, i60 %write_addr_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
land.lhs.true.i.i:1 %br_ln26 = br i1 %tmp_2, void %for.body.i.i.i, void %if.then3.i.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1084" op_0_bw="1084" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then3.i.i:0 %tmp_44 = partselect i1084 @_ssdm_op_PartSelect.i1084.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1, i32 1084

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1085" op_0_bw="1085" op_1_bw="1084" op_2_bw="1">
<![CDATA[
if.then3.i.i:1 %or_ln28_1 = bitconcatenate i1085 @_ssdm_op_BitConcatenate.i1085.i1084.i1, i1084 %tmp_44, i1 1

]]></Node>
<StgValue><ssdm name="or_ln28_1"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="1085" op_2_bw="1085" op_3_bw="0">
<![CDATA[
if.then3.i.i:2 %write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i1085P0A, i1085 %feature_data_stream, i1085 %or_ln28_1

]]></Node>
<StgValue><ssdm name="write_ln28"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="60" op_2_bw="60" op_3_bw="0">
<![CDATA[
if.then3.i.i:3 %write_ln29 = write void @_ssdm_op_Write.ap_fifo.volatile.i60P0A, i60 %write_addr_stream, i60 %current_voxel_morton_addr

]]></Node>
<StgValue><ssdm name="write_ln29"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_s" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
if.then3.i.i:4 %br_ln30 = br void %for.body.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln30"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.body.i.i.i:0 %L0_bitmap_0_load = load i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="L0_bitmap_0_load"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i:1 %bit_idx_assign_load = load i32 %bit_idx_assign

]]></Node>
<StgValue><ssdm name="bit_idx_assign_load"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.i.i.i:13 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bit_idx_assign_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="32">
<![CDATA[
for.body.i.i.i:14 %trunc_ln150_16 = trunc i32 %bit_idx_assign_load

]]></Node>
<StgValue><ssdm name="trunc_ln150_16"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="9">
<![CDATA[
for.body.i.i.i:15 %zext_ln150_32 = zext i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="zext_ln150_32"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body.i.i.i:16 %sub_ln150_30 = sub i9 0, i9 %trunc_ln150_16

]]></Node>
<StgValue><ssdm name="sub_ln150_30"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="10" op_0_bw="9">
<![CDATA[
for.body.i.i.i:17 %zext_ln150_33 = zext i9 %sub_ln150_30

]]></Node>
<StgValue><ssdm name="zext_ln150_33"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.body.i.i.i:18 %sub_ln150_31 = sub i10 0, i10 %zext_ln150_33

]]></Node>
<StgValue><ssdm name="sub_ln150_31"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.body.i.i.i:19 %bit_offset = select i1 %tmp_56, i10 %sub_ln150_31, i10 %zext_ln150_32

]]></Node>
<StgValue><ssdm name="bit_offset"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="10">
<![CDATA[
for.body.i.i.i:20 %sext_ln150_16 = sext i10 %bit_offset

]]></Node>
<StgValue><ssdm name="sext_ln150_16"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body.i.i.i:21 %tmp_57 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L0_bitmap_0_load, i32 %sext_ln150_16, i1 1

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i:22 %add_ln39 = add i32 %bit_idx_assign_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body.i.i.i:23 %store_ln39 = store i32 %add_ln39, i32 %l0_write_pos

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body.i.i.i:33 %base_offset = load i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="base_offset"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="4" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i:34 %tmp_59 = partselect i4 @_ssdm_op_PartSelect.i4.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1081, i32 1084

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="14" op_0_bw="14" op_1_bw="4" op_2_bw="10">
<![CDATA[
for.body.i.i.i:35 %and_ln = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i4.i10, i4 %tmp_59, i10 0

]]></Node>
<StgValue><ssdm name="and_ln"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="14">
<![CDATA[
for.body.i.i.i:36 %shl_ln317_cast = zext i14 %and_ln

]]></Node>
<StgValue><ssdm name="shl_ln317_cast"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="27" op_0_bw="27" op_1_bw="1085" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.i.i.i:37 %tmp_4 = partselect i27 @_ssdm_op_PartSelect.i27.i1085.i32.i32, i1085 %input_voxel_stream_read, i32 1025, i32 1051

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="27" op_0_bw="32">
<![CDATA[
for.body.i.i.i:38 %empty = trunc i32 %base_offset

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
for.body.i.i.i:39 %tmp11 = add i27 %empty, i27 %tmp_4

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="27" op_2_bw="5">
<![CDATA[
for.body.i.i.i:40 %tmp1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i27.i5, i27 %tmp11, i5 0

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.i.i.i:41 %retained_info_dram_offset = add i32 %tmp1, i32 %shl_ln317_cast

]]></Node>
<StgValue><ssdm name="retained_info_dram_offset"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="1" op_0_bw="1" op_1_bw="100" op_2_bw="32">
<![CDATA[
for.body.i.i.i:42 %tmp_5 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i100P0A, i100 %retained_blocks_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.i.i.i:43 %br_ln54 = br i1 %tmp_5, void %if.end31.i.i, void %if.then30.i.i

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="93" op_0_bw="93" op_1_bw="1" op_2_bw="32" op_3_bw="60">
<![CDATA[
if.then30.i.i:0 %zext_ln56_cast = bitconcatenate i93 @_ssdm_op_BitConcatenate.i93.i1.i32.i60, i1 1, i32 %retained_info_dram_offset, i60 %current_voxel_morton_addr

]]></Node>
<StgValue><ssdm name="zext_ln56_cast"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="100" op_0_bw="93">
<![CDATA[
if.then30.i.i:1 %zext_ln56 = zext i93 %zext_ln56_cast

]]></Node>
<StgValue><ssdm name="zext_ln56"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="100" op_3_bw="0">
<![CDATA[
if.then30.i.i:2 %write_ln56 = write void @_ssdm_op_Write.ap_fifo.volatile.i100P0A, i100 %retained_blocks_stream, i100 %zext_ln56

]]></Node>
<StgValue><ssdm name="write_ln56"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
if.then30.i.i:3 %br_ln57 = br void %if.end31.i.i

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end31.i.i:0 %add_ln58 = add i32 %base_offset, i32 1

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end31.i.i:1 %store_ln58 = store i32 %add_ln58, i32 %retained_block_count

]]></Node>
<StgValue><ssdm name="store_ln58"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end31.i.i:2 %store_ln146 = store i32 %add_ln39, i32 %bit_idx_assign

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end31.i.i:3 %store_ln151 = store i512 %tmp_57, i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="current_voxel_occupancy" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
if.end31.i.i:4 %br_ln59 = br void %_Z13process_voxel9VoxelDataRN3hls6streamIS_Li0EEERNS1_I7ap_uintILi60EELi0EEERNS1_I17RetainedBlockInfoLi0EEERS4_ILi32EEPS4_ILi512EESC_PS4_ILi1EE.exit.i

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="2" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:0 %l2_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_y"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="512" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:1 %L1_bitmap_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="L1_bitmap_1"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:2 %bit_idx_assign_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bit_idx_assign_1"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:3 %l1_write_pos_new_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="l1_write_pos_new_2"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:4 %l2_z = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_z"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:5 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
L2_CONSTRUCTION.i:6 %store_ln0 = store i3 0, i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
L2_CONSTRUCTION.i:7 %store_ln132 = store i2 0, i2 %l2_z

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:8 %store_ln0 = store i32 0, i32 %l1_write_pos_new_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
L2_CONSTRUCTION.i:9 %store_ln146 = store i32 %l1_write_pos_loc_0, i32 %bit_idx_assign_1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
L2_CONSTRUCTION.i:10 %store_ln0 = store i512 %p_read_2, i512 %L1_bitmap_1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
L2_CONSTRUCTION.i:11 %store_ln134 = store i2 0, i2 %l2_y

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
L2_CONSTRUCTION.i:12 %br_ln132 = br void %VITIS_LOOP_137_4.i

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
VITIS_LOOP_137_4.i:0 %l1_write_pos_flag_2 = phi i1 %l1_write_pos_flag_0, void %L2_CONSTRUCTION.i, i1 %l1_write_pos_flag_4, void %for.inc121.i

]]></Node>
<StgValue><ssdm name="l1_write_pos_flag_2"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
VITIS_LOOP_137_4.i:1 %indvar_flatten_load = load i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_137_4.i:2 %icmp_ln132 = icmp_eq  i3 %indvar_flatten_load, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
VITIS_LOOP_137_4.i:3 %add_ln132_1 = add i3 %indvar_flatten_load, i3 1

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_137_4.i:4 %br_ln132 = br i1 %icmp_ln132, void %for.inc121.i, void %for.body128.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc121.i:0 %l2_y_load = load i2 %l2_y

]]></Node>
<StgValue><ssdm name="l2_y_load"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc121.i:4 %l2_z_load = load i2 %l2_z

]]></Node>
<StgValue><ssdm name="l2_z_load"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="2">
<![CDATA[
for.inc121.i:5 %trunc_ln132 = trunc i2 %l2_y_load

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc121.i:6 %add_ln132 = add i2 %l2_z_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="196" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc121.i:9 %icmp_ln134 = icmp_eq  i2 %l2_y_load, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:10 %xor_ln132 = xor i1 %icmp_ln134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:11 %and_ln132 = and i1 %trunc_ln132, i1 %xor_ln132

]]></Node>
<StgValue><ssdm name="and_ln132"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc121.i:12 %select_ln132 = select i1 %icmp_ln134, i2 %add_ln132, i2 %l2_z_load

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="2">
<![CDATA[
for.inc121.i:13 %empty_51 = trunc i2 %select_ln132

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:17 %tmp_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:18 %zext_ln155 = zext i6 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln155"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:19 %L1_temp_addr_2 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155

]]></Node>
<StgValue><ssdm name="L1_temp_addr_2"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:20 %l2_has_data = load i6 %L1_temp_addr_2

]]></Node>
<StgValue><ssdm name="l2_has_data"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc121.i:269 %select_ln134 = select i1 %and_ln132, i2 2, i2 1

]]></Node>
<StgValue><ssdm name="select_ln134"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:270 %store_ln132 = store i3 %add_ln132_1, i3 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:271 %store_ln132 = store i2 %select_ln132, i2 %l2_z

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:275 %store_ln134 = store i2 %select_ln134, i2 %l2_y

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="209" st_id="10" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:20 %l2_has_data = load i6 %L1_temp_addr_2

]]></Node>
<StgValue><ssdm name="l2_has_data"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:21 %or_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 1

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:22 %zext_ln155_1 = zext i6 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln155_1"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:23 %L1_temp_addr_3 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_1

]]></Node>
<StgValue><ssdm name="L1_temp_addr_3"/></StgValue>
</operation>

<operation id="213" st_id="10" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:24 %value_1 = load i6 %L1_temp_addr_3

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="214" st_id="11" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:24 %value_1 = load i6 %L1_temp_addr_3

]]></Node>
<StgValue><ssdm name="value_1"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:25 %tmp_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:26 %zext_ln155_2 = zext i6 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln155_2"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:27 %L1_temp_addr_4 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_2

]]></Node>
<StgValue><ssdm name="L1_temp_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:28 %value_2 = load i6 %L1_temp_addr_4

]]></Node>
<StgValue><ssdm name="value_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="219" st_id="12" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:28 %value_2 = load i6 %L1_temp_addr_4

]]></Node>
<StgValue><ssdm name="value_2"/></StgValue>
</operation>

<operation id="220" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:29 %or_ln153_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 5

]]></Node>
<StgValue><ssdm name="or_ln153_1"/></StgValue>
</operation>

<operation id="221" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:30 %zext_ln155_3 = zext i6 %or_ln153_1

]]></Node>
<StgValue><ssdm name="zext_ln155_3"/></StgValue>
</operation>

<operation id="222" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:31 %L1_temp_addr_5 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_3

]]></Node>
<StgValue><ssdm name="L1_temp_addr_5"/></StgValue>
</operation>

<operation id="223" st_id="12" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:32 %value_3 = load i6 %L1_temp_addr_5

]]></Node>
<StgValue><ssdm name="value_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="224" st_id="13" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:32 %value_3 = load i6 %L1_temp_addr_5

]]></Node>
<StgValue><ssdm name="value_3"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:33 %tmp_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="226" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:34 %zext_ln155_4 = zext i6 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln155_4"/></StgValue>
</operation>

<operation id="227" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:35 %L1_temp_addr_6 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_4

]]></Node>
<StgValue><ssdm name="L1_temp_addr_6"/></StgValue>
</operation>

<operation id="228" st_id="13" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:36 %value_4 = load i6 %L1_temp_addr_6

]]></Node>
<StgValue><ssdm name="value_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="229" st_id="14" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:36 %value_4 = load i6 %L1_temp_addr_6

]]></Node>
<StgValue><ssdm name="value_4"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:37 %or_ln153_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 1

]]></Node>
<StgValue><ssdm name="or_ln153_2"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:38 %zext_ln155_5 = zext i6 %or_ln153_2

]]></Node>
<StgValue><ssdm name="zext_ln155_5"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:39 %L1_temp_addr_7 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_5

]]></Node>
<StgValue><ssdm name="L1_temp_addr_7"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:40 %value_5 = load i6 %L1_temp_addr_7

]]></Node>
<StgValue><ssdm name="value_5"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="234" st_id="15" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:40 %value_5 = load i6 %L1_temp_addr_7

]]></Node>
<StgValue><ssdm name="value_5"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:41 %tmp_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 4

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:42 %zext_ln155_6 = zext i6 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln155_6"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:43 %L1_temp_addr_8 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_6

]]></Node>
<StgValue><ssdm name="L1_temp_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:44 %value_6 = load i6 %L1_temp_addr_8

]]></Node>
<StgValue><ssdm name="value_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="239" st_id="16" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:44 %value_6 = load i6 %L1_temp_addr_8

]]></Node>
<StgValue><ssdm name="value_6"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:45 %or_ln153_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 5

]]></Node>
<StgValue><ssdm name="or_ln153_3"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:46 %zext_ln155_7 = zext i6 %or_ln153_3

]]></Node>
<StgValue><ssdm name="zext_ln155_7"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:47 %L1_temp_addr_9 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_7

]]></Node>
<StgValue><ssdm name="L1_temp_addr_9"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:48 %value_7 = load i6 %L1_temp_addr_9

]]></Node>
<StgValue><ssdm name="value_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc121.i:15 %tmp_3 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %empty_51, i1 %and_ln132, i1 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="3">
<![CDATA[
for.inc121.i:16 %p_cast166 = zext i3 %tmp_3

]]></Node>
<StgValue><ssdm name="p_cast166"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:48 %value_7 = load i6 %L1_temp_addr_9

]]></Node>
<StgValue><ssdm name="value_7"/></StgValue>
</operation>

<operation id="247" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:49 %or_ln156 = or i1 %value_5, i1 %value_6

]]></Node>
<StgValue><ssdm name="or_ln156"/></StgValue>
</operation>

<operation id="248" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:50 %or_ln156_1 = or i1 %value_4, i1 %value_3

]]></Node>
<StgValue><ssdm name="or_ln156_1"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:51 %or_ln156_2 = or i1 %or_ln156_1, i1 %or_ln156

]]></Node>
<StgValue><ssdm name="or_ln156_2"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:52 %or_ln156_3 = or i1 %value_1, i1 %value_2

]]></Node>
<StgValue><ssdm name="or_ln156_3"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:53 %or_ln156_4 = or i1 %l2_has_data, i1 %value_7

]]></Node>
<StgValue><ssdm name="or_ln156_4"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:54 %or_ln156_5 = or i1 %or_ln156_4, i1 %or_ln156_3

]]></Node>
<StgValue><ssdm name="or_ln156_5"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:55 %l2_has_data_1 = or i1 %or_ln156_5, i1 %or_ln156_2

]]></Node>
<StgValue><ssdm name="l2_has_data_1"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:56 %L2_temp_addr_2 = getelementptr i1 %L2_temp, i64 0, i64 %p_cast166

]]></Node>
<StgValue><ssdm name="L2_temp_addr_2"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
for.inc121.i:57 %store_ln162 = store i1 %l2_has_data_1, i3 %L2_temp_addr_2

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:142 %or_ln153_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 2

]]></Node>
<StgValue><ssdm name="or_ln153_4"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:143 %zext_ln155_8 = zext i6 %or_ln153_4

]]></Node>
<StgValue><ssdm name="zext_ln155_8"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:144 %L1_temp_addr_10 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_8

]]></Node>
<StgValue><ssdm name="L1_temp_addr_10"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:145 %l2_has_data_3 = load i6 %L1_temp_addr_10

]]></Node>
<StgValue><ssdm name="l2_has_data_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="260" st_id="18" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:145 %l2_has_data_3 = load i6 %L1_temp_addr_10

]]></Node>
<StgValue><ssdm name="l2_has_data_3"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:146 %or_ln153_5 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 3

]]></Node>
<StgValue><ssdm name="or_ln153_5"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:147 %zext_ln155_9 = zext i6 %or_ln153_5

]]></Node>
<StgValue><ssdm name="zext_ln155_9"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:148 %L1_temp_addr_11 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_9

]]></Node>
<StgValue><ssdm name="L1_temp_addr_11"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:149 %value_9 = load i6 %L1_temp_addr_11

]]></Node>
<StgValue><ssdm name="value_9"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="265" st_id="19" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:149 %value_9 = load i6 %L1_temp_addr_11

]]></Node>
<StgValue><ssdm name="value_9"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:150 %or_ln153_6 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 6

]]></Node>
<StgValue><ssdm name="or_ln153_6"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:151 %zext_ln155_10 = zext i6 %or_ln153_6

]]></Node>
<StgValue><ssdm name="zext_ln155_10"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:152 %L1_temp_addr_12 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_10

]]></Node>
<StgValue><ssdm name="L1_temp_addr_12"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:153 %value_10 = load i6 %L1_temp_addr_12

]]></Node>
<StgValue><ssdm name="value_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="270" st_id="20" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:153 %value_10 = load i6 %L1_temp_addr_12

]]></Node>
<StgValue><ssdm name="value_10"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:154 %or_ln153_7 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 0, i1 %and_ln132, i3 7

]]></Node>
<StgValue><ssdm name="or_ln153_7"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:155 %zext_ln155_11 = zext i6 %or_ln153_7

]]></Node>
<StgValue><ssdm name="zext_ln155_11"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:156 %L1_temp_addr_13 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_11

]]></Node>
<StgValue><ssdm name="L1_temp_addr_13"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:157 %value_11 = load i6 %L1_temp_addr_13

]]></Node>
<StgValue><ssdm name="value_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="275" st_id="21" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:157 %value_11 = load i6 %L1_temp_addr_13

]]></Node>
<StgValue><ssdm name="value_11"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:158 %or_ln153_8 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 2

]]></Node>
<StgValue><ssdm name="or_ln153_8"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:159 %zext_ln155_12 = zext i6 %or_ln153_8

]]></Node>
<StgValue><ssdm name="zext_ln155_12"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:160 %L1_temp_addr_14 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_12

]]></Node>
<StgValue><ssdm name="L1_temp_addr_14"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:161 %value_12 = load i6 %L1_temp_addr_14

]]></Node>
<StgValue><ssdm name="value_12"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="280" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc121.i:1 %L1_bitmap_1_load = load i512 %L1_bitmap_1

]]></Node>
<StgValue><ssdm name="L1_bitmap_1_load"/></StgValue>
</operation>

<operation id="281" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc121.i:2 %bit_idx_assign_1_load = load i32 %bit_idx_assign_1

]]></Node>
<StgValue><ssdm name="bit_idx_assign_1_load"/></StgValue>
</operation>

<operation id="282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:58 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bit_idx_assign_1_load, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:59 %trunc_ln150 = trunc i32 %bit_idx_assign_1_load

]]></Node>
<StgValue><ssdm name="trunc_ln150"/></StgValue>
</operation>

<operation id="284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:60 %zext_ln150 = zext i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150"/></StgValue>
</operation>

<operation id="285" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:61 %sub_ln150 = sub i9 0, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150"/></StgValue>
</operation>

<operation id="286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:62 %zext_ln150_1 = zext i9 %sub_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150_1"/></StgValue>
</operation>

<operation id="287" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:63 %sub_ln150_1 = sub i10 0, i10 %zext_ln150_1

]]></Node>
<StgValue><ssdm name="sub_ln150_1"/></StgValue>
</operation>

<operation id="288" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:64 %bit_offset_1 = select i1 %tmp_10, i10 %sub_ln150_1, i10 %zext_ln150

]]></Node>
<StgValue><ssdm name="bit_offset_1"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:65 %sext_ln150 = sext i10 %bit_offset_1

]]></Node>
<StgValue><ssdm name="sext_ln150"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:66 %tmp_11 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L1_bitmap_1_load, i32 %sext_ln150, i1 %l2_has_data

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:67 %add_ln167 = add i32 %bit_idx_assign_1_load, i32 1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:68 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167, i32 31

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:69 %trunc_ln150_1 = trunc i32 %add_ln167

]]></Node>
<StgValue><ssdm name="trunc_ln150_1"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:70 %zext_ln150_2 = zext i9 %trunc_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150_2"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:71 %xor_ln150 = xor i9 %trunc_ln150, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:72 %zext_ln150_3 = zext i9 %xor_ln150

]]></Node>
<StgValue><ssdm name="zext_ln150_3"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:73 %sub_ln150_2 = sub i10 0, i10 %zext_ln150_3

]]></Node>
<StgValue><ssdm name="sub_ln150_2"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:74 %bit_offset_2 = select i1 %tmp_12, i10 %sub_ln150_2, i10 %zext_ln150_2

]]></Node>
<StgValue><ssdm name="bit_offset_2"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:75 %sext_ln150_1 = sext i10 %bit_offset_2

]]></Node>
<StgValue><ssdm name="sext_ln150_1"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:76 %tmp_13 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_11, i32 %sext_ln150_1, i1 %value_1

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="301" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:77 %add_ln167_1 = add i32 %bit_idx_assign_1_load, i32 2

]]></Node>
<StgValue><ssdm name="add_ln167_1"/></StgValue>
</operation>

<operation id="302" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:78 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_1, i32 31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="303" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:79 %trunc_ln150_2 = trunc i32 %add_ln167_1

]]></Node>
<StgValue><ssdm name="trunc_ln150_2"/></StgValue>
</operation>

<operation id="304" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:80 %zext_ln150_4 = zext i9 %trunc_ln150_2

]]></Node>
<StgValue><ssdm name="zext_ln150_4"/></StgValue>
</operation>

<operation id="305" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:81 %sub_ln150_3 = sub i9 510, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_3"/></StgValue>
</operation>

<operation id="306" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:82 %zext_ln150_5 = zext i9 %sub_ln150_3

]]></Node>
<StgValue><ssdm name="zext_ln150_5"/></StgValue>
</operation>

<operation id="307" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:83 %sub_ln150_4 = sub i10 0, i10 %zext_ln150_5

]]></Node>
<StgValue><ssdm name="sub_ln150_4"/></StgValue>
</operation>

<operation id="308" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:84 %bit_offset_3 = select i1 %tmp_14, i10 %sub_ln150_4, i10 %zext_ln150_4

]]></Node>
<StgValue><ssdm name="bit_offset_3"/></StgValue>
</operation>

<operation id="309" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:85 %sext_ln150_2 = sext i10 %bit_offset_3

]]></Node>
<StgValue><ssdm name="sext_ln150_2"/></StgValue>
</operation>

<operation id="310" st_id="22" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:86 %tmp_15 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_13, i32 %sext_ln150_2, i1 %value_2

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="311" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:87 %add_ln167_2 = add i32 %bit_idx_assign_1_load, i32 3

]]></Node>
<StgValue><ssdm name="add_ln167_2"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:88 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_2, i32 31

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:89 %trunc_ln150_3 = trunc i32 %add_ln167_2

]]></Node>
<StgValue><ssdm name="trunc_ln150_3"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:90 %zext_ln150_6 = zext i9 %trunc_ln150_3

]]></Node>
<StgValue><ssdm name="zext_ln150_6"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:91 %sub_ln150_5 = sub i9 509, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_5"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:92 %zext_ln150_7 = zext i9 %sub_ln150_5

]]></Node>
<StgValue><ssdm name="zext_ln150_7"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:93 %sub_ln150_6 = sub i10 0, i10 %zext_ln150_7

]]></Node>
<StgValue><ssdm name="sub_ln150_6"/></StgValue>
</operation>

<operation id="318" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:94 %bit_offset_4 = select i1 %tmp_16, i10 %sub_ln150_6, i10 %zext_ln150_6

]]></Node>
<StgValue><ssdm name="bit_offset_4"/></StgValue>
</operation>

<operation id="319" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:97 %add_ln167_3 = add i32 %bit_idx_assign_1_load, i32 4

]]></Node>
<StgValue><ssdm name="add_ln167_3"/></StgValue>
</operation>

<operation id="320" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:98 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_3, i32 31

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:99 %trunc_ln150_4 = trunc i32 %add_ln167_3

]]></Node>
<StgValue><ssdm name="trunc_ln150_4"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:100 %zext_ln150_8 = zext i9 %trunc_ln150_4

]]></Node>
<StgValue><ssdm name="zext_ln150_8"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:101 %sub_ln150_7 = sub i9 508, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_7"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:102 %zext_ln150_9 = zext i9 %sub_ln150_7

]]></Node>
<StgValue><ssdm name="zext_ln150_9"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:103 %sub_ln150_8 = sub i10 0, i10 %zext_ln150_9

]]></Node>
<StgValue><ssdm name="sub_ln150_8"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:104 %bit_offset_5 = select i1 %tmp_18, i10 %sub_ln150_8, i10 %zext_ln150_8

]]></Node>
<StgValue><ssdm name="bit_offset_5"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:161 %value_12 = load i6 %L1_temp_addr_14

]]></Node>
<StgValue><ssdm name="value_12"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:162 %or_ln153_9 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 3

]]></Node>
<StgValue><ssdm name="or_ln153_9"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:163 %zext_ln155_13 = zext i6 %or_ln153_9

]]></Node>
<StgValue><ssdm name="zext_ln155_13"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:164 %L1_temp_addr_15 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_13

]]></Node>
<StgValue><ssdm name="L1_temp_addr_15"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:165 %value_13 = load i6 %L1_temp_addr_15

]]></Node>
<StgValue><ssdm name="value_13"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="332" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:95 %sext_ln150_3 = sext i10 %bit_offset_4

]]></Node>
<StgValue><ssdm name="sext_ln150_3"/></StgValue>
</operation>

<operation id="333" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:96 %tmp_17 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_15, i32 %sext_ln150_3, i1 %value_3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="334" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:105 %sext_ln150_4 = sext i10 %bit_offset_5

]]></Node>
<StgValue><ssdm name="sext_ln150_4"/></StgValue>
</operation>

<operation id="335" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:106 %tmp_19 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_17, i32 %sext_ln150_4, i1 %value_4

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="336" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:107 %add_ln167_4 = add i32 %bit_idx_assign_1_load, i32 5

]]></Node>
<StgValue><ssdm name="add_ln167_4"/></StgValue>
</operation>

<operation id="337" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:108 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_4, i32 31

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="338" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:109 %trunc_ln150_5 = trunc i32 %add_ln167_4

]]></Node>
<StgValue><ssdm name="trunc_ln150_5"/></StgValue>
</operation>

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:110 %zext_ln150_10 = zext i9 %trunc_ln150_5

]]></Node>
<StgValue><ssdm name="zext_ln150_10"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:111 %sub_ln150_9 = sub i9 507, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_9"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:112 %zext_ln150_11 = zext i9 %sub_ln150_9

]]></Node>
<StgValue><ssdm name="zext_ln150_11"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:113 %sub_ln150_10 = sub i10 0, i10 %zext_ln150_11

]]></Node>
<StgValue><ssdm name="sub_ln150_10"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:114 %bit_offset_6 = select i1 %tmp_20, i10 %sub_ln150_10, i10 %zext_ln150_10

]]></Node>
<StgValue><ssdm name="bit_offset_6"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:115 %sext_ln150_5 = sext i10 %bit_offset_6

]]></Node>
<StgValue><ssdm name="sext_ln150_5"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:116 %tmp_21 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_19, i32 %sext_ln150_5, i1 %value_5

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:117 %add_ln167_5 = add i32 %bit_idx_assign_1_load, i32 6

]]></Node>
<StgValue><ssdm name="add_ln167_5"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:118 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_5, i32 31

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:119 %trunc_ln150_6 = trunc i32 %add_ln167_5

]]></Node>
<StgValue><ssdm name="trunc_ln150_6"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:120 %zext_ln150_12 = zext i9 %trunc_ln150_6

]]></Node>
<StgValue><ssdm name="zext_ln150_12"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:121 %sub_ln150_11 = sub i9 506, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_11"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:122 %zext_ln150_13 = zext i9 %sub_ln150_11

]]></Node>
<StgValue><ssdm name="zext_ln150_13"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:123 %sub_ln150_12 = sub i10 0, i10 %zext_ln150_13

]]></Node>
<StgValue><ssdm name="sub_ln150_12"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:124 %bit_offset_7 = select i1 %tmp_22, i10 %sub_ln150_12, i10 %zext_ln150_12

]]></Node>
<StgValue><ssdm name="bit_offset_7"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:125 %sext_ln150_6 = sext i10 %bit_offset_7

]]></Node>
<StgValue><ssdm name="sext_ln150_6"/></StgValue>
</operation>

<operation id="355" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:126 %tmp_23 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_21, i32 %sext_ln150_6, i1 %value_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="356" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:127 %add_ln167_6 = add i32 %bit_idx_assign_1_load, i32 7

]]></Node>
<StgValue><ssdm name="add_ln167_6"/></StgValue>
</operation>

<operation id="357" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:128 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_6, i32 31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="358" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:129 %trunc_ln150_7 = trunc i32 %add_ln167_6

]]></Node>
<StgValue><ssdm name="trunc_ln150_7"/></StgValue>
</operation>

<operation id="359" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:130 %zext_ln150_14 = zext i9 %trunc_ln150_7

]]></Node>
<StgValue><ssdm name="zext_ln150_14"/></StgValue>
</operation>

<operation id="360" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:131 %sub_ln150_13 = sub i9 505, i9 %trunc_ln150

]]></Node>
<StgValue><ssdm name="sub_ln150_13"/></StgValue>
</operation>

<operation id="361" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:132 %zext_ln150_15 = zext i9 %sub_ln150_13

]]></Node>
<StgValue><ssdm name="zext_ln150_15"/></StgValue>
</operation>

<operation id="362" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:133 %sub_ln150_14 = sub i10 0, i10 %zext_ln150_15

]]></Node>
<StgValue><ssdm name="sub_ln150_14"/></StgValue>
</operation>

<operation id="363" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:134 %bit_offset_8 = select i1 %tmp_24, i10 %sub_ln150_14, i10 %zext_ln150_14

]]></Node>
<StgValue><ssdm name="bit_offset_8"/></StgValue>
</operation>

<operation id="364" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:135 %sext_ln150_7 = sext i10 %bit_offset_8

]]></Node>
<StgValue><ssdm name="sext_ln150_7"/></StgValue>
</operation>

<operation id="365" st_id="23" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:136 %tmp_25 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_23, i32 %sext_ln150_7, i1 %value_7

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="366" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:137 %add_ln169 = add i32 %bit_idx_assign_1_load, i32 8

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="367" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:140 %bit_idx_assign_9 = select i1 %l2_has_data_1, i32 %add_ln169, i32 %bit_idx_assign_1_load

]]></Node>
<StgValue><ssdm name="bit_idx_assign_9"/></StgValue>
</operation>

<operation id="368" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc121.i:141 %L1_bitmap_2 = select i1 %l2_has_data_1, i512 %tmp_25, i512 %L1_bitmap_1_load

]]></Node>
<StgValue><ssdm name="L1_bitmap_2"/></StgValue>
</operation>

<operation id="369" st_id="23" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:165 %value_13 = load i6 %L1_temp_addr_15

]]></Node>
<StgValue><ssdm name="value_13"/></StgValue>
</operation>

<operation id="370" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:166 %or_ln153_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 6

]]></Node>
<StgValue><ssdm name="or_ln153_s"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:167 %zext_ln155_14 = zext i6 %or_ln153_s

]]></Node>
<StgValue><ssdm name="zext_ln155_14"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:168 %L1_temp_addr_16 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_14

]]></Node>
<StgValue><ssdm name="L1_temp_addr_16"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:169 %value_14 = load i6 %L1_temp_addr_16

]]></Node>
<StgValue><ssdm name="value_14"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:185 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bit_idx_assign_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:186 %trunc_ln150_8 = trunc i32 %bit_idx_assign_9

]]></Node>
<StgValue><ssdm name="trunc_ln150_8"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:187 %zext_ln150_16 = zext i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="zext_ln150_16"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:188 %sub_ln150_15 = sub i9 0, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_15"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:189 %zext_ln150_17 = zext i9 %sub_ln150_15

]]></Node>
<StgValue><ssdm name="zext_ln150_17"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:190 %sub_ln150_16 = sub i10 0, i10 %zext_ln150_17

]]></Node>
<StgValue><ssdm name="sub_ln150_16"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:191 %bit_offset_9 = select i1 %tmp_28, i10 %sub_ln150_16, i10 %zext_ln150_16

]]></Node>
<StgValue><ssdm name="bit_offset_9"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="381" st_id="24" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:169 %value_14 = load i6 %L1_temp_addr_16

]]></Node>
<StgValue><ssdm name="value_14"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="3">
<![CDATA[
for.inc121.i:170 %or_ln153_10 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i1.i1.i3, i1 %empty_51, i1 1, i1 %and_ln132, i3 7

]]></Node>
<StgValue><ssdm name="or_ln153_10"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="6">
<![CDATA[
for.inc121.i:171 %zext_ln155_15 = zext i6 %or_ln153_10

]]></Node>
<StgValue><ssdm name="zext_ln155_15"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="6" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:172 %L1_temp_addr_17 = getelementptr i1 %L1_temp, i64 0, i64 %zext_ln155_15

]]></Node>
<StgValue><ssdm name="L1_temp_addr_17"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:173 %value_15 = load i6 %L1_temp_addr_17

]]></Node>
<StgValue><ssdm name="value_15"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:174 %or_ln156_7 = or i1 %value_13, i1 %value_14

]]></Node>
<StgValue><ssdm name="or_ln156_7"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:175 %or_ln156_8 = or i1 %value_12, i1 %value_11

]]></Node>
<StgValue><ssdm name="or_ln156_8"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:176 %or_ln156_9 = or i1 %or_ln156_8, i1 %or_ln156_7

]]></Node>
<StgValue><ssdm name="or_ln156_9"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:192 %sext_ln150_8 = sext i10 %bit_offset_9

]]></Node>
<StgValue><ssdm name="sext_ln150_8"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:193 %tmp_29 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %L1_bitmap_2, i32 %sext_ln150_8, i1 %l2_has_data_3

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:194 %add_ln167_7 = add i32 %bit_idx_assign_9, i32 1

]]></Node>
<StgValue><ssdm name="add_ln167_7"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:195 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_7, i32 31

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:196 %trunc_ln150_9 = trunc i32 %add_ln167_7

]]></Node>
<StgValue><ssdm name="trunc_ln150_9"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:197 %zext_ln150_18 = zext i9 %trunc_ln150_9

]]></Node>
<StgValue><ssdm name="zext_ln150_18"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:198 %xor_ln150_1 = xor i9 %trunc_ln150_8, i9 511

]]></Node>
<StgValue><ssdm name="xor_ln150_1"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:199 %zext_ln150_19 = zext i9 %xor_ln150_1

]]></Node>
<StgValue><ssdm name="zext_ln150_19"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:200 %sub_ln150_17 = sub i10 0, i10 %zext_ln150_19

]]></Node>
<StgValue><ssdm name="sub_ln150_17"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:201 %bit_offset_10 = select i1 %tmp_30, i10 %sub_ln150_17, i10 %zext_ln150_18

]]></Node>
<StgValue><ssdm name="bit_offset_10"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:202 %sext_ln150_9 = sext i10 %bit_offset_10

]]></Node>
<StgValue><ssdm name="sext_ln150_9"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:203 %tmp_31 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_29, i32 %sext_ln150_9, i1 %value_9

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:204 %add_ln167_8 = add i32 %bit_idx_assign_9, i32 2

]]></Node>
<StgValue><ssdm name="add_ln167_8"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:205 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:206 %trunc_ln150_10 = trunc i32 %add_ln167_8

]]></Node>
<StgValue><ssdm name="trunc_ln150_10"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:207 %zext_ln150_20 = zext i9 %trunc_ln150_10

]]></Node>
<StgValue><ssdm name="zext_ln150_20"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:208 %sub_ln150_18 = sub i9 510, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_18"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:209 %zext_ln150_21 = zext i9 %sub_ln150_18

]]></Node>
<StgValue><ssdm name="zext_ln150_21"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:210 %sub_ln150_19 = sub i10 0, i10 %zext_ln150_21

]]></Node>
<StgValue><ssdm name="sub_ln150_19"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:211 %bit_offset_11 = select i1 %tmp_32, i10 %sub_ln150_19, i10 %zext_ln150_20

]]></Node>
<StgValue><ssdm name="bit_offset_11"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:212 %sext_ln150_10 = sext i10 %bit_offset_11

]]></Node>
<StgValue><ssdm name="sext_ln150_10"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:213 %tmp_33 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_31, i32 %sext_ln150_10, i1 %value_10

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:214 %add_ln167_9 = add i32 %bit_idx_assign_9, i32 3

]]></Node>
<StgValue><ssdm name="add_ln167_9"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:215 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_9, i32 31

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:216 %trunc_ln150_11 = trunc i32 %add_ln167_9

]]></Node>
<StgValue><ssdm name="trunc_ln150_11"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:217 %zext_ln150_22 = zext i9 %trunc_ln150_11

]]></Node>
<StgValue><ssdm name="zext_ln150_22"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:218 %sub_ln150_20 = sub i9 509, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_20"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:219 %zext_ln150_23 = zext i9 %sub_ln150_20

]]></Node>
<StgValue><ssdm name="zext_ln150_23"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:220 %sub_ln150_21 = sub i10 0, i10 %zext_ln150_23

]]></Node>
<StgValue><ssdm name="sub_ln150_21"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:221 %bit_offset_12 = select i1 %tmp_34, i10 %sub_ln150_21, i10 %zext_ln150_22

]]></Node>
<StgValue><ssdm name="bit_offset_12"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:222 %sext_ln150_11 = sext i10 %bit_offset_12

]]></Node>
<StgValue><ssdm name="sext_ln150_11"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:223 %tmp_35 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_33, i32 %sext_ln150_11, i1 %value_11

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:224 %add_ln167_10 = add i32 %bit_idx_assign_9, i32 4

]]></Node>
<StgValue><ssdm name="add_ln167_10"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:225 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:226 %trunc_ln150_12 = trunc i32 %add_ln167_10

]]></Node>
<StgValue><ssdm name="trunc_ln150_12"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:227 %zext_ln150_24 = zext i9 %trunc_ln150_12

]]></Node>
<StgValue><ssdm name="zext_ln150_24"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:228 %sub_ln150_22 = sub i9 508, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_22"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:229 %zext_ln150_25 = zext i9 %sub_ln150_22

]]></Node>
<StgValue><ssdm name="zext_ln150_25"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:230 %sub_ln150_23 = sub i10 0, i10 %zext_ln150_25

]]></Node>
<StgValue><ssdm name="sub_ln150_23"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:231 %bit_offset_13 = select i1 %tmp_36, i10 %sub_ln150_23, i10 %zext_ln150_24

]]></Node>
<StgValue><ssdm name="bit_offset_13"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:232 %sext_ln150_12 = sext i10 %bit_offset_13

]]></Node>
<StgValue><ssdm name="sext_ln150_12"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:233 %tmp_37 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_35, i32 %sext_ln150_12, i1 %value_12

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:238 %sub_ln150_24 = sub i9 507, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_24"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="432" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
<literal name="l2_has_data_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc121.i:3 %l1_write_pos_new_2_load_1 = load i32 %l1_write_pos_new_2

]]></Node>
<StgValue><ssdm name="l1_write_pos_new_2_load_1"/></StgValue>
</operation>

<operation id="433" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc121.i:7 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @L2_CONSTRUCTION_VITIS_LOOP_134_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="434" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc121.i:8 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="435" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc121.i:14 %specpipeline_ln136 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln136"/></StgValue>
</operation>

<operation id="436" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:138 %l1_write_pos_flag_3 = or i1 %l2_has_data_1, i1 %l1_write_pos_flag_2

]]></Node>
<StgValue><ssdm name="l1_write_pos_flag_3"/></StgValue>
</operation>

<operation id="437" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:139 %l1_write_pos_new_3 = select i1 %l2_has_data_1, i32 %add_ln169, i32 %l1_write_pos_new_2_load_1

]]></Node>
<StgValue><ssdm name="l1_write_pos_new_3"/></StgValue>
</operation>

<operation id="438" st_id="25" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="6">
<![CDATA[
for.inc121.i:173 %value_15 = load i6 %L1_temp_addr_17

]]></Node>
<StgValue><ssdm name="value_15"/></StgValue>
</operation>

<operation id="439" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:177 %or_ln156_10 = or i1 %value_9, i1 %value_10

]]></Node>
<StgValue><ssdm name="or_ln156_10"/></StgValue>
</operation>

<operation id="440" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:178 %or_ln156_11 = or i1 %l2_has_data_3, i1 %value_15

]]></Node>
<StgValue><ssdm name="or_ln156_11"/></StgValue>
</operation>

<operation id="441" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:179 %or_ln156_12 = or i1 %or_ln156_11, i1 %or_ln156_10

]]></Node>
<StgValue><ssdm name="or_ln156_12"/></StgValue>
</operation>

<operation id="442" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:180 %l2_has_data_2 = or i1 %or_ln156_12, i1 %or_ln156_9

]]></Node>
<StgValue><ssdm name="l2_has_data_2"/></StgValue>
</operation>

<operation id="443" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="3" op_0_bw="3" op_1_bw="1" op_2_bw="1" op_3_bw="1">
<![CDATA[
for.inc121.i:181 %or_ln1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1, i1 %empty_51, i1 %and_ln132, i1 1

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="444" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="3">
<![CDATA[
for.inc121.i:182 %zext_ln162 = zext i3 %or_ln1

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="445" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc121.i:183 %L2_temp_addr_3 = getelementptr i1 %L2_temp, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="L2_temp_addr_3"/></StgValue>
</operation>

<operation id="446" st_id="25" stage="1" lat="1">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
for.inc121.i:184 %store_ln162 = store i1 %l2_has_data_2, i3 %L2_temp_addr_3

]]></Node>
<StgValue><ssdm name="store_ln162"/></StgValue>
</operation>

<operation id="447" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:234 %add_ln167_11 = add i32 %bit_idx_assign_9, i32 5

]]></Node>
<StgValue><ssdm name="add_ln167_11"/></StgValue>
</operation>

<operation id="448" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:235 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_11, i32 31

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="449" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:236 %trunc_ln150_13 = trunc i32 %add_ln167_11

]]></Node>
<StgValue><ssdm name="trunc_ln150_13"/></StgValue>
</operation>

<operation id="450" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:237 %zext_ln150_26 = zext i9 %trunc_ln150_13

]]></Node>
<StgValue><ssdm name="zext_ln150_26"/></StgValue>
</operation>

<operation id="451" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:239 %zext_ln150_27 = zext i9 %sub_ln150_24

]]></Node>
<StgValue><ssdm name="zext_ln150_27"/></StgValue>
</operation>

<operation id="452" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:240 %sub_ln150_25 = sub i10 0, i10 %zext_ln150_27

]]></Node>
<StgValue><ssdm name="sub_ln150_25"/></StgValue>
</operation>

<operation id="453" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:241 %bit_offset_14 = select i1 %tmp_38, i10 %sub_ln150_25, i10 %zext_ln150_26

]]></Node>
<StgValue><ssdm name="bit_offset_14"/></StgValue>
</operation>

<operation id="454" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:242 %sext_ln150_13 = sext i10 %bit_offset_14

]]></Node>
<StgValue><ssdm name="sext_ln150_13"/></StgValue>
</operation>

<operation id="455" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:243 %tmp_39 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_37, i32 %sext_ln150_13, i1 %value_13

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="456" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:244 %add_ln167_12 = add i32 %bit_idx_assign_9, i32 6

]]></Node>
<StgValue><ssdm name="add_ln167_12"/></StgValue>
</operation>

<operation id="457" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:245 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_12, i32 31

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:246 %trunc_ln150_14 = trunc i32 %add_ln167_12

]]></Node>
<StgValue><ssdm name="trunc_ln150_14"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:247 %zext_ln150_28 = zext i9 %trunc_ln150_14

]]></Node>
<StgValue><ssdm name="zext_ln150_28"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:248 %sub_ln150_26 = sub i9 506, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_26"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:249 %zext_ln150_29 = zext i9 %sub_ln150_26

]]></Node>
<StgValue><ssdm name="zext_ln150_29"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:250 %sub_ln150_27 = sub i10 0, i10 %zext_ln150_29

]]></Node>
<StgValue><ssdm name="sub_ln150_27"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:251 %bit_offset_15 = select i1 %tmp_40, i10 %sub_ln150_27, i10 %zext_ln150_28

]]></Node>
<StgValue><ssdm name="bit_offset_15"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:252 %sext_ln150_14 = sext i10 %bit_offset_15

]]></Node>
<StgValue><ssdm name="sext_ln150_14"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:253 %tmp_41 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_39, i32 %sext_ln150_14, i1 %value_14

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:254 %add_ln167_13 = add i32 %bit_idx_assign_9, i32 7

]]></Node>
<StgValue><ssdm name="add_ln167_13"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:255 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln167_13, i32 31

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="9" op_0_bw="32">
<![CDATA[
for.inc121.i:256 %trunc_ln150_15 = trunc i32 %add_ln167_13

]]></Node>
<StgValue><ssdm name="trunc_ln150_15"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:257 %zext_ln150_30 = zext i9 %trunc_ln150_15

]]></Node>
<StgValue><ssdm name="zext_ln150_30"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc121.i:258 %sub_ln150_28 = sub i9 505, i9 %trunc_ln150_8

]]></Node>
<StgValue><ssdm name="sub_ln150_28"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="9">
<![CDATA[
for.inc121.i:259 %zext_ln150_31 = zext i9 %sub_ln150_28

]]></Node>
<StgValue><ssdm name="zext_ln150_31"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc121.i:260 %sub_ln150_29 = sub i10 0, i10 %zext_ln150_31

]]></Node>
<StgValue><ssdm name="sub_ln150_29"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc121.i:261 %bit_offset_16 = select i1 %tmp_42, i10 %sub_ln150_29, i10 %zext_ln150_30

]]></Node>
<StgValue><ssdm name="bit_offset_16"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="10">
<![CDATA[
for.inc121.i:262 %sext_ln150_15 = sext i10 %bit_offset_16

]]></Node>
<StgValue><ssdm name="sext_ln150_15"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc121.i:263 %tmp_43 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %tmp_41, i32 %sext_ln150_15, i1 %value_15

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc121.i:264 %add_ln169_1 = add i32 %bit_idx_assign_9, i32 8

]]></Node>
<StgValue><ssdm name="add_ln169_1"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc121.i:265 %l1_write_pos_flag_4 = or i1 %l2_has_data_2, i1 %l1_write_pos_flag_3

]]></Node>
<StgValue><ssdm name="l1_write_pos_flag_4"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:266 %l1_write_pos_new_4 = select i1 %l2_has_data_2, i32 %add_ln169_1, i32 %l1_write_pos_new_3

]]></Node>
<StgValue><ssdm name="l1_write_pos_new_4"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc121.i:267 %l1_write_pos_loc_4 = select i1 %l2_has_data_2, i32 %add_ln169_1, i32 %bit_idx_assign_9

]]></Node>
<StgValue><ssdm name="l1_write_pos_loc_4"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="512" op_0_bw="1" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.inc121.i:268 %L1_bitmap_3 = select i1 %l2_has_data_2, i512 %tmp_43, i512 %L1_bitmap_2

]]></Node>
<StgValue><ssdm name="L1_bitmap_3"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:272 %store_ln156 = store i32 %l1_write_pos_new_4, i32 %l1_write_pos_new_2

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="482" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:273 %store_ln146 = store i32 %l1_write_pos_loc_4, i32 %bit_idx_assign_1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="483" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc121.i:274 %store_ln156 = store i512 %L1_bitmap_3, i512 %L1_bitmap_1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="484" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
for.inc121.i:276 %br_ln134 = br void %VITIS_LOOP_137_4.i

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="485" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body128.i.preheader:0 %br_ln156 = br i1 %l1_write_pos_flag_2, void %for.body128.i.preheader.new, void %mergeST

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_pos_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
mergeST:0 %l1_write_pos_new_2_load = load i32 %l1_write_pos_new_2

]]></Node>
<StgValue><ssdm name="l1_write_pos_new_2_load"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_pos_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST:1 %store_ln103 = store i32 %l1_write_pos_new_2_load, i32 %l1_write_pos

]]></Node>
<StgValue><ssdm name="store_ln103"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l1_write_pos_flag_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0">
<![CDATA[
mergeST:2 %br_ln0 = br void %for.body128.i.preheader.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="32">
<![CDATA[
for.body128.i.preheader.new:0 %l2_group = alloca i32 1

]]></Node>
<StgValue><ssdm name="l2_group"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="32">
<![CDATA[
for.body128.i.preheader.new:1 %i_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body128.i.preheader.new:2 %store_ln176 = store i4 0, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body128.i.preheader.new:3 %store_ln175 = store i8 0, i8 %l2_group

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
for.body128.i.preheader.new:4 %br_ln176 = br void %for.body128.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="494" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.body128.i:0 %l3_has_data = phi i1 %l3_has_data_1, void %for.body128.i.split, i1 0, void %for.body128.i.preheader.new

]]></Node>
<StgValue><ssdm name="l3_has_data"/></StgValue>
</operation>

<operation id="495" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.body128.i:1 %i_7 = load i4 %i_2

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="496" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body128.i:2 %icmp_ln176 = icmp_eq  i4 %i_7, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="497" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body128.i:3 %add_ln176 = add i4 %i_7, i4 1

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>

<operation id="498" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body128.i:4 %br_ln176 = br i1 %icmp_ln176, void %for.body128.i.split, void %for.end144.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>

<operation id="499" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="4">
<![CDATA[
for.body128.i.split:1 %zext_ln176 = zext i4 %i_7

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="500" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body128.i.split:5 %L2_temp_addr_1 = getelementptr i1 %L2_temp, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="L2_temp_addr_1"/></StgValue>
</operation>

<operation id="501" st_id="27" stage="2" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="3">
<![CDATA[
for.body128.i.split:6 %L2_temp_load = load i3 %L2_temp_addr_1

]]></Node>
<StgValue><ssdm name="L2_temp_load"/></StgValue>
</operation>

<operation id="502" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="4">
<![CDATA[
for.body128.i.split:7 %trunc_ln180 = trunc i4 %i_7

]]></Node>
<StgValue><ssdm name="trunc_ln180"/></StgValue>
</operation>

<operation id="503" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body128.i.split:11 %store_ln176 = store i4 %add_ln176, i4 %i_2

]]></Node>
<StgValue><ssdm name="store_ln176"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="504" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body128.i.split:0 %l2_group_load_1 = load i8 %l2_group

]]></Node>
<StgValue><ssdm name="l2_group_load_1"/></StgValue>
</operation>

<operation id="505" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body128.i.split:2 %specpipeline_ln175 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln175"/></StgValue>
</operation>

<operation id="506" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body128.i.split:3 %speclooptripcount_ln175 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln175"/></StgValue>
</operation>

<operation id="507" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body128.i.split:4 %specloopname_ln176 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln176"/></StgValue>
</operation>

<operation id="508" st_id="28" stage="1" lat="2">
<core>RAM_1P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="3">
<![CDATA[
for.body128.i.split:6 %L2_temp_load = load i3 %L2_temp_addr_1

]]></Node>
<StgValue><ssdm name="L2_temp_load"/></StgValue>
</operation>

<operation id="509" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="3">
<![CDATA[
for.body128.i.split:8 %zext_ln180 = zext i3 %trunc_ln180

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="510" st_id="28" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body128.i.split:9 %l2_group_1 = bitset i8 @_ssdm_op_BitSet.i8.i8.i32.i1, i8 %l2_group_load_1, i32 %zext_ln180, i1 %L2_temp_load

]]></Node>
<StgValue><ssdm name="l2_group_1"/></StgValue>
</operation>

<operation id="511" st_id="28" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.body128.i.split:10 %l3_has_data_1 = or i1 %L2_temp_load, i1 %l3_has_data

]]></Node>
<StgValue><ssdm name="l3_has_data_1"/></StgValue>
</operation>

<operation id="512" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body128.i.split:12 %store_ln175 = store i8 %l2_group_1, i8 %l2_group

]]></Node>
<StgValue><ssdm name="store_ln175"/></StgValue>
</operation>

<operation id="513" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln176" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="0">
<![CDATA[
for.body128.i.split:13 %br_ln176 = br void %for.body128.i

]]></Node>
<StgValue><ssdm name="br_ln176"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="514" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.end144.i:0 %tmp_60 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %p_read_3, i32 0, i1 %l3_has_data

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="515" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.end144.i:1 %br_ln187 = br i1 %l3_has_data, void %if.end163.i, void %for.inc159.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="516" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="32">
<![CDATA[
for.inc159.i.preheader:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="517" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="512" op_0_bw="32">
<![CDATA[
for.inc159.i.preheader:1 %empty_52 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="518" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="512" op_1_bw="512">
<![CDATA[
for.inc159.i.preheader:2 %store_ln0 = store i512 %L2_bitmap_read_1, i512 %empty_52

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="519" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc159.i.preheader:3 %store_ln189 = store i4 0, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="520" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l3_has_data" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0">
<![CDATA[
for.inc159.i.preheader:4 %br_ln189 = br void %for.inc159.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="521" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc159.i:0 %i_8 = load i4 %i_3

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="522" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc159.i:1 %icmp_ln189 = icmp_eq  i4 %i_8, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln189"/></StgValue>
</operation>

<operation id="523" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc159.i:2 %i_9 = add i4 %i_8, i4 1

]]></Node>
<StgValue><ssdm name="i_9"/></StgValue>
</operation>

<operation id="524" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc159.i:3 %br_ln189 = br i1 %icmp_ln189, void %for.inc159.i.split, void %for.end161.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>

<operation id="525" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.inc159.i.split:0 %p_load419 = load i512 %empty_52

]]></Node>
<StgValue><ssdm name="p_load419"/></StgValue>
</operation>

<operation id="526" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc159.i.split:1 %l2_group_load = load i8 %l2_group

]]></Node>
<StgValue><ssdm name="l2_group_load"/></StgValue>
</operation>

<operation id="527" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="4">
<![CDATA[
for.inc159.i.split:2 %zext_ln189 = zext i4 %i_8

]]></Node>
<StgValue><ssdm name="zext_ln189"/></StgValue>
</operation>

<operation id="528" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc159.i.split:3 %specpipeline_ln189 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_9

]]></Node>
<StgValue><ssdm name="specpipeline_ln189"/></StgValue>
</operation>

<operation id="529" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc159.i.split:4 %speclooptripcount_ln189 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln189"/></StgValue>
</operation>

<operation id="530" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc159.i.split:5 %specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27

]]></Node>
<StgValue><ssdm name="specloopname_ln189"/></StgValue>
</operation>

<operation id="531" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc159.i.split:6 %add_ln191 = add i32 %zext_ln189, i32 %l2_write_pos_loc_0

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="532" st_id="30" stage="1" lat="1">
<core>BitSelector</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc159.i.split:7 %value_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %l2_group_load, i32 %zext_ln189

]]></Node>
<StgValue><ssdm name="value_17"/></StgValue>
</operation>

<operation id="533" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc159.i.split:8 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln191, i32 31

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="534" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="32">
<![CDATA[
for.inc159.i.split:9 %trunc_ln150_17 = trunc i32 %add_ln191

]]></Node>
<StgValue><ssdm name="trunc_ln150_17"/></StgValue>
</operation>

<operation id="535" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="10" op_0_bw="9">
<![CDATA[
for.inc159.i.split:10 %zext_ln150_34 = zext i9 %trunc_ln150_17

]]></Node>
<StgValue><ssdm name="zext_ln150_34"/></StgValue>
</operation>

<operation id="536" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc159.i.split:11 %sub_ln150_32 = sub i9 0, i9 %trunc_ln150_17

]]></Node>
<StgValue><ssdm name="sub_ln150_32"/></StgValue>
</operation>

<operation id="537" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="10" op_0_bw="9">
<![CDATA[
for.inc159.i.split:12 %zext_ln150_35 = zext i9 %sub_ln150_32

]]></Node>
<StgValue><ssdm name="zext_ln150_35"/></StgValue>
</operation>

<operation id="538" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc159.i.split:13 %sub_ln150_33 = sub i10 0, i10 %zext_ln150_35

]]></Node>
<StgValue><ssdm name="sub_ln150_33"/></StgValue>
</operation>

<operation id="539" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc159.i.split:14 %bit_offset_17 = select i1 %tmp_63, i10 %sub_ln150_33, i10 %zext_ln150_34

]]></Node>
<StgValue><ssdm name="bit_offset_17"/></StgValue>
</operation>

<operation id="540" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="10">
<![CDATA[
for.inc159.i.split:15 %sext_ln150_17 = sext i10 %bit_offset_17

]]></Node>
<StgValue><ssdm name="sext_ln150_17"/></StgValue>
</operation>

<operation id="541" st_id="30" stage="1" lat="1">
<core>BitSet</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc159.i.split:16 %tmp_64 = bitset i512 @_ssdm_op_BitSet.i512.i512.i32.i1, i512 %p_load419, i32 %sext_ln150_17, i1 %value_17

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="542" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="512" op_1_bw="512" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc159.i.split:17 %store_ln151 = store i512 %tmp_64, i512 %empty_52

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="543" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc159.i.split:18 %store_ln189 = store i4 %i_9, i4 %i_3

]]></Node>
<StgValue><ssdm name="store_ln189"/></StgValue>
</operation>

<operation id="544" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln189" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
for.inc159.i.split:19 %br_ln189 = br void %for.inc159.i

]]></Node>
<StgValue><ssdm name="br_ln189"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="545" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
for.end161.i:0 %p_load = load i512 %empty_52

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="546" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
for.end161.i:1 %write_ln151 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %L2_bitmap, i512 %p_load

]]></Node>
<StgValue><ssdm name="write_ln151"/></StgValue>
</operation>

<operation id="547" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end161.i:2 %add_ln193 = add i32 %l2_write_pos_loc_0, i32 8

]]></Node>
<StgValue><ssdm name="add_ln193"/></StgValue>
</operation>

<operation id="548" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="0" op_0_bw="0">
<![CDATA[
for.end161.i:3 %br_ln194 = br void %if.end163.i

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="549" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.end163.i:0 %l2_write_pos_flag_1 = phi i1 1, void %for.end161.i, i1 %l1_write_pos_flag_0, void %for.end144.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_flag_1"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end163.i:1 %l2_write_pos_new_1 = phi i32 %add_ln193, void %for.end161.i, i32 0, void %for.end144.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_new_1"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end163.i:2 %l2_write_pos_loc_1 = phi i32 %add_ln193, void %for.end161.i, i32 %l2_write_pos_loc_0, void %for.end144.i

]]></Node>
<StgValue><ssdm name="l2_write_pos_loc_1"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end163.i:3 %bit_idx_assign_1_load_1 = load i32 %bit_idx_assign_1

]]></Node>
<StgValue><ssdm name="bit_idx_assign_1_load_1"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
if.end163.i:4 %bit_idx_assign_load_1 = load i32 %bit_idx_assign

]]></Node>
<StgValue><ssdm name="bit_idx_assign_load_1"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end163.i:5 %add_ln199 = add i32 %l2_write_pos_loc_1, i32 %bit_idx_assign_1_load_1

]]></Node>
<StgValue><ssdm name="add_ln199"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end163.i:6 %add_ln199_1 = add i32 %bit_idx_assign_load_1, i32 1

]]></Node>
<StgValue><ssdm name="add_ln199_1"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end163.i:7 %add_ln199_2 = add i32 %add_ln199_1, i32 %add_ln199

]]></Node>
<StgValue><ssdm name="add_ln199_2"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32">
<![CDATA[
if.end163.i:8 %or_ln199_1 = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i32.i32.i32.i32, i32 %add_ln199_2, i32 %bit_idx_assign_load_1, i32 %bit_idx_assign_1_load_1, i32 %l2_write_pos_loc_1, i32 1

]]></Node>
<StgValue><ssdm name="or_ln199_1"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end163.i:9 %br_ln0 = br i1 %l2_write_pos_flag_1, void %if.end163.i.new, void %mergeST17

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l2_write_pos_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
mergeST17:0 %store_ln104 = store i32 %l2_write_pos_new_1, i32 %l2_write_pos

]]></Node>
<StgValue><ssdm name="store_ln104"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="l2_write_pos_flag_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="0" op_0_bw="0">
<![CDATA[
mergeST17:1 %br_ln0 = br void %if.end163.i.new

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end163.i.new:0 %br_ln200 = br i1 %tmp, void %_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit, void %if.then170.i

]]></Node>
<StgValue><ssdm name="br_ln200"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="100" op_2_bw="32">
<![CDATA[
if.then170.i:0 %tmp_26 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i100P0A, i100 %retained_blocks_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then170.i:1 %br_ln205 = br i1 %tmp_26, void %if.end175.i, void %if.then174.i

]]></Node>
<StgValue><ssdm name="br_ln205"/></StgValue>
</operation>

<operation id="564" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="100" op_2_bw="100" op_3_bw="0">
<![CDATA[
if.then174.i:0 %write_ln207 = write void @_ssdm_op_Write.ap_fifo.volatile.i100P0A, i100 %retained_blocks_stream, i100 1152921504606846975

]]></Node>
<StgValue><ssdm name="write_ln207"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
if.then174.i:1 %br_ln208 = br void %if.end175.i

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="125" op_2_bw="32">
<![CDATA[
if.end175.i:0 %tmp_27 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i125P0A, i125 %early_trigger_stream, i32 1

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end175.i:1 %br_ln214 = br i1 %tmp_27, void %if.end181.i, void %if.then180.i

]]></Node>
<StgValue><ssdm name="br_ln214"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="125" op_2_bw="125" op_3_bw="0">
<![CDATA[
if.then180.i:0 %write_ln216 = write void @_ssdm_op_Write.ap_fifo.volatile.i125P0A, i125 %early_trigger_stream, i125 4398046511105

]]></Node>
<StgValue><ssdm name="write_ln216"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="0" op_0_bw="0">
<![CDATA[
if.then180.i:1 %br_ln217 = br void %if.end181.i

]]></Node>
<StgValue><ssdm name="br_ln217"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="0">
<![CDATA[
if.end181.i:0 %br_ln218 = br void %_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit

]]></Node>
<StgValue><ssdm name="br_ln218"/></StgValue>
</operation>

<operation id="571" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:0 %L1_bitmap_1_load_1 = load i512 %L1_bitmap_1

]]></Node>
<StgValue><ssdm name="L1_bitmap_1_load_1"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="512" op_0_bw="512" op_1_bw="0">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:1 %L0_bitmap_0_load_1 = load i512 %L0_bitmap_0

]]></Node>
<StgValue><ssdm name="L0_bitmap_0_load_1"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:2 %mrv = insertvalue i1696 <undef>, i512 %tmp_60

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:3 %mrv_1 = insertvalue i1696 %mrv, i512 %L1_bitmap_1_load_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1696" op_0_bw="1696" op_1_bw="512">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:4 %mrv_2 = insertvalue i1696 %mrv_1, i512 %L0_bitmap_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1696" op_0_bw="1696" op_1_bw="160">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:5 %mrv_3 = insertvalue i1696 %mrv_2, i160 %or_ln199_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1696">
<![CDATA[
_Z28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EE.185.exit:6 %ret_ln151 = ret i1696 %mrv_3

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
