Loading plugins phase: Elapsed time ==> 0s.299ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -d CY8C4245AXI-483 -s C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.334ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.061ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Beast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -dcpsoc3 Beast.v -verilog
======================================================================

======================================================================
Compiling:  Beast.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -dcpsoc3 Beast.v -verilog
======================================================================

======================================================================
Compiling:  Beast.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -dcpsoc3 -verilog Beast.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Nov 02 15:26:37 2016


======================================================================
Compiling:  Beast.v
Program  :   vpp
Options  :    -yv2 -q10 Beast.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Nov 02 15:26:37 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Beast.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Beast.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -dcpsoc3 -verilog Beast.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Nov 02 15:26:37 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\codegentemp\Beast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\codegentemp\Beast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Beast.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -dcpsoc3 -verilog Beast.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Nov 02 15:26:37 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\codegentemp\Beast.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\codegentemp\Beast.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2CS:Net_1257\
	\I2CS:uncfg_rx_irq\
	\I2CS:Net_1099\
	\I2CS:Net_1258\
	Net_2
	Net_3
	Net_12
	Net_13
	Net_14
	Net_15
	Net_16
	Net_17
	Net_18
	\PWM_DRIFT:PWMUDB:km_run\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode2_2\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode2_1\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode2_0\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode1_2\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode1_1\
	\PWM_DRIFT:PWMUDB:ctrl_cmpmode1_0\
	\PWM_DRIFT:PWMUDB:capt_rising\
	\PWM_DRIFT:PWMUDB:capt_falling\
	\PWM_DRIFT:PWMUDB:trig_rise\
	\PWM_DRIFT:PWMUDB:trig_fall\
	\PWM_DRIFT:PWMUDB:sc_kill\
	\PWM_DRIFT:PWMUDB:min_kill\
	\PWM_DRIFT:PWMUDB:db_tc\
	\PWM_DRIFT:PWMUDB:dith_sel\
	Net_84
	Net_93
	\PWM_DRIFT:PWMUDB:MODULE_1:b_31\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_30\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_29\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_28\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_27\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_26\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_25\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_24\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_23\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_22\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_21\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_20\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_19\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_18\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_17\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_16\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_15\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_14\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_13\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_12\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_11\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_10\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_9\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_8\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_7\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_6\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_5\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_4\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_3\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_2\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_1\
	\PWM_DRIFT:PWMUDB:MODULE_1:b_0\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\PWM_DRIFT:Net_139\
	\PWM_DRIFT:Net_138\
	\PWM_DRIFT:Net_183\
	\PWM_DRIFT:Net_181\

    Synthesized names
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_2\

Deleted 143 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \I2CS:rx_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:sclk_s_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:mosi_s_wire\ to \I2CS:select_s_wire\
Aliasing \I2CS:miso_m_wire\ to \I2CS:select_s_wire\
Aliasing zero to \I2CS:select_s_wire\
Aliasing one to \I2CS:tmpOE__sda_net_0\
Aliasing \I2CS:tmpOE__scl_net_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing \I2CS:cts_wire\ to \I2CS:select_s_wire\
Aliasing tmpOE__Pin_1_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_2_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_3_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_4_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing \PWM_DRIFT:Net_180\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:hwCapture\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:Net_178\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:trig_out\ to \I2CS:tmpOE__sda_net_0\
Aliasing \PWM_DRIFT:Net_186\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:runmode_enable\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:Net_179\ to \I2CS:tmpOE__sda_net_0\
Aliasing \PWM_DRIFT:PWMUDB:ltch_kill_reg\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:ltch_kill_reg\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:km_tc\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:min_kill_reg\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:min_kill_reg\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:final_kill\ to \I2CS:tmpOE__sda_net_0\
Aliasing \PWM_DRIFT:PWMUDB:dith_count_1\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:dith_count_1\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:dith_count_0\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:dith_count_0\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:status_6\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:status_4\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:cmp1_status_reg\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:cmp1_status_reg\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:cmp2_status_reg\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:cmp2_status_reg\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:final_kill_reg\\R\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:final_kill_reg\\S\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:cs_addr_0\ to \PWM_DRIFT:PWMUDB:runmode_enable\\R\
Aliasing \PWM_DRIFT:PWMUDB:pwm_temp\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_23\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_22\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_21\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_20\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_19\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_18\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_17\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_16\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_15\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_14\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_13\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_12\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_11\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_10\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_9\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_8\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_7\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_6\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_5\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_4\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_3\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_2\ to \I2CS:select_s_wire\
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_PWM_FRONT_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing tmpOE__Pin_PWM_BACK_net_0 to \I2CS:tmpOE__sda_net_0\
Aliasing \PWM_DRIFT:PWMUDB:tc_i_reg\\D\ to \PWM_DRIFT:PWMUDB:status_2\
Removing Lhs of wire \I2CS:rx_wire\[3] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:Net_1170\[6] = \I2CS:Net_847\[1]
Removing Lhs of wire \I2CS:sclk_s_wire\[7] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:mosi_s_wire\[8] = \I2CS:select_s_wire\[2]
Removing Lhs of wire \I2CS:miso_m_wire\[9] = \I2CS:select_s_wire\[2]
Removing Rhs of wire zero[12] = \I2CS:select_s_wire\[2]
Removing Rhs of wire one[16] = \I2CS:tmpOE__sda_net_0\[11]
Removing Lhs of wire \I2CS:tmpOE__scl_net_0\[19] = one[16]
Removing Lhs of wire \I2CS:cts_wire\[28] = zero[12]
Removing Lhs of wire tmpOE__Pin_1_net_0[52] = one[16]
Removing Lhs of wire tmpOE__Pin_2_net_0[58] = one[16]
Removing Lhs of wire tmpOE__Pin_3_net_0[64] = one[16]
Removing Lhs of wire tmpOE__Pin_4_net_0[70] = one[16]
Removing Lhs of wire \PWM_DRIFT:Net_68\[78] = Net_55[407]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:ctrl_enable\[89] = \PWM_DRIFT:PWMUDB:control_7\[81]
Removing Lhs of wire \PWM_DRIFT:Net_180\[97] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:hwCapture\[100] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:hwEnable\[101] = \PWM_DRIFT:PWMUDB:control_7\[81]
Removing Lhs of wire \PWM_DRIFT:Net_178\[103] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:trig_out\[106] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:runmode_enable\\R\[108] = zero[12]
Removing Lhs of wire \PWM_DRIFT:Net_186\[109] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:runmode_enable\\S\[110] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_enable\[111] = \PWM_DRIFT:PWMUDB:runmode_enable\[107]
Removing Lhs of wire \PWM_DRIFT:Net_179\[114] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:ltch_kill_reg\\R\[116] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:ltch_kill_reg\\S\[117] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:km_tc\[118] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:min_kill_reg\\R\[119] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:min_kill_reg\\S\[120] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_kill\[123] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_1\[126] = \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_1\[366]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:add_vi_vv_MODGEN_1_0\[128] = \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_0\[367]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:dith_count_1\\R\[129] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:dith_count_1\\S\[130] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:dith_count_0\\R\[131] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:dith_count_0\\S\[132] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:status_6\[135] = zero[12]
Removing Rhs of wire \PWM_DRIFT:PWMUDB:status_5\[136] = \PWM_DRIFT:PWMUDB:final_kill_reg\[151]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:status_4\[137] = zero[12]
Removing Rhs of wire \PWM_DRIFT:PWMUDB:status_3\[138] = \PWM_DRIFT:PWMUDB:fifo_full\[158]
Removing Rhs of wire \PWM_DRIFT:PWMUDB:status_1\[140] = \PWM_DRIFT:PWMUDB:cmp2_status_reg\[150]
Removing Rhs of wire \PWM_DRIFT:PWMUDB:status_0\[141] = \PWM_DRIFT:PWMUDB:cmp1_status_reg\[149]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp1_status_reg\\R\[152] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp1_status_reg\\S\[153] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp2_status_reg\\R\[154] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp2_status_reg\\S\[155] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_kill_reg\\R\[156] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_kill_reg\\S\[157] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cs_addr_2\[159] = \PWM_DRIFT:PWMUDB:tc_i\[113]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cs_addr_1\[160] = \PWM_DRIFT:PWMUDB:runmode_enable\[107]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cs_addr_0\[161] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:compare1\[194] = \PWM_DRIFT:PWMUDB:cmp1_less\[165]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:compare2\[195] = \PWM_DRIFT:PWMUDB:cmp2_less\[168]
Removing Rhs of wire Net_96[205] = \PWM_DRIFT:PWMUDB:pwm1_i_reg\[198]
Removing Rhs of wire Net_155[206] = \PWM_DRIFT:PWMUDB:pwm2_i_reg\[200]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:pwm_temp\[207] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_23\[248] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_22\[249] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_21\[250] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_20\[251] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_19\[252] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_18\[253] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_17\[254] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_16\[255] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_15\[256] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_14\[257] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_13\[258] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_12\[259] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_11\[260] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_10\[261] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_9\[262] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_8\[263] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_7\[264] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_6\[265] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_5\[266] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_4\[267] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_3\[268] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_2\[269] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_1\[270] = \PWM_DRIFT:PWMUDB:MODIN1_1\[271]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODIN1_1\[271] = \PWM_DRIFT:PWMUDB:dith_count_1\[125]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:a_0\[272] = \PWM_DRIFT:PWMUDB:MODIN1_0\[273]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODIN1_0\[273] = \PWM_DRIFT:PWMUDB:dith_count_0\[127]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[405] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[406] = one[16]
Removing Lhs of wire tmpOE__Pin_PWM_FRONT_net_0[415] = one[16]
Removing Lhs of wire tmpOE__Pin_PWM_BACK_net_0[421] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:prevCapture\\D\[427] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:trig_last\\D\[428] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:prevCompare1\\D\[434] = \PWM_DRIFT:PWMUDB:cmp1\[144]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:prevCompare2\\D\[435] = \PWM_DRIFT:PWMUDB:cmp2\[147]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp1_status_reg\\D\[436] = \PWM_DRIFT:PWMUDB:cmp1_status\[145]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:cmp2_status_reg\\D\[437] = \PWM_DRIFT:PWMUDB:cmp2_status\[148]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:pwm_i_reg\\D\[439] = \PWM_DRIFT:PWMUDB:pwm_i\[197]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:pwm1_i_reg\\D\[440] = \PWM_DRIFT:PWMUDB:pwm1_i\[199]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:pwm2_i_reg\\D\[441] = \PWM_DRIFT:PWMUDB:pwm2_i\[201]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:tc_i_reg\\D\[442] = \PWM_DRIFT:PWMUDB:status_2\[139]

------------------------------------------------------
Aliased 0 equations, 97 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:cmp1\' (cost = 0):
\PWM_DRIFT:PWMUDB:cmp1\ <= (\PWM_DRIFT:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:cmp2\' (cost = 0):
\PWM_DRIFT:PWMUDB:cmp2\ <= (\PWM_DRIFT:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_DRIFT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_DRIFT:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_DRIFT:PWMUDB:dith_count_1\ and \PWM_DRIFT:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_DRIFT:PWMUDB:dith_count_0\ and \PWM_DRIFT:PWMUDB:dith_count_1\)
	OR (not \PWM_DRIFT:PWMUDB:dith_count_1\ and \PWM_DRIFT:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 27 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_DRIFT:PWMUDB:final_capture\ to zero
Aliasing \PWM_DRIFT:PWMUDB:pwm_i\ to zero
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_DRIFT:PWMUDB:min_kill_reg\\D\ to one
Aliasing \PWM_DRIFT:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \PWM_DRIFT:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_capture\[163] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:pwm_i\[197] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[376] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[386] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[396] = zero[12]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:min_kill_reg\\D\[426] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:runmode_enable\\D\[429] = \PWM_DRIFT:PWMUDB:control_7\[81]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:ltch_kill_reg\\D\[431] = one[16]
Removing Lhs of wire \PWM_DRIFT:PWMUDB:final_kill_reg\\D\[438] = zero[12]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj" -dcpsoc3 Beast.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.902ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Wednesday, 02 November 2016 15:26:37
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Anders\Documents\Projekt 4. semester\HellYaeh\Retning\Beast.cydsn\Beast.cyprj -d CY8C4245AXI-483 Beast.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_DRIFT:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_DRIFT:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DRIFT:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DRIFT:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_DRIFT:PWMUDB:pwm_i_reg\ from registered to combinatorial

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 2: Automatic-assigning  clock 'I2CS_SCBCLK'. Signal=\I2CS:Net_847_ff2\
    Digital Clock 0: Automatic-assigning  clock 'Clock_PWM'. Fanout=1, Signal=Net_55_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_DRIFT:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \I2CS:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:sda(0)\__PA ,
            fb => \I2CS:sda_wire\ ,
            pad => \I2CS:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2CS:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2CS:scl(0)\__PA ,
            fb => \I2CS:scl_wire\ ,
            pad => \I2CS:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_1(0)__PA ,
            pad => Pin_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_2(0)__PA ,
            pad => Pin_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_3(0)__PA ,
            pad => Pin_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_4(0)__PA ,
            pad => Pin_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_FRONT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_FRONT(0)__PA ,
            input => Net_96 ,
            pad => Pin_PWM_FRONT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_PWM_BACK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_PWM_BACK(0)__PA ,
            input => Net_155 ,
            pad => Pin_PWM_BACK(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_DRIFT:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * \PWM_DRIFT:PWMUDB:tc_i\
        );
        Output = \PWM_DRIFT:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_DRIFT:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:control_7\
        );
        Output = \PWM_DRIFT:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_DRIFT:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = \PWM_DRIFT:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_DRIFT:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = \PWM_DRIFT:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_DRIFT:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DRIFT:PWMUDB:prevCompare1\ * \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = \PWM_DRIFT:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_DRIFT:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DRIFT:PWMUDB:prevCompare2\ * \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = \PWM_DRIFT:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_96, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * 
              \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = Net_96 (fanout=1)

    MacroCell: Name=Net_155, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * 
              \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = Net_155 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_DRIFT:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_55_digital ,
            cs_addr_2 => \PWM_DRIFT:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_DRIFT:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_DRIFT:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_DRIFT:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_DRIFT:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_DRIFT:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_DRIFT:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_55_digital ,
            status_3 => \PWM_DRIFT:PWMUDB:status_3\ ,
            status_2 => \PWM_DRIFT:PWMUDB:status_2\ ,
            status_1 => \PWM_DRIFT:PWMUDB:status_1\ ,
            status_0 => \PWM_DRIFT:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_DRIFT:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_55_digital ,
            control_7 => \PWM_DRIFT:PWMUDB:control_7\ ,
            control_6 => \PWM_DRIFT:PWMUDB:control_6\ ,
            control_5 => \PWM_DRIFT:PWMUDB:control_5\ ,
            control_4 => \PWM_DRIFT:PWMUDB:control_4\ ,
            control_3 => \PWM_DRIFT:PWMUDB:control_3\ ,
            control_2 => \PWM_DRIFT:PWMUDB:control_2\ ,
            control_1 => \PWM_DRIFT:PWMUDB:control_1\ ,
            control_0 => \PWM_DRIFT:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   10 :   26 :   36 : 27.78 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    1 :    1 :    2 : 50.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :    8 :   24 :   32 : 25.00 %
  Unique P-terms              :    8 :   56 :   64 : 12.50 %
  Total P-terms               :    8 :      :      :        
  Datapath Cells              :    1 :    3 :    4 : 25.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    StatusI Registers         :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    0 :    2 :    2 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.031ms
Tech Mapping phase: Elapsed time ==> 0s.054ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1313346s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0010387 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.3 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    2 :    6 :    8 :  25.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.00
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          1 :       7.00 :       8.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DRIFT:PWMUDB:prevCompare1\ * \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = \PWM_DRIFT:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = \PWM_DRIFT:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_96, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * 
              \PWM_DRIFT:PWMUDB:cmp1_less\
        );
        Output = Net_96 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:control_7\
        );
        Output = \PWM_DRIFT:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * \PWM_DRIFT:PWMUDB:tc_i\
        );
        Output = \PWM_DRIFT:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_155, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:runmode_enable\ * 
              \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = Net_155 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = \PWM_DRIFT:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_DRIFT:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_55_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_DRIFT:PWMUDB:prevCompare2\ * \PWM_DRIFT:PWMUDB:cmp2_less\
        );
        Output = \PWM_DRIFT:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_DRIFT:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_55_digital ,
        cs_addr_2 => \PWM_DRIFT:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_DRIFT:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_DRIFT:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_DRIFT:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_DRIFT:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_DRIFT:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\PWM_DRIFT:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_55_digital ,
        status_3 => \PWM_DRIFT:PWMUDB:status_3\ ,
        status_2 => \PWM_DRIFT:PWMUDB:status_2\ ,
        status_1 => \PWM_DRIFT:PWMUDB:status_1\ ,
        status_0 => \PWM_DRIFT:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_DRIFT:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_55_digital ,
        control_7 => \PWM_DRIFT:PWMUDB:control_7\ ,
        control_6 => \PWM_DRIFT:PWMUDB:control_6\ ,
        control_5 => \PWM_DRIFT:PWMUDB:control_5\ ,
        control_4 => \PWM_DRIFT:PWMUDB:control_4\ ,
        control_3 => \PWM_DRIFT:PWMUDB:control_3\ ,
        control_2 => \PWM_DRIFT:PWMUDB:control_2\ ,
        control_1 => \PWM_DRIFT:PWMUDB:control_1\ ,
        control_0 => \PWM_DRIFT:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(11)] 
    interrupt: Name =\I2CS:SCB_IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 is empty
Port 1 is empty
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_1(0)__PA ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_2(0)__PA ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_3(0)__PA ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_4(0)__PA ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_PWM_FRONT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_FRONT(0)__PA ,
        input => Net_96 ,
        pad => Pin_PWM_FRONT(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_PWM_BACK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_PWM_BACK(0)__PA ,
        input => Net_155 ,
        pad => Pin_PWM_BACK(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2CS:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:scl(0)\__PA ,
        fb => \I2CS:scl_wire\ ,
        pad => \I2CS:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2CS:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2CS:sda(0)\__PA ,
        fb => \I2CS:sda_wire\ ,
        pad => \I2CS:sda(0)_PAD\ );
    Properties:
    {
    }

Port 4 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_2 => \I2CS:Net_847_ff2\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\I2CS:SCB\
        PORT MAP (
            clock => \I2CS:Net_847_ff2\ ,
            interrupt => Net_4 ,
            tx => \I2CS:tx_wire\ ,
            rts => \I2CS:rts_wire\ ,
            mosi_m => \I2CS:mosi_m_wire\ ,
            select_m_3 => \I2CS:select_m_wire_3\ ,
            select_m_2 => \I2CS:select_m_wire_2\ ,
            select_m_1 => \I2CS:select_m_wire_1\ ,
            select_m_0 => \I2CS:select_m_wire_0\ ,
            sclk_m => \I2CS:sclk_m_wire\ ,
            miso_s => \I2CS:miso_s_wire\ ,
            scl => \I2CS:scl_wire\ ,
            sda => \I2CS:sda_wire\ ,
            tx_req => Net_7 ,
            rx_req => Net_6 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_55_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+--------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |         Pin_1(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |         Pin_2(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |         Pin_3(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         Pin_4(0) | 
     |   4 |     * |      NONE |         CMOS_OUT | Pin_PWM_FRONT(0) | In(Net_96)
     |   6 |     * |      NONE |         CMOS_OUT |  Pin_PWM_BACK(0) | In(Net_155)
-----+-----+-------+-----------+------------------+------------------+--------------------
   3 |   0 |     * |      NONE |    OPEN_DRAIN_LO |    \I2CS:scl(0)\ | FB(\I2CS:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |    \I2CS:sda(0)\ | FB(\I2CS:sda_wire\)
------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.001ms
Digital Placement phase: Elapsed time ==> 0s.485ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.676ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.197ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Beast_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.210ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.296ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.297ms
API generation phase: Elapsed time ==> 1s.390ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.002ms
