Analysis & Synthesis report for modulo_saida
Thu Nov 30 16:46:06 2017
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Nov 30 16:46:06 2017           ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; modulo_saida                                ;
; Top-level Entity Name              ; modulo_saida                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; modulo_saida       ; modulo_saida       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Thu Nov 30 16:45:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off modulo_saida -c modulo_saida
Warning (20028): Parallel compilation is not licensed and has been disabled
Error (10500): VHDL syntax error at Display.vhd(50) near text "SEG_A";  expecting "entity", or "architecture", or "use", or "library", or "package", or "configuration" File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display.vhd Line: 50
Info (12021): Found 0 design units, including 0 entities, in source file Display.vhd
Info (12021): Found 2 design units, including 1 entities, in source file Display_F.vhd
    Info (12022): Found design unit 1: Display_F-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd Line: 9
    Info (12023): Found entity 1: Display_F File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_F.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_E.vhd
    Info (12022): Found design unit 1: Display_E-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd Line: 9
    Info (12023): Found entity 1: Display_E File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_E.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_B.vhd
    Info (12022): Found design unit 1: Display_B-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd Line: 9
    Info (12023): Found entity 1: Display_B File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_B.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_C.vhd
    Info (12022): Found design unit 1: Display_C-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd Line: 9
    Info (12023): Found entity 1: Display_C File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_C.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_G.vhd
    Info (12022): Found design unit 1: Display_G-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd Line: 9
    Info (12023): Found entity 1: Display_G File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_G.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_D.vhd
    Info (12022): Found design unit 1: Display_D-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd Line: 9
    Info (12023): Found entity 1: Display_D File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_D.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file Display_A.vhd
    Info (12022): Found design unit 1: Display_A-arch File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd Line: 9
    Info (12023): Found entity 1: Display_A File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/Display_A.vhd Line: 4
Error (10500): VHDL syntax error at modulo_saida.vhd(37) near text "PORT";  expecting "(", or an identifier ("port" is a reserved keyword), or a sequential statement File: /home/josivan/Documentos/GitHub/Projeto_Final_Circuitos_Logicos/modulo_saida/modulo_saida.vhd Line: 37
Info (12021): Found 0 design units, including 0 entities, in source file modulo_saida.vhd
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning
    Error: Peak virtual memory: 1170 megabytes
    Error: Processing ended: Thu Nov 30 16:46:06 2017
    Error: Elapsed time: 00:00:17
    Error: Total CPU time (on all processors): 00:00:32


