sv2v --write=adjacent *.sv
yosys -p 'synth_ice40 -top cpu_controller' *.v

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9 (git sha1 1979e0b)


-- Parsing `arm_cpu.v' using frontend `verilog' --

1. Executing Verilog-2005 frontend: arm_cpu.v
Parsing Verilog input from `arm_cpu.v' to AST representation.
Generating RTLIL representation for module `\arm_cpu'.
Successfully finished Verilog frontend.

-- Parsing `clocked_reg_file.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: clocked_reg_file.v
Parsing Verilog input from `clocked_reg_file.v' to AST representation.
Generating RTLIL representation for module `\clocked_reg_file'.
Successfully finished Verilog frontend.

-- Parsing `cpu_controller.v' using frontend `verilog' --

3. Executing Verilog-2005 frontend: cpu_controller.v
Parsing Verilog input from `cpu_controller.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:52)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:53)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:58)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:59)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:60)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:61)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:65)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:66)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:70)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:71)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:74)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:76)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:81)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:82)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:85)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:86)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:87)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:88)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:188)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:195)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:196)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:197)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:198)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:199)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:200)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:201)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:202)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:203)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:205)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:212)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:214)
Warning: Yosys has only limited support for tri-state logic at the moment. (cpu_controller.v:215)
Generating RTLIL representation for module `\cpu_controller'.
Successfully finished Verilog frontend.

-- Parsing `decode_block.v' using frontend `verilog' --

4. Executing Verilog-2005 frontend: decode_block.v
Parsing Verilog input from `decode_block.v' to AST representation.
Generating RTLIL representation for module `\decode_block'.
Successfully finished Verilog frontend.

-- Parsing `decode_execution_register.v' using frontend `verilog' --

5. Executing Verilog-2005 frontend: decode_execution_register.v
Parsing Verilog input from `decode_execution_register.v' to AST representation.
Generating RTLIL representation for module `\decode_execution_register'.
Successfully finished Verilog frontend.

-- Parsing `hazard_control_unit.v' using frontend `verilog' --

6. Executing Verilog-2005 frontend: hazard_control_unit.v
Parsing Verilog input from `hazard_control_unit.v' to AST representation.
Successfully finished Verilog frontend.

-- Parsing `imm_gen.v' using frontend `verilog' --

7. Executing Verilog-2005 frontend: imm_gen.v
Parsing Verilog input from `imm_gen.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:19)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:20)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:22)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:28)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:31)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:36)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (imm_gen.v:39)
Generating RTLIL representation for module `\imm_gen'.
Successfully finished Verilog frontend.

-- Parsing `instruction_mem.v' using frontend `verilog' --

8. Executing Verilog-2005 frontend: instruction_mem.v
Parsing Verilog input from `instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_mem'.
Successfully finished Verilog frontend.

-- Parsing `program_counter.v' using frontend `verilog' --

9. Executing Verilog-2005 frontend: program_counter.v
Parsing Verilog input from `program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

-- Parsing `reg_addr_decoder.v' using frontend `verilog' --

10. Executing Verilog-2005 frontend: reg_addr_decoder.v
Parsing Verilog input from `reg_addr_decoder.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:13)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:14)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:16)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:17)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:18)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:19)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:20)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:21)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:23)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:24)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:25)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:26)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:29)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:30)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:32)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:33)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:34)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:35)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:37)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:38)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:39)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:40)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:42)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:43)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:44)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:45)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:46)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:47)
Warning: Yosys has only limited support for tri-state logic at the moment. (reg_addr_decoder.v:48)
Generating RTLIL representation for module `\reg_addr_decoder'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -top cpu_controller' --

11. Executing SYNTH_ICE40 pass.

11.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Successfully finished Verilog frontend.

11.2. Executing HIERARCHY pass (managing design hierarchy).

11.2.1. Analyzing design hierarchy..
Top module:  \cpu_controller

11.2.2. Analyzing design hierarchy..
Top module:  \cpu_controller
Removing unused module `\reg_addr_decoder'.
Removing unused module `\program_counter'.
Removing unused module `\instruction_mem'.
Removing unused module `\imm_gen'.
Removing unused module `\decode_execution_register'.
Removing unused module `\decode_block'.
Removing unused module `\clocked_reg_file'.
Removing unused module `\arm_cpu'.
Removed 8 unused modules.

11.3. Executing PROC pass (convert processes to netlists).

11.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:229$487'.
Cleaned up 1 empty switch.

11.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 19 switch rules as full_case in process $proc$cpu_controller.v:446$1704 in module cpu_controller.
Marked 4 switch rules as full_case in process $proc$cpu_controller.v:439$1674 in module cpu_controller.
Marked 1 switch rules as full_case in process $proc$cpu_controller.v:434$1670 in module cpu_controller.
Removed 2 dead cases from process $proc$cpu_controller.v:229$487 in module cpu_controller.
Marked 190 switch rules as full_case in process $proc$cpu_controller.v:229$487 in module cpu_controller.
Removed a total of 2 dead cases.

11.3.3. Executing PROC_INIT pass (extract init attributes).

11.3.4. Executing PROC_ARST pass (detect async resets in processes).

11.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
     1/173: $18$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1893
     2/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\sv2v_cast_4_signed[3:0]$1894
     3/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\inp[3:0]$1895
     4/173: $17$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1889
     5/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\sv2v_cast_4_signed[3:0]$1890
     6/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\inp[3:0]$1891
     7/173: $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885
     8/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\sv2v_cast_4_signed[3:0]$1886
     9/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\inp[3:0]$1887
    10/173: $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881
    11/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\sv2v_cast_4_signed[3:0]$1882
    12/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\inp[3:0]$1883
    13/173: $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877
    14/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\sv2v_cast_4_signed[3:0]$1878
    15/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\inp[3:0]$1879
    16/173: $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873
    17/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\sv2v_cast_4_signed[3:0]$1874
    18/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\inp[3:0]$1875
    19/173: $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869
    20/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\sv2v_cast_4_signed[3:0]$1870
    21/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\inp[3:0]$1871
    22/173: $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865
    23/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\sv2v_cast_4_signed[3:0]$1866
    24/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\inp[3:0]$1867
    25/173: $10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861
    26/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\sv2v_cast_4_signed[3:0]$1862
    27/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\inp[3:0]$1863
    28/173: $9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857
    29/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\sv2v_cast_4_signed[3:0]$1858
    30/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\inp[3:0]$1859
    31/173: $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853
    32/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\sv2v_cast_4_signed[3:0]$1854
    33/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\inp[3:0]$1855
    34/173: $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849
    35/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\sv2v_cast_4_signed[3:0]$1850
    36/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\inp[3:0]$1851
    37/173: $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845
    38/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\sv2v_cast_4_signed[3:0]$1846
    39/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\inp[3:0]$1847
    40/173: $5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841
    41/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\sv2v_cast_4_signed[3:0]$1842
    42/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\inp[3:0]$1843
    43/173: $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837
    44/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\sv2v_cast_4_signed[3:0]$1838
    45/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\inp[3:0]$1839
    46/173: $3$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1833
    47/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\sv2v_cast_4_signed[3:0]$1834
    48/173: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\inp[3:0]$1835
    49/173: $3$func$\priority_decode$cpu_controller.v:450$452$\decoder_signal[15:0]$1832
    50/173: $2$func$\sv2v_cast_4$cpu_controller.v:450$454$\sv2v_cast_4[3:0]$1796
    51/173: $2$func$\sv2v_cast_4$cpu_controller.v:450$454$\inp[3:0]$1797
    52/173: $2$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_to_bin[3:0]$1793
    53/173: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:450$453$\sv2v_autoblock_3\i[31:0]$1798
    54/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\inp[3:0]$1830
    55/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\sv2v_cast_4_signed[3:0]$1829
    56/173: $2$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1795
    57/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\inp[3:0]$1828
    58/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\sv2v_cast_4_signed[3:0]$1827
    59/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\inp[3:0]$1826
    60/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\sv2v_cast_4_signed[3:0]$1825
    61/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\inp[3:0]$1824
    62/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\sv2v_cast_4_signed[3:0]$1823
    63/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\inp[3:0]$1822
    64/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\sv2v_cast_4_signed[3:0]$1821
    65/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\inp[3:0]$1820
    66/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\sv2v_cast_4_signed[3:0]$1819
    67/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\inp[3:0]$1818
    68/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\sv2v_cast_4_signed[3:0]$1817
    69/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\inp[3:0]$1816
    70/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\sv2v_cast_4_signed[3:0]$1815
    71/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\inp[3:0]$1814
    72/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\sv2v_cast_4_signed[3:0]$1813
    73/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\inp[3:0]$1812
    74/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\sv2v_cast_4_signed[3:0]$1811
    75/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\inp[3:0]$1810
    76/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\sv2v_cast_4_signed[3:0]$1809
    77/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\inp[3:0]$1808
    78/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\sv2v_cast_4_signed[3:0]$1807
    79/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\inp[3:0]$1806
    80/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\sv2v_cast_4_signed[3:0]$1805
    81/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\inp[3:0]$1804
    82/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\sv2v_cast_4_signed[3:0]$1803
    83/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\inp[3:0]$1802
    84/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\sv2v_cast_4_signed[3:0]$1801
    85/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\inp[3:0]$1800
    86/173: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\sv2v_cast_4_signed[3:0]$1799
    87/173: $2$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_i[15:0]$1794
    88/173: $2$func$\priority_decode$cpu_controller.v:450$452$\priority_decode[15:0]$1790
    89/173: $2$func$\priority_decode$cpu_controller.v:450$452$\decoder_signal[15:0]$1792
    90/173: $2$func$\priority_decode$cpu_controller.v:450$452$\reg_list[15:0]$1791
    91/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\inp[3:0]$1788
    92/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\sv2v_cast_4_signed[3:0]$1787
    93/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\inp[3:0]$1786
    94/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\sv2v_cast_4_signed[3:0]$1785
    95/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\inp[3:0]$1784
    96/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\sv2v_cast_4_signed[3:0]$1783
    97/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\inp[3:0]$1782
    98/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\sv2v_cast_4_signed[3:0]$1781
    99/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\inp[3:0]$1780
   100/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\sv2v_cast_4_signed[3:0]$1779
   101/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\inp[3:0]$1778
   102/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\sv2v_cast_4_signed[3:0]$1777
   103/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\inp[3:0]$1776
   104/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\sv2v_cast_4_signed[3:0]$1775
   105/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\inp[3:0]$1774
   106/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\sv2v_cast_4_signed[3:0]$1773
   107/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\inp[3:0]$1772
   108/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\sv2v_cast_4_signed[3:0]$1771
   109/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\inp[3:0]$1770
   110/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\sv2v_cast_4_signed[3:0]$1769
   111/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\inp[3:0]$1768
   112/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\sv2v_cast_4_signed[3:0]$1767
   113/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\inp[3:0]$1766
   114/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\sv2v_cast_4_signed[3:0]$1765
   115/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\inp[3:0]$1764
   116/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\sv2v_cast_4_signed[3:0]$1763
   117/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\inp[3:0]$1762
   118/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\sv2v_cast_4_signed[3:0]$1761
   119/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\inp[3:0]$1760
   120/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\sv2v_cast_4_signed[3:0]$1759
   121/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\inp[3:0]$1758
   122/173: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\sv2v_cast_4_signed[3:0]$1757
   123/173: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:450$453$\sv2v_autoblock_3\i[31:0]$1756
   124/173: $1$func$\sv2v_cast_4$cpu_controller.v:450$454$\inp[3:0]$1755
   125/173: $1$func$\sv2v_cast_4$cpu_controller.v:450$454$\sv2v_cast_4[3:0]$1754
   126/173: $1$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1753
   127/173: $1$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_i[15:0]$1752
   128/173: $1$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_to_bin[3:0]$1751
   129/173: $1$func$\priority_decode$cpu_controller.v:450$452$\decoder_signal[15:0]$1750
   130/173: $1$func$\priority_decode$cpu_controller.v:450$452$\reg_list[15:0]$1749
   131/173: $1$func$\priority_decode$cpu_controller.v:450$452$\priority_decode[15:0]$1748
   132/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\inp[3:0]$1745
   133/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\sv2v_cast_4_signed[3:0]$1744
   134/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\inp[3:0]$1743
   135/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\sv2v_cast_4_signed[3:0]$1742
   136/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\inp[3:0]$1741
   137/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\sv2v_cast_4_signed[3:0]$1740
   138/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\inp[3:0]$1739
   139/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\sv2v_cast_4_signed[3:0]$1738
   140/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\inp[3:0]$1737
   141/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\sv2v_cast_4_signed[3:0]$1736
   142/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\inp[3:0]$1735
   143/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\sv2v_cast_4_signed[3:0]$1734
   144/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\inp[3:0]$1733
   145/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\sv2v_cast_4_signed[3:0]$1732
   146/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\inp[3:0]$1731
   147/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\sv2v_cast_4_signed[3:0]$1730
   148/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\inp[3:0]$1729
   149/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\sv2v_cast_4_signed[3:0]$1728
   150/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\inp[3:0]$1727
   151/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\sv2v_cast_4_signed[3:0]$1726
   152/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\inp[3:0]$1725
   153/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\sv2v_cast_4_signed[3:0]$1724
   154/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\inp[3:0]$1723
   155/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\sv2v_cast_4_signed[3:0]$1722
   156/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\inp[3:0]$1721
   157/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\sv2v_cast_4_signed[3:0]$1720
   158/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\inp[3:0]$1719
   159/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\sv2v_cast_4_signed[3:0]$1718
   160/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\inp[3:0]$1717
   161/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\sv2v_cast_4_signed[3:0]$1716
   162/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\inp[3:0]$1715
   163/173: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\sv2v_cast_4_signed[3:0]$1714
   164/173: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:450$453$\sv2v_autoblock_3\i[31:0]$1713
   165/173: $0$func$\sv2v_cast_4$cpu_controller.v:450$454$\inp[3:0]$1712
   166/173: $0$func$\sv2v_cast_4$cpu_controller.v:450$454$\sv2v_cast_4[3:0]$1711
   167/173: $0$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1710
   168/173: $0$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_i[15:0]$1709
   169/173: $0$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_to_bin[3:0]$1708
   170/173: $0$func$\priority_decode$cpu_controller.v:450$452$\decoder_signal[15:0]$1707
   171/173: $0$func$\priority_decode$cpu_controller.v:450$452$\reg_list[15:0]$1706
   172/173: $0$func$\priority_decode$cpu_controller.v:450$452$\priority_decode[15:0]$1705
   173/173: $0\base_reg_in_list_status_sig[0:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
     1/21: $3$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal[15:0]$1701
     2/21: $3$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1697
     3/21: $2$func$\priority_decode$cpu_controller.v:443$450$\priority_decode[15:0]$1690
     4/21: $2$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1692
     5/21: $2$func$\priority_decode$cpu_controller.v:443$450$\reg_list[15:0]$1691
     6/21: $2$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal[15:0]$1695
     7/21: $2$func$\reverse_priority_decode$cpu_controller.v:445$451$\data_i[7:0]$1694
     8/21: $2$func$\reverse_priority_decode$cpu_controller.v:445$451$\reverse_priority_decode[15:0]$1693
     9/21: $1$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal[15:0]$1688
    10/21: $1$func$\reverse_priority_decode$cpu_controller.v:445$451$\data_i[7:0]$1687
    11/21: $1$func$\reverse_priority_decode$cpu_controller.v:445$451$\reverse_priority_decode[15:0]$1686
    12/21: $1$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1685
    13/21: $1$func$\priority_decode$cpu_controller.v:443$450$\reg_list[15:0]$1684
    14/21: $1$func$\priority_decode$cpu_controller.v:443$450$\priority_decode[15:0]$1683
    15/21: $0$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal[15:0]$1680
    16/21: $0$func$\reverse_priority_decode$cpu_controller.v:445$451$\data_i[7:0]$1679
    17/21: $0$func$\reverse_priority_decode$cpu_controller.v:445$451$\reverse_priority_decode[15:0]$1678
    18/21: $0$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1677
    19/21: $0$func$\priority_decode$cpu_controller.v:443$450$\reg_list[15:0]$1676
    20/21: $0$func$\priority_decode$cpu_controller.v:443$450$\priority_decode[15:0]$1675
    21/21: $0\hold_counter[15:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:434$1670'.
     1/1: $0\accumulator[4:0]
Creating decoders for process `\cpu_controller.$proc$cpu_controller.v:229$487'.
     1/1044: $18$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1667
     2/1044: $17$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1665
     3/1044: $16$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1663
     4/1044: $15$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1661
     5/1044: $14$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1659
     6/1044: $13$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1657
     7/1044: $12$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1655
     8/1044: $11$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1653
     9/1044: $10$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1651
    10/1044: $9$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1649
    11/1044: $8$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1647
    12/1044: $7$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1645
    13/1044: $6$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1643
    14/1044: $5$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1641
    15/1044: $4$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1639
    16/1044: $3$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1637
    17/1044: $18$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1632
    18/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\sv2v_cast_4_signed[3:0]$1633
    19/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\inp[3:0]$1634
    20/1044: $17$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1628
    21/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\sv2v_cast_4_signed[3:0]$1629
    22/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\inp[3:0]$1630
    23/1044: $16$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1624
    24/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\sv2v_cast_4_signed[3:0]$1625
    25/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\inp[3:0]$1626
    26/1044: $15$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1620
    27/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\sv2v_cast_4_signed[3:0]$1621
    28/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\inp[3:0]$1622
    29/1044: $14$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1616
    30/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\sv2v_cast_4_signed[3:0]$1617
    31/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\inp[3:0]$1618
    32/1044: $13$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1612
    33/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\sv2v_cast_4_signed[3:0]$1613
    34/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\inp[3:0]$1614
    35/1044: $12$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1608
    36/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\sv2v_cast_4_signed[3:0]$1609
    37/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\inp[3:0]$1610
    38/1044: $11$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1604
    39/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\sv2v_cast_4_signed[3:0]$1605
    40/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\inp[3:0]$1606
    41/1044: $10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600
    42/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\sv2v_cast_4_signed[3:0]$1601
    43/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\inp[3:0]$1602
    44/1044: $9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596
    45/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\sv2v_cast_4_signed[3:0]$1597
    46/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\inp[3:0]$1598
    47/1044: $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592
    48/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\sv2v_cast_4_signed[3:0]$1593
    49/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\inp[3:0]$1594
    50/1044: $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588
    51/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\sv2v_cast_4_signed[3:0]$1589
    52/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\inp[3:0]$1590
    53/1044: $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584
    54/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\sv2v_cast_4_signed[3:0]$1585
    55/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\inp[3:0]$1586
    56/1044: $5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580
    57/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\sv2v_cast_4_signed[3:0]$1581
    58/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\inp[3:0]$1582
    59/1044: $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576
    60/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\sv2v_cast_4_signed[3:0]$1577
    61/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\inp[3:0]$1578
    62/1044: $3$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1572
    63/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\sv2v_cast_4_signed[3:0]$1573
    64/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\inp[3:0]$1574
    65/1044: $3$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal[15:0]$1571
    66/1044: $8\reg_write_en_o[0:0]
    67/1044: $6\reg_file_addr_o[3:0]
    68/1044: $2$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_to_bin[3:0]$1526
    69/1044: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:417$398$\sv2v_autoblock_3\i[31:0]$1529
    70/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\inp[3:0]$1561
    71/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\sv2v_cast_4_signed[3:0]$1560
    72/1044: $2$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1528
    73/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\inp[3:0]$1559
    74/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\sv2v_cast_4_signed[3:0]$1558
    75/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\inp[3:0]$1557
    76/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\sv2v_cast_4_signed[3:0]$1556
    77/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\inp[3:0]$1555
    78/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\sv2v_cast_4_signed[3:0]$1554
    79/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\inp[3:0]$1553
    80/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\sv2v_cast_4_signed[3:0]$1552
    81/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\inp[3:0]$1551
    82/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\sv2v_cast_4_signed[3:0]$1550
    83/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\inp[3:0]$1549
    84/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\sv2v_cast_4_signed[3:0]$1548
    85/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\inp[3:0]$1547
    86/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\sv2v_cast_4_signed[3:0]$1546
    87/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\inp[3:0]$1545
    88/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\sv2v_cast_4_signed[3:0]$1544
    89/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\inp[3:0]$1543
    90/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\sv2v_cast_4_signed[3:0]$1542
    91/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\inp[3:0]$1541
    92/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\sv2v_cast_4_signed[3:0]$1540
    93/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\inp[3:0]$1539
    94/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\sv2v_cast_4_signed[3:0]$1538
    95/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\inp[3:0]$1537
    96/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\sv2v_cast_4_signed[3:0]$1536
    97/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\inp[3:0]$1535
    98/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\sv2v_cast_4_signed[3:0]$1534
    99/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\inp[3:0]$1533
   100/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\sv2v_cast_4_signed[3:0]$1532
   101/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\inp[3:0]$1531
   102/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\sv2v_cast_4_signed[3:0]$1530
   103/1044: $2$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_i[15:0]$1527
   104/1044: $2$func$\reverse_priority_decode$cpu_controller.v:417$397$\reverse_priority_decode[15:0]$1523
   105/1044: $2$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal[15:0]$1525
   106/1044: $2$func$\reverse_priority_decode$cpu_controller.v:417$397$\data_i[7:0]$1524
   107/1044: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:423$433$\sv2v_autoblock_2\i[31:0]$1569
   108/1044: $2$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1568
   109/1044: $2$func$\bit_count$cpu_controller.v:423$433$\data_in[15:0]$1567
   110/1044: $2$func$\bit_count$cpu_controller.v:423$433$\bit_count[4:0]$1566
   111/1044: $2$func$\sv2v_cast_16$cpu_controller.v:423$432$\inp[15:0]$1565
   112/1044: $2$func$\sv2v_cast_16$cpu_controller.v:423$432$\sv2v_cast_16[15:0]$1564
   113/1044: $2$func$\sv2v_cast_4$cpu_controller.v:421$431$\inp[3:0]$1563
   114/1044: $2$func$\sv2v_cast_4$cpu_controller.v:421$431$\sv2v_cast_4[3:0]$1562
   115/1044: $4\accumulator_imm_o[31:0]
   116/1044: $17$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1518
   117/1044: $16$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1516
   118/1044: $15$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1514
   119/1044: $14$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1512
   120/1044: $13$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1510
   121/1044: $12$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1508
   122/1044: $11$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1506
   123/1044: $10$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1504
   124/1044: $9$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1502
   125/1044: $8$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1500
   126/1044: $7$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1498
   127/1044: $6$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1496
   128/1044: $5$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1494
   129/1044: $4$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1492
   130/1044: $3$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1490
   131/1044: $2$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$1488
   132/1044: $17$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1483
   133/1044: $16$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1481
   134/1044: $15$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1479
   135/1044: $14$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1477
   136/1044: $13$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1475
   137/1044: $12$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1473
   138/1044: $11$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1471
   139/1044: $10$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1469
   140/1044: $9$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1467
   141/1044: $8$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1465
   142/1044: $7$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1463
   143/1044: $6$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1461
   144/1044: $5$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1459
   145/1044: $4$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1457
   146/1044: $3$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1455
   147/1044: $2$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1453
   148/1044: $18$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1449
   149/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\sv2v_cast_4_signed[3:0]$1450
   150/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\inp[3:0]$1451
   151/1044: $17$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1445
   152/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\sv2v_cast_4_signed[3:0]$1446
   153/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\inp[3:0]$1447
   154/1044: $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441
   155/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\sv2v_cast_4_signed[3:0]$1442
   156/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\inp[3:0]$1443
   157/1044: $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437
   158/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\sv2v_cast_4_signed[3:0]$1438
   159/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\inp[3:0]$1439
   160/1044: $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433
   161/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\sv2v_cast_4_signed[3:0]$1434
   162/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\inp[3:0]$1435
   163/1044: $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429
   164/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\sv2v_cast_4_signed[3:0]$1430
   165/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\inp[3:0]$1431
   166/1044: $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425
   167/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\sv2v_cast_4_signed[3:0]$1426
   168/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\inp[3:0]$1427
   169/1044: $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421
   170/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\sv2v_cast_4_signed[3:0]$1422
   171/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\inp[3:0]$1423
   172/1044: $10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417
   173/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\sv2v_cast_4_signed[3:0]$1418
   174/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\inp[3:0]$1419
   175/1044: $9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413
   176/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\sv2v_cast_4_signed[3:0]$1414
   177/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\inp[3:0]$1415
   178/1044: $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409
   179/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\sv2v_cast_4_signed[3:0]$1410
   180/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\inp[3:0]$1411
   181/1044: $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405
   182/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\sv2v_cast_4_signed[3:0]$1406
   183/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\inp[3:0]$1407
   184/1044: $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401
   185/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\sv2v_cast_4_signed[3:0]$1402
   186/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\inp[3:0]$1403
   187/1044: $5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397
   188/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\sv2v_cast_4_signed[3:0]$1398
   189/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\inp[3:0]$1399
   190/1044: $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393
   191/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\sv2v_cast_4_signed[3:0]$1394
   192/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\inp[3:0]$1395
   193/1044: $3$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1389
   194/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\sv2v_cast_4_signed[3:0]$1390
   195/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\inp[3:0]$1391
   196/1044: $3$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$1388
   197/1044: $5\reg_file_addr_o[3:0]
   198/1044: $2$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_to_bin[3:0]$1349
   199/1044: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:401$326$\sv2v_autoblock_3\i[31:0]$1352
   200/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\inp[3:0]$1384
   201/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\sv2v_cast_4_signed[3:0]$1383
   202/1044: $2$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1351
   203/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\inp[3:0]$1382
   204/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\sv2v_cast_4_signed[3:0]$1381
   205/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\inp[3:0]$1380
   206/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\sv2v_cast_4_signed[3:0]$1379
   207/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\inp[3:0]$1378
   208/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\sv2v_cast_4_signed[3:0]$1377
   209/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\inp[3:0]$1376
   210/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\sv2v_cast_4_signed[3:0]$1375
   211/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\inp[3:0]$1374
   212/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\sv2v_cast_4_signed[3:0]$1373
   213/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\inp[3:0]$1372
   214/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\sv2v_cast_4_signed[3:0]$1371
   215/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\inp[3:0]$1370
   216/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\sv2v_cast_4_signed[3:0]$1369
   217/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\inp[3:0]$1368
   218/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\sv2v_cast_4_signed[3:0]$1367
   219/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\inp[3:0]$1366
   220/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\sv2v_cast_4_signed[3:0]$1365
   221/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\inp[3:0]$1364
   222/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\sv2v_cast_4_signed[3:0]$1363
   223/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\inp[3:0]$1362
   224/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\sv2v_cast_4_signed[3:0]$1361
   225/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\inp[3:0]$1360
   226/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\sv2v_cast_4_signed[3:0]$1359
   227/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\inp[3:0]$1358
   228/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\sv2v_cast_4_signed[3:0]$1357
   229/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\inp[3:0]$1356
   230/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\sv2v_cast_4_signed[3:0]$1355
   231/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\inp[3:0]$1354
   232/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\sv2v_cast_4_signed[3:0]$1353
   233/1044: $2$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_i[15:0]$1350
   234/1044: $2$func$\priority_decode$cpu_controller.v:401$325$\priority_decode[15:0]$1346
   235/1044: $2$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$1348
   236/1044: $2$func$\priority_decode$cpu_controller.v:401$325$\reg_list[15:0]$1347
   237/1044: $3\reg_file_addr_2_source_o[0:0]
   238/1044: $2$func$\sv2v_cast_4$cpu_controller.v:404$359$\inp[3:0]$1386
   239/1044: $2$func$\sv2v_cast_4$cpu_controller.v:404$359$\sv2v_cast_4[3:0]$1385
   240/1044: $3\reg_dest_addr_source_o[0:0]
   241/1044: $17$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1341
   242/1044: $16$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1339
   243/1044: $15$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1337
   244/1044: $14$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1335
   245/1044: $13$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1333
   246/1044: $12$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1331
   247/1044: $11$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1329
   248/1044: $10$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1327
   249/1044: $9$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1325
   250/1044: $8$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1323
   251/1044: $7$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1321
   252/1044: $6$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1319
   253/1044: $5$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1317
   254/1044: $4$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1315
   255/1044: $3$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1313
   256/1044: $2$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1311
   257/1044: $19$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1306
   258/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed[3:0]$1307
   259/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp[3:0]$1308
   260/1044: $18$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1302
   261/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed[3:0]$1303
   262/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp[3:0]$1304
   263/1044: $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298
   264/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed[3:0]$1299
   265/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp[3:0]$1300
   266/1044: $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294
   267/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed[3:0]$1295
   268/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp[3:0]$1296
   269/1044: $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290
   270/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed[3:0]$1291
   271/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp[3:0]$1292
   272/1044: $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286
   273/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed[3:0]$1287
   274/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp[3:0]$1288
   275/1044: $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282
   276/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed[3:0]$1283
   277/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp[3:0]$1284
   278/1044: $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278
   279/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed[3:0]$1279
   280/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp[3:0]$1280
   281/1044: $11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274
   282/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed[3:0]$1275
   283/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp[3:0]$1276
   284/1044: $10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270
   285/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed[3:0]$1271
   286/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp[3:0]$1272
   287/1044: $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266
   288/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed[3:0]$1267
   289/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp[3:0]$1268
   290/1044: $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262
   291/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed[3:0]$1263
   292/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp[3:0]$1264
   293/1044: $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258
   294/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed[3:0]$1259
   295/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp[3:0]$1260
   296/1044: $6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254
   297/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed[3:0]$1255
   298/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp[3:0]$1256
   299/1044: $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250
   300/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed[3:0]$1251
   301/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp[3:0]$1252
   302/1044: $4$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1246
   303/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed[3:0]$1247
   304/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp[3:0]$1248
   305/1044: $4$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1245
   306/1044: $4\reg_file_addr_o[3:0]
   307/1044: $3$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_to_bin[3:0]$1208
   308/1044: $3$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:384$274$\sv2v_autoblock_3\i[31:0]$1211
   309/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp[3:0]$1243
   310/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed[3:0]$1242
   311/1044: $3$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1210
   312/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp[3:0]$1241
   313/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed[3:0]$1240
   314/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp[3:0]$1239
   315/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed[3:0]$1238
   316/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp[3:0]$1237
   317/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed[3:0]$1236
   318/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp[3:0]$1235
   319/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed[3:0]$1234
   320/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp[3:0]$1233
   321/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed[3:0]$1232
   322/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp[3:0]$1231
   323/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed[3:0]$1230
   324/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp[3:0]$1229
   325/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed[3:0]$1228
   326/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp[3:0]$1227
   327/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed[3:0]$1226
   328/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp[3:0]$1225
   329/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed[3:0]$1224
   330/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp[3:0]$1223
   331/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed[3:0]$1222
   332/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp[3:0]$1221
   333/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed[3:0]$1220
   334/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp[3:0]$1219
   335/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed[3:0]$1218
   336/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp[3:0]$1217
   337/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed[3:0]$1216
   338/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp[3:0]$1215
   339/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed[3:0]$1214
   340/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp[3:0]$1213
   341/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed[3:0]$1212
   342/1044: $3$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_i[15:0]$1209
   343/1044: $3$func$\priority_decode$cpu_controller.v:384$273$\priority_decode[15:0]$1205
   344/1044: $3$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1207
   345/1044: $3$func$\priority_decode$cpu_controller.v:384$273$\reg_list[15:0]$1206
   346/1044: $18$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1201
   347/1044: $17$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1199
   348/1044: $16$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1197
   349/1044: $15$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1195
   350/1044: $14$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1193
   351/1044: $13$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1191
   352/1044: $12$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1189
   353/1044: $11$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1187
   354/1044: $10$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1185
   355/1044: $9$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1183
   356/1044: $8$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1181
   357/1044: $7$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1179
   358/1044: $6$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1177
   359/1044: $5$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1175
   360/1044: $4$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1173
   361/1044: $3$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1171
   362/1044: $19$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1166
   363/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed[3:0]$1167
   364/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp[3:0]$1168
   365/1044: $18$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1162
   366/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed[3:0]$1163
   367/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp[3:0]$1164
   368/1044: $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158
   369/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed[3:0]$1159
   370/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp[3:0]$1160
   371/1044: $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154
   372/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed[3:0]$1155
   373/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp[3:0]$1156
   374/1044: $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150
   375/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed[3:0]$1151
   376/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp[3:0]$1152
   377/1044: $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146
   378/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed[3:0]$1147
   379/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp[3:0]$1148
   380/1044: $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142
   381/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed[3:0]$1143
   382/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp[3:0]$1144
   383/1044: $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138
   384/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed[3:0]$1139
   385/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp[3:0]$1140
   386/1044: $11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134
   387/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed[3:0]$1135
   388/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp[3:0]$1136
   389/1044: $10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130
   390/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed[3:0]$1131
   391/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp[3:0]$1132
   392/1044: $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126
   393/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed[3:0]$1127
   394/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp[3:0]$1128
   395/1044: $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122
   396/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed[3:0]$1123
   397/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp[3:0]$1124
   398/1044: $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118
   399/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed[3:0]$1119
   400/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp[3:0]$1120
   401/1044: $6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114
   402/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed[3:0]$1115
   403/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp[3:0]$1116
   404/1044: $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110
   405/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed[3:0]$1111
   406/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp[3:0]$1112
   407/1044: $4$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1106
   408/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed[3:0]$1107
   409/1044: $4$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp[3:0]$1108
   410/1044: $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105
   411/1044: $3\reg_file_addr_o[3:0]
   412/1044: $3$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_to_bin[3:0]$1066
   413/1044: $3$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:369$222$\sv2v_autoblock_3\i[31:0]$1069
   414/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp[3:0]$1101
   415/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed[3:0]$1100
   416/1044: $3$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1068
   417/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp[3:0]$1099
   418/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed[3:0]$1098
   419/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp[3:0]$1097
   420/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed[3:0]$1096
   421/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp[3:0]$1095
   422/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed[3:0]$1094
   423/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp[3:0]$1093
   424/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed[3:0]$1092
   425/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp[3:0]$1091
   426/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed[3:0]$1090
   427/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp[3:0]$1089
   428/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed[3:0]$1088
   429/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp[3:0]$1087
   430/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed[3:0]$1086
   431/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp[3:0]$1085
   432/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed[3:0]$1084
   433/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp[3:0]$1083
   434/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed[3:0]$1082
   435/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp[3:0]$1081
   436/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed[3:0]$1080
   437/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp[3:0]$1079
   438/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed[3:0]$1078
   439/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp[3:0]$1077
   440/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed[3:0]$1076
   441/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp[3:0]$1075
   442/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed[3:0]$1074
   443/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp[3:0]$1073
   444/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed[3:0]$1072
   445/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp[3:0]$1071
   446/1044: $3$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed[3:0]$1070
   447/1044: $3$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_i[15:0]$1067
   448/1044: $3$func$\priority_decode$cpu_controller.v:369$221$\priority_decode[15:0]$1063
   449/1044: $3$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1065
   450/1044: $3$func$\priority_decode$cpu_controller.v:369$221$\reg_list[15:0]$1064
   451/1044: $3$func$\sv2v_cast_32$cpu_controller.v:373$255$\inp[31:0]$1103
   452/1044: $3$func$\sv2v_cast_32$cpu_controller.v:373$255$\sv2v_cast_32[31:0]$1102
   453/1044: $7\reg_write_en_o[0:0]
   454/1044: $3\accumulator_imm_o[31:0]
   455/1044: $18$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1058
   456/1044: $17$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1056
   457/1044: $16$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1054
   458/1044: $15$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1052
   459/1044: $14$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1050
   460/1044: $13$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1048
   461/1044: $12$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1046
   462/1044: $11$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1044
   463/1044: $10$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1042
   464/1044: $9$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1040
   465/1044: $8$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1038
   466/1044: $7$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1036
   467/1044: $6$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1034
   468/1044: $5$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1032
   469/1044: $4$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1030
   470/1044: $3$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1028
   471/1044: $18$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1024
   472/1044: $17$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1022
   473/1044: $16$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1020
   474/1044: $15$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1018
   475/1044: $14$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1016
   476/1044: $13$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1014
   477/1044: $12$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1012
   478/1044: $11$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1010
   479/1044: $10$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1008
   480/1044: $9$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1006
   481/1044: $8$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1004
   482/1044: $7$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1002
   483/1044: $6$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1000
   484/1044: $5$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$998
   485/1044: $4$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$996
   486/1044: $3$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$994
   487/1044: $4\alu_control_signal_o[4:0]
   488/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp[3:0]$993
   489/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed[3:0]$992
   490/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp[3:0]$991
   491/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed[3:0]$990
   492/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp[3:0]$989
   493/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed[3:0]$988
   494/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp[3:0]$987
   495/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed[3:0]$986
   496/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp[3:0]$985
   497/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed[3:0]$984
   498/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp[3:0]$983
   499/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed[3:0]$982
   500/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp[3:0]$981
   501/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed[3:0]$980
   502/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp[3:0]$979
   503/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed[3:0]$978
   504/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp[3:0]$977
   505/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed[3:0]$976
   506/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp[3:0]$975
   507/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed[3:0]$974
   508/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp[3:0]$973
   509/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed[3:0]$972
   510/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp[3:0]$971
   511/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed[3:0]$970
   512/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp[3:0]$969
   513/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed[3:0]$968
   514/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp[3:0]$967
   515/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed[3:0]$966
   516/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp[3:0]$965
   517/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed[3:0]$964
   518/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp[3:0]$963
   519/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed[3:0]$962
   520/1044: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:384$274$\sv2v_autoblock_3\i[31:0]$961
   521/1044: $2$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$960
   522/1044: $2$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_i[15:0]$959
   523/1044: $2$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_to_bin[3:0]$958
   524/1044: $2$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$957
   525/1044: $2$func$\priority_decode$cpu_controller.v:384$273$\reg_list[15:0]$956
   526/1044: $2$func$\priority_decode$cpu_controller.v:384$273$\priority_decode[15:0]$955
   527/1044: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:378$256$\sv2v_autoblock_2\i[31:0]$954
   528/1044: $2$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$953
   529/1044: $2$func$\bit_count$cpu_controller.v:378$256$\data_in[15:0]$952
   530/1044: $2$func$\bit_count$cpu_controller.v:378$256$\bit_count[4:0]$951
   531/1044: $2$func$\sv2v_cast_32$cpu_controller.v:373$255$\inp[31:0]$950
   532/1044: $2$func$\sv2v_cast_32$cpu_controller.v:373$255$\sv2v_cast_32[31:0]$949
   533/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp[3:0]$948
   534/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed[3:0]$947
   535/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp[3:0]$946
   536/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed[3:0]$945
   537/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp[3:0]$944
   538/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed[3:0]$943
   539/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp[3:0]$942
   540/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed[3:0]$941
   541/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp[3:0]$940
   542/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed[3:0]$939
   543/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp[3:0]$938
   544/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed[3:0]$937
   545/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp[3:0]$936
   546/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed[3:0]$935
   547/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp[3:0]$934
   548/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed[3:0]$933
   549/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp[3:0]$932
   550/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed[3:0]$931
   551/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp[3:0]$930
   552/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed[3:0]$929
   553/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp[3:0]$928
   554/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed[3:0]$927
   555/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp[3:0]$926
   556/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed[3:0]$925
   557/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp[3:0]$924
   558/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed[3:0]$923
   559/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp[3:0]$922
   560/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed[3:0]$921
   561/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp[3:0]$920
   562/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed[3:0]$919
   563/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp[3:0]$918
   564/1044: $2$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed[3:0]$917
   565/1044: $2$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:369$222$\sv2v_autoblock_3\i[31:0]$916
   566/1044: $2$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$915
   567/1044: $2$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_i[15:0]$914
   568/1044: $2$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_to_bin[3:0]$913
   569/1044: $2$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$912
   570/1044: $2$func$\priority_decode$cpu_controller.v:369$221$\reg_list[15:0]$911
   571/1044: $2$func$\priority_decode$cpu_controller.v:369$221$\priority_decode[15:0]$910
   572/1044: $2$func$\sv2v_cast_32$cpu_controller.v:364$220$\inp[31:0]$909
   573/1044: $2$func$\sv2v_cast_32$cpu_controller.v:364$220$\sv2v_cast_32[31:0]$908
   574/1044: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:363$203$\sv2v_autoblock_2\i[31:0]$907
   575/1044: $2$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$906
   576/1044: $2$func$\bit_count$cpu_controller.v:363$203$\data_in[15:0]$905
   577/1044: $2$func$\bit_count$cpu_controller.v:363$203$\bit_count[4:0]$904
   578/1044: $2$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:362$186$\sv2v_autoblock_2\i[31:0]$903
   579/1044: $2$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$902
   580/1044: $2$func$\bit_count$cpu_controller.v:362$186$\data_in[15:0]$901
   581/1044: $2$func$\bit_count$cpu_controller.v:362$186$\bit_count[4:0]$900
   582/1044: $2$func$\sv2v_cast_16$cpu_controller.v:361$185$\inp[15:0]$899
   583/1044: $2$func$\sv2v_cast_16$cpu_controller.v:361$185$\sv2v_cast_16[15:0]$898
   584/1044: $2\new_sp_offset[4:0]
   585/1044: $2\reg_list_from_instruction[15:0]
   586/1044: $2\reg_file_addr_o[3:0]
   587/1044: $2\reg_dest_addr_source_o[0:0]
   588/1044: $2\reg_file_addr_2_source_o[0:0]
   589/1044: $2\pipeline_ctrl_signal_o[0:0]
   590/1044: $6\reg_write_en_o[0:0]
   591/1044: $2\accumulator_imm_o[31:0]
   592/1044: $3\alu_input_2_select_o[2:0]
   593/1044: $4\mem_write_en_o[0:0]
   594/1044: $5\reg_write_en_o[0:0]
   595/1044: $3\mem_write_en_o[0:0]
   596/1044: $4\reg_write_en_o[0:0]
   597/1044: $2\mem_write_en_o[0:0]
   598/1044: $3\alu_control_signal_o[4:0]
   599/1044: $3\reg_write_en_o[0:0]
   600/1044: $3\alu_input_1_select_o[2:0]
   601/1044: $2\alu_input_2_select_o[2:0]
   602/1044: $2\alu_control_signal_o[4:0]
   603/1044: $2\reg_write_en_o[0:0]
   604/1044: $2\alu_input_1_select_o[2:0]
   605/1044: $1\reg_write_en_o[0:0]
   606/1044: $1\alu_control_signal_o[4:0]
   607/1044: $1\alu_input_2_select_o[2:0]
   608/1044: $1\alu_input_1_select_o[2:0]
   609/1044: $1\update_flag_o[0:0]
   610/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:423$433$\sv2v_autoblock_2\i[31:0]$895
   611/1044: $1$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$894
   612/1044: $1$func$\bit_count$cpu_controller.v:423$433$\data_in[15:0]$893
   613/1044: $1$func$\bit_count$cpu_controller.v:423$433$\bit_count[4:0]$892
   614/1044: $1$func$\sv2v_cast_16$cpu_controller.v:423$432$\inp[15:0]$891
   615/1044: $1$func$\sv2v_cast_16$cpu_controller.v:423$432$\sv2v_cast_16[15:0]$890
   616/1044: $1$func$\sv2v_cast_4$cpu_controller.v:421$431$\inp[3:0]$889
   617/1044: $1$func$\sv2v_cast_4$cpu_controller.v:421$431$\sv2v_cast_4[3:0]$888
   618/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\inp[3:0]$887
   619/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\sv2v_cast_4_signed[3:0]$886
   620/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\inp[3:0]$885
   621/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\sv2v_cast_4_signed[3:0]$884
   622/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\inp[3:0]$883
   623/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\sv2v_cast_4_signed[3:0]$882
   624/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\inp[3:0]$881
   625/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\sv2v_cast_4_signed[3:0]$880
   626/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\inp[3:0]$879
   627/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\sv2v_cast_4_signed[3:0]$878
   628/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\inp[3:0]$877
   629/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\sv2v_cast_4_signed[3:0]$876
   630/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\inp[3:0]$875
   631/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\sv2v_cast_4_signed[3:0]$874
   632/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\inp[3:0]$873
   633/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\sv2v_cast_4_signed[3:0]$872
   634/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\inp[3:0]$871
   635/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\sv2v_cast_4_signed[3:0]$870
   636/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\inp[3:0]$869
   637/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\sv2v_cast_4_signed[3:0]$868
   638/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\inp[3:0]$867
   639/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\sv2v_cast_4_signed[3:0]$866
   640/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\inp[3:0]$865
   641/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\sv2v_cast_4_signed[3:0]$864
   642/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\inp[3:0]$863
   643/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\sv2v_cast_4_signed[3:0]$862
   644/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\inp[3:0]$861
   645/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\sv2v_cast_4_signed[3:0]$860
   646/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\inp[3:0]$859
   647/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\sv2v_cast_4_signed[3:0]$858
   648/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\inp[3:0]$857
   649/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\sv2v_cast_4_signed[3:0]$856
   650/1044: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:417$398$\sv2v_autoblock_3\i[31:0]$855
   651/1044: $1$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$854
   652/1044: $1$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_i[15:0]$853
   653/1044: $1$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_to_bin[3:0]$852
   654/1044: $1$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal[15:0]$851
   655/1044: $1$func$\reverse_priority_decode$cpu_controller.v:417$397$\data_i[7:0]$850
   656/1044: $1$func$\reverse_priority_decode$cpu_controller.v:417$397$\reverse_priority_decode[15:0]$849
   657/1044: $1$func$\sv2v_cast_32$cpu_controller.v:413$396$\inp[31:0]$848
   658/1044: $1$func$\sv2v_cast_32$cpu_controller.v:413$396$\sv2v_cast_32[31:0]$847
   659/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:412$379$\sv2v_autoblock_2\i[31:0]$846
   660/1044: $1$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$845
   661/1044: $1$func$\bit_count$cpu_controller.v:412$379$\data_in[15:0]$844
   662/1044: $1$func$\bit_count$cpu_controller.v:412$379$\bit_count[4:0]$843
   663/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:411$362$\sv2v_autoblock_2\i[31:0]$842
   664/1044: $1$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$841
   665/1044: $1$func$\bit_count$cpu_controller.v:411$362$\data_in[15:0]$840
   666/1044: $1$func$\bit_count$cpu_controller.v:411$362$\bit_count[4:0]$839
   667/1044: $1$func$\sv2v_cast_16$cpu_controller.v:411$361$\inp[15:0]$838
   668/1044: $1$func$\sv2v_cast_16$cpu_controller.v:411$361$\sv2v_cast_16[15:0]$837
   669/1044: $1$func$\sv2v_cast_16$cpu_controller.v:410$360$\inp[15:0]$836
   670/1044: $1$func$\sv2v_cast_16$cpu_controller.v:410$360$\sv2v_cast_16[15:0]$835
   671/1044: $1$func$\sv2v_cast_4$cpu_controller.v:404$359$\inp[3:0]$834
   672/1044: $1$func$\sv2v_cast_4$cpu_controller.v:404$359$\sv2v_cast_4[3:0]$833
   673/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\inp[3:0]$832
   674/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\sv2v_cast_4_signed[3:0]$831
   675/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\inp[3:0]$830
   676/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\sv2v_cast_4_signed[3:0]$829
   677/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\inp[3:0]$828
   678/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\sv2v_cast_4_signed[3:0]$827
   679/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\inp[3:0]$826
   680/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\sv2v_cast_4_signed[3:0]$825
   681/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\inp[3:0]$824
   682/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\sv2v_cast_4_signed[3:0]$823
   683/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\inp[3:0]$822
   684/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\sv2v_cast_4_signed[3:0]$821
   685/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\inp[3:0]$820
   686/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\sv2v_cast_4_signed[3:0]$819
   687/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\inp[3:0]$818
   688/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\sv2v_cast_4_signed[3:0]$817
   689/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\inp[3:0]$816
   690/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\sv2v_cast_4_signed[3:0]$815
   691/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\inp[3:0]$814
   692/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\sv2v_cast_4_signed[3:0]$813
   693/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\inp[3:0]$812
   694/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\sv2v_cast_4_signed[3:0]$811
   695/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\inp[3:0]$810
   696/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\sv2v_cast_4_signed[3:0]$809
   697/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\inp[3:0]$808
   698/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\sv2v_cast_4_signed[3:0]$807
   699/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\inp[3:0]$806
   700/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\sv2v_cast_4_signed[3:0]$805
   701/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\inp[3:0]$804
   702/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\sv2v_cast_4_signed[3:0]$803
   703/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\inp[3:0]$802
   704/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\sv2v_cast_4_signed[3:0]$801
   705/1044: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:401$326$\sv2v_autoblock_3\i[31:0]$800
   706/1044: $1$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$799
   707/1044: $1$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_i[15:0]$798
   708/1044: $1$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_to_bin[3:0]$797
   709/1044: $1$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$796
   710/1044: $1$func$\priority_decode$cpu_controller.v:401$325$\reg_list[15:0]$795
   711/1044: $1$func$\priority_decode$cpu_controller.v:401$325$\priority_decode[15:0]$794
   712/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:394$308$\sv2v_autoblock_2\i[31:0]$793
   713/1044: $1$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$792
   714/1044: $1$func$\bit_count$cpu_controller.v:394$308$\data_in[15:0]$791
   715/1044: $1$func$\bit_count$cpu_controller.v:394$308$\bit_count[4:0]$790
   716/1044: $1$func$\sv2v_cast_16$cpu_controller.v:393$307$\inp[15:0]$789
   717/1044: $1$func$\sv2v_cast_16$cpu_controller.v:393$307$\sv2v_cast_16[15:0]$788
   718/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp[3:0]$787
   719/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed[3:0]$786
   720/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp[3:0]$785
   721/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed[3:0]$784
   722/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp[3:0]$783
   723/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed[3:0]$782
   724/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp[3:0]$781
   725/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed[3:0]$780
   726/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp[3:0]$779
   727/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed[3:0]$778
   728/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp[3:0]$777
   729/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed[3:0]$776
   730/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp[3:0]$775
   731/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed[3:0]$774
   732/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp[3:0]$773
   733/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed[3:0]$772
   734/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp[3:0]$771
   735/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed[3:0]$770
   736/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp[3:0]$769
   737/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed[3:0]$768
   738/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp[3:0]$767
   739/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed[3:0]$766
   740/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp[3:0]$765
   741/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed[3:0]$764
   742/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp[3:0]$763
   743/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed[3:0]$762
   744/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp[3:0]$761
   745/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed[3:0]$760
   746/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp[3:0]$759
   747/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed[3:0]$758
   748/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp[3:0]$757
   749/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed[3:0]$756
   750/1044: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:384$274$\sv2v_autoblock_3\i[31:0]$755
   751/1044: $1$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$754
   752/1044: $1$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_i[15:0]$753
   753/1044: $1$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_to_bin[3:0]$752
   754/1044: $1$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$751
   755/1044: $1$func$\priority_decode$cpu_controller.v:384$273$\reg_list[15:0]$750
   756/1044: $1$func$\priority_decode$cpu_controller.v:384$273$\priority_decode[15:0]$749
   757/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:378$256$\sv2v_autoblock_2\i[31:0]$748
   758/1044: $1$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$747
   759/1044: $1$func$\bit_count$cpu_controller.v:378$256$\data_in[15:0]$746
   760/1044: $1$func$\bit_count$cpu_controller.v:378$256$\bit_count[4:0]$745
   761/1044: $1$func$\sv2v_cast_32$cpu_controller.v:373$255$\inp[31:0]$744
   762/1044: $1$func$\sv2v_cast_32$cpu_controller.v:373$255$\sv2v_cast_32[31:0]$743
   763/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp[3:0]$742
   764/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed[3:0]$741
   765/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp[3:0]$740
   766/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed[3:0]$739
   767/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp[3:0]$738
   768/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed[3:0]$737
   769/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp[3:0]$736
   770/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed[3:0]$735
   771/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp[3:0]$734
   772/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed[3:0]$733
   773/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp[3:0]$732
   774/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed[3:0]$731
   775/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp[3:0]$730
   776/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed[3:0]$729
   777/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp[3:0]$728
   778/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed[3:0]$727
   779/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp[3:0]$726
   780/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed[3:0]$725
   781/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp[3:0]$724
   782/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed[3:0]$723
   783/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp[3:0]$722
   784/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed[3:0]$721
   785/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp[3:0]$720
   786/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed[3:0]$719
   787/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp[3:0]$718
   788/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed[3:0]$717
   789/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp[3:0]$716
   790/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed[3:0]$715
   791/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp[3:0]$714
   792/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed[3:0]$713
   793/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp[3:0]$712
   794/1044: $1$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed[3:0]$711
   795/1044: $1$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:369$222$\sv2v_autoblock_3\i[31:0]$710
   796/1044: $1$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$709
   797/1044: $1$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_i[15:0]$708
   798/1044: $1$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_to_bin[3:0]$707
   799/1044: $1$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$706
   800/1044: $1$func$\priority_decode$cpu_controller.v:369$221$\reg_list[15:0]$705
   801/1044: $1$func$\priority_decode$cpu_controller.v:369$221$\priority_decode[15:0]$704
   802/1044: $1$func$\sv2v_cast_32$cpu_controller.v:364$220$\inp[31:0]$703
   803/1044: $1$func$\sv2v_cast_32$cpu_controller.v:364$220$\sv2v_cast_32[31:0]$702
   804/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:363$203$\sv2v_autoblock_2\i[31:0]$701
   805/1044: $1$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$700
   806/1044: $1$func$\bit_count$cpu_controller.v:363$203$\data_in[15:0]$699
   807/1044: $1$func$\bit_count$cpu_controller.v:363$203$\bit_count[4:0]$698
   808/1044: $1$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:362$186$\sv2v_autoblock_2\i[31:0]$697
   809/1044: $1$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$696
   810/1044: $1$func$\bit_count$cpu_controller.v:362$186$\data_in[15:0]$695
   811/1044: $1$func$\bit_count$cpu_controller.v:362$186$\bit_count[4:0]$694
   812/1044: $1$func$\sv2v_cast_16$cpu_controller.v:361$185$\inp[15:0]$693
   813/1044: $1$func$\sv2v_cast_16$cpu_controller.v:361$185$\sv2v_cast_16[15:0]$692
   814/1044: $1\new_sp_offset[4:0]
   815/1044: $1\reg_list_from_instruction[15:0]
   816/1044: $1\reg_file_addr_o[3:0]
   817/1044: $1\reg_dest_addr_source_o[0:0]
   818/1044: $1\reg_file_addr_2_source_o[0:0]
   819/1044: $1\pipeline_ctrl_signal_o[0:0]
   820/1044: $1\reverse_order_hold_counter[0:0]
   821/1044: $1\accumulator_imm_o[31:0]
   822/1044: $1\mem_write_en_o[0:0]
   823/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:423$433$\sv2v_autoblock_2\i[31:0]$691
   824/1044: $0$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$690
   825/1044: $0$func$\bit_count$cpu_controller.v:423$433$\data_in[15:0]$689
   826/1044: $0$func$\bit_count$cpu_controller.v:423$433$\bit_count[4:0]$688
   827/1044: $0$func$\sv2v_cast_16$cpu_controller.v:423$432$\inp[15:0]$687
   828/1044: $0$func$\sv2v_cast_16$cpu_controller.v:423$432$\sv2v_cast_16[15:0]$686
   829/1044: $0$func$\sv2v_cast_4$cpu_controller.v:421$431$\inp[3:0]$685
   830/1044: $0$func$\sv2v_cast_4$cpu_controller.v:421$431$\sv2v_cast_4[3:0]$684
   831/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\inp[3:0]$683
   832/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\sv2v_cast_4_signed[3:0]$682
   833/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\inp[3:0]$681
   834/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\sv2v_cast_4_signed[3:0]$680
   835/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\inp[3:0]$679
   836/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\sv2v_cast_4_signed[3:0]$678
   837/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\inp[3:0]$677
   838/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\sv2v_cast_4_signed[3:0]$676
   839/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\inp[3:0]$675
   840/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\sv2v_cast_4_signed[3:0]$674
   841/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\inp[3:0]$673
   842/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\sv2v_cast_4_signed[3:0]$672
   843/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\inp[3:0]$671
   844/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\sv2v_cast_4_signed[3:0]$670
   845/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\inp[3:0]$669
   846/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\sv2v_cast_4_signed[3:0]$668
   847/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\inp[3:0]$667
   848/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\sv2v_cast_4_signed[3:0]$666
   849/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\inp[3:0]$665
   850/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\sv2v_cast_4_signed[3:0]$664
   851/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\inp[3:0]$663
   852/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\sv2v_cast_4_signed[3:0]$662
   853/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\inp[3:0]$661
   854/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\sv2v_cast_4_signed[3:0]$660
   855/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\inp[3:0]$659
   856/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\sv2v_cast_4_signed[3:0]$658
   857/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\inp[3:0]$657
   858/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\sv2v_cast_4_signed[3:0]$656
   859/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\inp[3:0]$655
   860/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\sv2v_cast_4_signed[3:0]$654
   861/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\inp[3:0]$653
   862/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\sv2v_cast_4_signed[3:0]$652
   863/1044: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:417$398$\sv2v_autoblock_3\i[31:0]$651
   864/1044: $0$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$650
   865/1044: $0$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_i[15:0]$649
   866/1044: $0$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_to_bin[3:0]$648
   867/1044: $0$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal[15:0]$647
   868/1044: $0$func$\reverse_priority_decode$cpu_controller.v:417$397$\data_i[7:0]$646
   869/1044: $0$func$\reverse_priority_decode$cpu_controller.v:417$397$\reverse_priority_decode[15:0]$645
   870/1044: $0$func$\sv2v_cast_32$cpu_controller.v:413$396$\inp[31:0]$644
   871/1044: $0$func$\sv2v_cast_32$cpu_controller.v:413$396$\sv2v_cast_32[31:0]$643
   872/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:412$379$\sv2v_autoblock_2\i[31:0]$642
   873/1044: $0$func$\bit_count$cpu_controller.v:412$379$\sum[4:0]$641
   874/1044: $0$func$\bit_count$cpu_controller.v:412$379$\data_in[15:0]$640
   875/1044: $0$func$\bit_count$cpu_controller.v:412$379$\bit_count[4:0]$639
   876/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:411$362$\sv2v_autoblock_2\i[31:0]$638
   877/1044: $0$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$637
   878/1044: $0$func$\bit_count$cpu_controller.v:411$362$\data_in[15:0]$636
   879/1044: $0$func$\bit_count$cpu_controller.v:411$362$\bit_count[4:0]$635
   880/1044: $0$func$\sv2v_cast_16$cpu_controller.v:411$361$\inp[15:0]$634
   881/1044: $0$func$\sv2v_cast_16$cpu_controller.v:411$361$\sv2v_cast_16[15:0]$633
   882/1044: $0$func$\sv2v_cast_16$cpu_controller.v:410$360$\inp[15:0]$632
   883/1044: $0$func$\sv2v_cast_16$cpu_controller.v:410$360$\sv2v_cast_16[15:0]$631
   884/1044: $0$func$\sv2v_cast_4$cpu_controller.v:404$359$\inp[3:0]$630
   885/1044: $0$func$\sv2v_cast_4$cpu_controller.v:404$359$\sv2v_cast_4[3:0]$629
   886/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\inp[3:0]$628
   887/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\sv2v_cast_4_signed[3:0]$627
   888/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\inp[3:0]$626
   889/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\sv2v_cast_4_signed[3:0]$625
   890/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\inp[3:0]$624
   891/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\sv2v_cast_4_signed[3:0]$623
   892/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\inp[3:0]$622
   893/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\sv2v_cast_4_signed[3:0]$621
   894/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\inp[3:0]$620
   895/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\sv2v_cast_4_signed[3:0]$619
   896/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\inp[3:0]$618
   897/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\sv2v_cast_4_signed[3:0]$617
   898/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\inp[3:0]$616
   899/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\sv2v_cast_4_signed[3:0]$615
   900/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\inp[3:0]$614
   901/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\sv2v_cast_4_signed[3:0]$613
   902/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\inp[3:0]$612
   903/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\sv2v_cast_4_signed[3:0]$611
   904/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\inp[3:0]$610
   905/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\sv2v_cast_4_signed[3:0]$609
   906/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\inp[3:0]$608
   907/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\sv2v_cast_4_signed[3:0]$607
   908/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\inp[3:0]$606
   909/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\sv2v_cast_4_signed[3:0]$605
   910/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\inp[3:0]$604
   911/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\sv2v_cast_4_signed[3:0]$603
   912/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\inp[3:0]$602
   913/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\sv2v_cast_4_signed[3:0]$601
   914/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\inp[3:0]$600
   915/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\sv2v_cast_4_signed[3:0]$599
   916/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\inp[3:0]$598
   917/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\sv2v_cast_4_signed[3:0]$597
   918/1044: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:401$326$\sv2v_autoblock_3\i[31:0]$596
   919/1044: $0$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$595
   920/1044: $0$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_i[15:0]$594
   921/1044: $0$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_to_bin[3:0]$593
   922/1044: $0$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$592
   923/1044: $0$func$\priority_decode$cpu_controller.v:401$325$\reg_list[15:0]$591
   924/1044: $0$func$\priority_decode$cpu_controller.v:401$325$\priority_decode[15:0]$590
   925/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:394$308$\sv2v_autoblock_2\i[31:0]$589
   926/1044: $0$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$588
   927/1044: $0$func$\bit_count$cpu_controller.v:394$308$\data_in[15:0]$587
   928/1044: $0$func$\bit_count$cpu_controller.v:394$308$\bit_count[4:0]$586
   929/1044: $0$func$\sv2v_cast_16$cpu_controller.v:393$307$\inp[15:0]$585
   930/1044: $0$func$\sv2v_cast_16$cpu_controller.v:393$307$\sv2v_cast_16[15:0]$584
   931/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp[3:0]$583
   932/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed[3:0]$582
   933/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp[3:0]$581
   934/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed[3:0]$580
   935/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp[3:0]$579
   936/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed[3:0]$578
   937/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp[3:0]$577
   938/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed[3:0]$576
   939/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp[3:0]$575
   940/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed[3:0]$574
   941/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp[3:0]$573
   942/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed[3:0]$572
   943/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp[3:0]$571
   944/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed[3:0]$570
   945/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp[3:0]$569
   946/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed[3:0]$568
   947/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp[3:0]$567
   948/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed[3:0]$566
   949/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp[3:0]$565
   950/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed[3:0]$564
   951/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp[3:0]$563
   952/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed[3:0]$562
   953/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp[3:0]$561
   954/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed[3:0]$560
   955/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp[3:0]$559
   956/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed[3:0]$558
   957/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp[3:0]$557
   958/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed[3:0]$556
   959/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp[3:0]$555
   960/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed[3:0]$554
   961/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp[3:0]$553
   962/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed[3:0]$552
   963/1044: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:384$274$\sv2v_autoblock_3\i[31:0]$551
   964/1044: $0$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$550
   965/1044: $0$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_i[15:0]$549
   966/1044: $0$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_to_bin[3:0]$548
   967/1044: $0$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$547
   968/1044: $0$func$\priority_decode$cpu_controller.v:384$273$\reg_list[15:0]$546
   969/1044: $0$func$\priority_decode$cpu_controller.v:384$273$\priority_decode[15:0]$545
   970/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:378$256$\sv2v_autoblock_2\i[31:0]$544
   971/1044: $0$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$543
   972/1044: $0$func$\bit_count$cpu_controller.v:378$256$\data_in[15:0]$542
   973/1044: $0$func$\bit_count$cpu_controller.v:378$256$\bit_count[4:0]$541
   974/1044: $0$func$\sv2v_cast_32$cpu_controller.v:373$255$\inp[31:0]$540
   975/1044: $0$func$\sv2v_cast_32$cpu_controller.v:373$255$\sv2v_cast_32[31:0]$539
   976/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp[3:0]$538
   977/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed[3:0]$537
   978/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp[3:0]$536
   979/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed[3:0]$535
   980/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp[3:0]$534
   981/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed[3:0]$533
   982/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp[3:0]$532
   983/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed[3:0]$531
   984/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp[3:0]$530
   985/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed[3:0]$529
   986/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp[3:0]$528
   987/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed[3:0]$527
   988/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp[3:0]$526
   989/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed[3:0]$525
   990/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp[3:0]$524
   991/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed[3:0]$523
   992/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp[3:0]$522
   993/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed[3:0]$521
   994/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp[3:0]$520
   995/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed[3:0]$519
   996/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp[3:0]$518
   997/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed[3:0]$517
   998/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp[3:0]$516
   999/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed[3:0]$515
  1000/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp[3:0]$514
  1001/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed[3:0]$513
  1002/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp[3:0]$512
  1003/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed[3:0]$511
  1004/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp[3:0]$510
  1005/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed[3:0]$509
  1006/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp[3:0]$508
  1007/1044: $0$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed[3:0]$507
  1008/1044: $0$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:369$222$\sv2v_autoblock_3\i[31:0]$506
  1009/1044: $0$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$505
  1010/1044: $0$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_i[15:0]$504
  1011/1044: $0$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_to_bin[3:0]$503
  1012/1044: $0$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$502
  1013/1044: $0$func$\priority_decode$cpu_controller.v:369$221$\reg_list[15:0]$501
  1014/1044: $0$func$\priority_decode$cpu_controller.v:369$221$\priority_decode[15:0]$500
  1015/1044: $0$func$\sv2v_cast_32$cpu_controller.v:364$220$\inp[31:0]$499
  1016/1044: $0$func$\sv2v_cast_32$cpu_controller.v:364$220$\sv2v_cast_32[31:0]$498
  1017/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:363$203$\sv2v_autoblock_2\i[31:0]$497
  1018/1044: $0$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$496
  1019/1044: $0$func$\bit_count$cpu_controller.v:363$203$\data_in[15:0]$495
  1020/1044: $0$func$\bit_count$cpu_controller.v:363$203$\bit_count[4:0]$494
  1021/1044: $0$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:362$186$\sv2v_autoblock_2\i[31:0]$493
  1022/1044: $0$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$492
  1023/1044: $0$func$\bit_count$cpu_controller.v:362$186$\data_in[15:0]$491
  1024/1044: $0$func$\bit_count$cpu_controller.v:362$186$\bit_count[4:0]$490
  1025/1044: $0$func$\sv2v_cast_16$cpu_controller.v:361$185$\inp[15:0]$489
  1026/1044: $0$func$\sv2v_cast_16$cpu_controller.v:361$185$\sv2v_cast_16[15:0]$488
  1027/1044: $0\new_sp_offset[4:0]
  1028/1044: $0\reg_list_from_instruction[15:0]
  1029/1044: $0\reg_file_addr_o[3:0]
  1030/1044: $0\reg_dest_addr_source_o[0:0]
  1031/1044: $0\reg_file_addr_2_source_o[0:0]
  1032/1044: $0\pipeline_ctrl_signal_o[0:0]
  1033/1044: $0\reg_write_en_o[0:0]
  1034/1044: $0\reverse_order_hold_counter[0:0]
  1035/1044: $0\accumulator_imm_o[31:0]
  1036/1044: $0\update_flag_o[0:0]
  1037/1044: $0\alu_control_signal_o[4:0]
  1038/1044: $0\alu_input_2_select_o[2:0]
  1039/1044: $0\alu_input_1_select_o[2:0]
  1040/1044: $0\mem_write_en_o[0:0]
  1041/1044: $0\reg_file_data_source_o[0:0]
  1042/1044: $0\mem_read_en_o[0:0]
  1043/1044: $0\data_processing_code_internal[3:0]
  1044/1044: $0\shift_code_internal[4:0]

11.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\cpu_controller.\mem_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\mem_read_en_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\alu_input_1_select_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\alu_input_2_select_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\alu_control_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\update_flag_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\accumulator_imm_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reverse_order_hold_counter' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\data_processing_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\shift_code_internal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_write_en_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\pipeline_ctrl_signal_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_2_source_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_dest_addr_source_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_file_data_source_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_file_addr_o' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\reg_list_from_instruction' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.\new_sp_offset' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:361$185$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:361$185$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:362$186$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:362$186$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:362$186$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:363$203$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:363$203$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:363$203$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:364$220$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:364$220$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:369$221$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:369$221$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:369$222$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$239$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$240$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$241$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$242$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$243$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$244$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$245$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$246$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$247$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$248$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$249$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$250$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$251$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$252$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$253$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$254$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:373$255$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:373$255$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:378$256$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:378$256$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:378$256$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:384$273$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:384$273$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:384$274$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$291$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$292$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$293$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$294$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$295$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$296$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$297$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$298$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$299$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$300$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$301$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$302$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$303$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$304$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$305$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$306$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:393$307$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:393$307$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:394$308$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:394$308$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:394$308$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:401$325$\priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:401$325$\reg_list' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:401$326$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$343$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$344$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$345$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$346$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$347$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$348$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$349$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$350$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$351$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$352$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$353$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$354$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$355$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$356$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$357$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$358$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:404$359$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:404$359$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:410$360$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:410$360$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:411$361$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:411$361$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:411$362$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:411$362$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:411$362$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:412$379$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:412$379$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:412$379$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:413$396$\sv2v_cast_32' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_32$cpu_controller.v:413$396$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:417$397$\reverse_priority_decode' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:417$397$\data_i' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_to_bin' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:417$398$\one_hot_i' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$415$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$416$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$417$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$418$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$419$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$420$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$421$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$422$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$423$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$424$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$425$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$426$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$427$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$428$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$429$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\sv2v_cast_4_signed' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$430$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:421$431$\sv2v_cast_4' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:421$431$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:423$432$\sv2v_cast_16' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\sv2v_cast_16$cpu_controller.v:423$432$\inp' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:423$433$\bit_count' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:423$433$\data_in' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
No latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.v:423$433$\sum' from process `\cpu_controller.$proc$cpu_controller.v:229$487'.
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:362$186$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11779
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:363$203$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11808
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:369$222$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11861
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:378$256$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11890
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:384$274$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11943
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:394$308$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11954
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:401$326$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11983
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:411$362$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$11994
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:412$379$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$12005
Latch inferred for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:417$398$\sv2v_autoblock_3\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$12034
Latch inferred for signal `\cpu_controller.$func$\bit_count$cpu_controller.sv2v_autoblock_2.v:423$433$\sv2v_autoblock_2\i' from process `\cpu_controller.$proc$cpu_controller.v:229$487': $auto$proc_dlatch.cc:409:proc_dlatch$12061

11.3.7. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\cpu_controller.\base_reg_in_list_status_sig' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12062' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:450$452$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12063' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:450$452$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12064' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:450$452$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12065' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_to_bin' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12066' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:450$453$\one_hot_i' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12067' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12068' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:450$454$\sv2v_cast_4' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12069' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4$cpu_controller.v:450$454$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12070' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\one_hot_to_bin$cpu_controller.sv2v_autoblock_3.v:450$453$\sv2v_autoblock_3\i' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12071' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12072' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$471$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12073' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12074' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$472$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12075' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12076' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$473$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12077' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12078' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$474$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12079' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12080' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$475$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12081' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12082' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$476$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12083' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12084' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$477$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12085' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12086' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$478$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12087' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12088' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$479$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12089' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12090' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$480$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12091' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12092' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$481$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12093' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12094' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$482$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12095' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12096' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$483$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12097' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12098' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$484$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12099' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12100' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$485$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12101' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\sv2v_cast_4_signed' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12102' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\sv2v_cast_4_signed$cpu_controller.v:117$486$\inp' using process `\cpu_controller.$proc$cpu_controller.v:446$1704'.
  created $dff cell `$procdff$12103' with positive edge clock.
Creating register for signal `\cpu_controller.\hold_counter' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12104' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:443$450$\priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12105' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:443$450$\reg_list' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12106' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12107' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:445$451$\reverse_priority_decode' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12108' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:445$451$\data_i' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12109' with positive edge clock.
Creating register for signal `\cpu_controller.$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal' using process `\cpu_controller.$proc$cpu_controller.v:439$1674'.
  created $dff cell `$procdff$12110' with positive edge clock.
Creating register for signal `\cpu_controller.\accumulator' using process `\cpu_controller.$proc$cpu_controller.v:434$1670'.
  created $dff cell `$procdff$12111' with positive edge clock.

11.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 20 empty switches in `\cpu_controller.$proc$cpu_controller.v:446$1704'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:446$1704'.
Found and cleaned up 4 empty switches in `\cpu_controller.$proc$cpu_controller.v:439$1674'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:439$1674'.
Found and cleaned up 1 empty switch in `\cpu_controller.$proc$cpu_controller.v:434$1670'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:434$1670'.
Found and cleaned up 190 empty switches in `\cpu_controller.$proc$cpu_controller.v:229$487'.
Removing empty process `cpu_controller.$proc$cpu_controller.v:229$487'.
Cleaned up 215 empty switches.

11.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

11.5. Executing TRIBUF pass.

11.6. Executing DEMINOUT pass (demote inout ports to input or output).

11.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~385 debug messages>

11.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 2546 unused cells and 5213 unused wires.
<suppressed ~2548 debug messages>

11.9. Executing CHECK pass (checking for obvious problems).
checking module cpu_controller..
found and reported 0 problems.

11.10. Executing OPT pass (performing simple optimizations).

11.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~1089 debug messages>
Removed a total of 363 cells.

11.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$2970: \base_reg_in_list_status_sig -> 1'1
      Replacing known input bits on port A of cell $procmux$2968: \base_reg_in_list_status_sig -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$10367.
    dead port 1/2 on $mux $procmux$3083.
    dead port 2/2 on $mux $procmux$3085.
    dead port 1/2 on $mux $procmux$3092.
    dead port 2/2 on $mux $procmux$3094.
    dead port 1/2 on $mux $procmux$3101.
    dead port 2/2 on $mux $procmux$3103.
    dead port 1/2 on $mux $procmux$3110.
    dead port 2/2 on $mux $procmux$3112.
    dead port 1/2 on $mux $procmux$3119.
    dead port 2/2 on $mux $procmux$3121.
    dead port 1/2 on $mux $procmux$3128.
    dead port 2/2 on $mux $procmux$3130.
    dead port 1/2 on $mux $procmux$3137.
    dead port 2/2 on $mux $procmux$3139.
    dead port 1/2 on $mux $procmux$3146.
    dead port 2/2 on $mux $procmux$3148.
    dead port 1/2 on $mux $procmux$3157.
    dead port 2/2 on $mux $procmux$3159.
    dead port 2/2 on $mux $procmux$3245.
    dead port 2/2 on $mux $procmux$3247.
    dead port 2/2 on $mux $procmux$10044.
    dead port 2/2 on $mux $procmux$10055.
    dead port 2/2 on $mux $procmux$3790.
    dead port 2/2 on $mux $procmux$10065.
    dead port 2/2 on $mux $procmux$3798.
    dead port 2/2 on $mux $procmux$4182.
    dead port 2/2 on $mux $procmux$4322.
    dead port 2/2 on $mux $procmux$10076.
    dead port 2/2 on $mux $procmux$4328.
    dead port 2/2 on $mux $procmux$4334.
    dead port 2/2 on $mux $procmux$4340.
    dead port 2/2 on $mux $procmux$4346.
    dead port 2/2 on $mux $procmux$4352.
    dead port 2/2 on $mux $procmux$10087.
    dead port 2/2 on $mux $procmux$4358.
    dead port 2/2 on $mux $procmux$4366.
    dead port 2/2 on $mux $procmux$10098.
    dead port 2/2 on $mux $procmux$4432.
    dead port 2/2 on $mux $procmux$4434.
    dead port 2/2 on $mux $procmux$10109.
    dead port 2/2 on $mux $procmux$10120.
    dead port 2/2 on $mux $procmux$10131.
    dead port 2/2 on $mux $procmux$10143.
    dead port 2/2 on $mux $procmux$5034.
    dead port 2/2 on $mux $procmux$5394.
    dead port 2/2 on $mux $procmux$5421.
    dead port 2/2 on $mux $procmux$10155.
    dead port 2/2 on $mux $procmux$5577.
    dead port 2/2 on $mux $procmux$5579.
    dead port 2/2 on $mux $procmux$10343.
    dead port 2/2 on $mux $procmux$5581.
    dead port 2/2 on $mux $procmux$10168.
    dead port 2/2 on $mux $procmux$10181.
    dead port 2/2 on $mux $procmux$10211.
    dead port 2/2 on $mux $procmux$6375.
    dead port 2/2 on $mux $procmux$6377.
    dead port 2/2 on $mux $procmux$7105.
    dead port 2/2 on $mux $procmux$7107.
    dead port 2/2 on $mux $procmux$7109.
    dead port 2/2 on $mux $procmux$10241.
    dead port 2/2 on $mux $procmux$10271.
    dead port 2/2 on $mux $procmux$7952.
    dead port 2/2 on $mux $procmux$7954.
    dead port 2/2 on $mux $procmux$8540.
    dead port 2/2 on $mux $procmux$8542.
    dead port 2/2 on $mux $procmux$8554.
    dead port 2/2 on $mux $procmux$8556.
    dead port 2/2 on $mux $procmux$8804.
    dead port 2/2 on $mux $procmux$8806.
    dead port 2/2 on $mux $procmux$8828.
    dead port 2/2 on $mux $procmux$10295.
    dead port 2/2 on $mux $procmux$8830.
    dead port 2/2 on $mux $procmux$8840.
    dead port 2/2 on $mux $procmux$8842.
    dead port 2/2 on $mux $procmux$8852.
    dead port 2/2 on $mux $procmux$8854.
    dead port 2/2 on $mux $procmux$8864.
    dead port 2/2 on $mux $procmux$8866.
    dead port 2/2 on $mux $procmux$8876.
    dead port 2/2 on $mux $procmux$8878.
    dead port 2/2 on $mux $procmux$8890.
    dead port 2/2 on $mux $procmux$8892.
    dead port 2/2 on $mux $procmux$10319.
    dead port 2/2 on $mux $procmux$9009.
Removed 85 multiplexer ports.
<suppressed ~187 debug messages>

11.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New input vector for $reduce_or cell $procmux$10360_ANY: { $procmux$10288_CMP [0] $procmux$10288_CMP [1] }
    New input vector for $reduce_or cell $procmux$10377_ANY: { $procmux$10144_CMP [0] $procmux$10144_CMP [1] $procmux$10144_CMP [2] $procmux$10144_CMP [3] }
    New input vector for $reduce_or cell $procmux$10376_ANY: { $procmux$10376_CMP [0] $procmux$10376_CMP [1] }
    New input vector for $reduce_or cell $procmux$10361_ANY: { $procmux$10289_CMP [0] $procmux$10289_CMP [1] }
    New ctrl vector for $pmux cell $procmux$10372: { $procmux$10296_CMP $procmux$10212_CMP $procmux$10169_CMP $procmux$10377_CTRL $auto$opt_reduce.cc:132:opt_mux$12113 $procmux$10045_CMP $procmux$10374_CMP $procmux$10373_CMP }
    New ctrl vector for $pmux cell $procmux$10394: { $procmux$10296_CMP $auto$opt_reduce.cc:132:opt_mux$12117 $procmux$10045_CMP $auto$opt_reduce.cc:132:opt_mux$12115 }
    New ctrl vector for $pmux cell $procmux$10117: $auto$opt_reduce.cc:132:opt_mux$12119
    New ctrl vector for $pmux cell $procmux$10427: $auto$opt_reduce.cc:132:opt_mux$12121
    New ctrl vector for $pmux cell $procmux$11698: { $procmux$10045_CMP $auto$opt_reduce.cc:132:opt_mux$12123 }
    New ctrl vector for $pmux cell $procmux$10194: { $procmux$10209_CMP $procmux$10208_CMP $procmux$10207_CMP $procmux$10206_CMP $procmux$10203_CMP $auto$opt_reduce.cc:132:opt_mux$12129 $auto$opt_reduce.cc:132:opt_mux$12127 $auto$opt_reduce.cc:132:opt_mux$12125 $procmux$10198_CMP $procmux$10197_CMP $procmux$10196_CMP $procmux$10195_CMP }
    New ctrl vector for $pmux cell $procmux$10224: { $auto$opt_reduce.cc:132:opt_mux$12133 $auto$opt_reduce.cc:132:opt_mux$12131 }
    New ctrl vector for $pmux cell $procmux$10254: { $procmux$10201_CMP $auto$opt_reduce.cc:132:opt_mux$12135 }
    New ctrl vector for $pmux cell $procmux$10285: { $auto$opt_reduce.cc:132:opt_mux$12139 $auto$opt_reduce.cc:132:opt_mux$12137 }
    New ctrl vector for $pmux cell $procmux$10357: { $procmux$10287_CMP $auto$opt_reduce.cc:132:opt_mux$12141 }
    New ctrl vector for $pmux cell $procmux$10309: { $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $auto$opt_reduce.cc:132:opt_mux$12145 $auto$opt_reduce.cc:132:opt_mux$12143 }
    New ctrl vector for $pmux cell $procmux$10333: { $auto$opt_reduce.cc:132:opt_mux$12147 $procmux$10286_CMP }
    New ctrl vector for $pmux cell $procmux$8999: { $procmux$9007_CMP $procmux$9006_CMP $procmux$9005_CMP $procmux$9004_CMP $procmux$9003_CMP $procmux$9002_CMP $procmux$9001_CMP $auto$opt_reduce.cc:132:opt_mux$12149 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12112: { $procmux$10379_CMP $procmux$10376_CMP [0] $procmux$10376_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12116: { $procmux$10379_CMP $procmux$10144_CMP [0] $procmux$10144_CMP [1] $procmux$10144_CMP [2] $procmux$10144_CMP [3] $procmux$10376_CMP [0] $procmux$10376_CMP [1] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12130: { $procmux$10210_CMP $procmux$10209_CMP $procmux$10208_CMP $procmux$10207_CMP $procmux$10206_CMP $procmux$10205_CMP $procmux$10204_CMP $procmux$10203_CMP $procmux$10201_CMP $procmux$10197_CMP $procmux$10196_CMP $procmux$10195_CMP $procmux$10198_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12134: { $procmux$10210_CMP $procmux$10209_CMP $procmux$10208_CMP $procmux$10207_CMP $procmux$10206_CMP $procmux$10205_CMP $procmux$10204_CMP $procmux$10203_CMP $procmux$10202_CMP $procmux$10200_CMP $procmux$10199_CMP $procmux$10197_CMP $procmux$10196_CMP $procmux$10195_CMP $procmux$10198_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12136: { $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10287_CMP $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12140: { $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10291_CMP $procmux$10290_CMP $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12142: { $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10290_CMP $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12144: { $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10291_CMP $procmux$10287_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12146: { $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10291_CMP $procmux$10290_CMP $procmux$10287_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12148: { $procmux$10043_CMP $procmux$9008_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12116: { $procmux$10379_CMP $procmux$10376_CMP [0] $procmux$10376_CMP [1] $procmux$10144_CMP [0] $procmux$10144_CMP [1] $procmux$10144_CMP [2] $procmux$10144_CMP [3] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12136: { $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10287_CMP $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12140: { $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10291_CMP $procmux$10290_CMP $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12142: { $procmux$10290_CMP $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10286_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12144: { $procmux$10291_CMP $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10287_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12146: { $procmux$10294_CMP $procmux$10293_CMP $procmux$10292_CMP $procmux$10291_CMP $procmux$10290_CMP $procmux$10289_CMP [0] $procmux$10289_CMP [1] $procmux$10288_CMP [0] $procmux$10288_CMP [1] $procmux$10287_CMP }
  Optimizing cells in module \cpu_controller.
Performed a total of 33 changes.

11.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

11.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 3 unused cells and 469 unused wires.
<suppressed ~4 debug messages>

11.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.9. Rerunning OPT passes. (Maybe there is more to do..)

11.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

11.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New ctrl vector for $pmux cell $procmux$11726: { $procmux$10045_CMP $auto$opt_reduce.cc:132:opt_mux$12151 }
  Optimizing cells in module \cpu_controller.
Performed a total of 1 changes.

11.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.16. Rerunning OPT passes. (Maybe there is more to do..)

11.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

11.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

11.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.23. Rerunning OPT passes. (Maybe there is more to do..)

11.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~174 debug messages>

11.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

11.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.10.30. Finished OPT passes. (There is nothing left to do.)

11.11. Executing WREDUCE pass (reducing word size of cells).
Removed cell cpu_controller.$procmux$2176 ($mux).
Removed cell cpu_controller.$procmux$2149 ($mux).
Removed cell cpu_controller.$procmux$2173 ($mux).
Removed cell cpu_controller.$procmux$2362 ($mux).
Removed cell cpu_controller.$procmux$2365 ($mux).
Removed cell cpu_controller.$procmux$2335 ($mux).
Removed cell cpu_controller.$procmux$2338 ($mux).
Removed cell cpu_controller.$procmux$2308 ($mux).
Removed cell cpu_controller.$procmux$2311 ($mux).
Removed cell cpu_controller.$procmux$2281 ($mux).
Removed cell cpu_controller.$procmux$2419 ($mux).
Removed cell cpu_controller.$procmux$2284 ($mux).
Removed cell cpu_controller.$procmux$2389 ($mux).
Removed cell cpu_controller.$procmux$2392 ($mux).
Removed cell cpu_controller.$procmux$2416 ($mux).
Removed cell cpu_controller.$procmux$2254 ($mux).
Removed cell cpu_controller.$procmux$2257 ($mux).
Removed cell cpu_controller.$procmux$2227 ($mux).
Removed cell cpu_controller.$procmux$2230 ($mux).
Removed cell cpu_controller.$procmux$2200 ($mux).
Removed cell cpu_controller.$procmux$2203 ($mux).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1001 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1001 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$997 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$997 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$999 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$999 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1007 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1007 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1003 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1003 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1005 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1005 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1009 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1009 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1023 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1023 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1035 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1035 ($add).
Removed top 1 bits (of 16) from port A of cell cpu_controller.$and$cpu_controller.v:363$1027 ($and).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1031 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1031 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1033 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1033 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1041 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1041 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1037 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1037 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1039 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1039 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1047 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1047 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1043 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1043 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1045 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1045 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1053 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1053 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1049 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1049 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1051 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1051 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1059 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1059 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1055 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1055 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1057 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1057 ($add).
Removed top 27 bits (of 32) from port A of cell cpu_controller.$sub$cpu_controller.v:364$1062 ($sub).
Removed top 25 bits (of 32) from port B of cell cpu_controller.$sub$cpu_controller.v:364$1062 ($sub).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1113 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1117 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1121 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1125 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1129 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1133 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1137 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1180 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1180 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1174 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1174 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1176 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1176 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1178 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1178 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1186 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1186 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1182 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1182 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1184 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1184 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1192 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1192 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1188 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1188 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1190 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1190 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1198 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1198 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1194 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1194 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1196 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1196 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1200 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1200 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1202 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1202 ($add).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1253 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1257 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1261 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1265 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1269 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1273 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1277 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1320 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1320 ($add).
Removed top 8 bits (of 16) from port A of cell cpu_controller.$and$cpu_controller.v:394$1310 ($and).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1314 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1314 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1316 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1316 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1318 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1318 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1326 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1326 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1322 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1322 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1324 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1324 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1332 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1332 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1328 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1328 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1330 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1330 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1338 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1338 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1334 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1334 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1336 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1336 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1340 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1340 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1342 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1342 ($add).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1396 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1400 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1404 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1408 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1412 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1416 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1420 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1458 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1458 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1456 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1456 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1464 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1464 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1460 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1460 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1462 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1462 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1466 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1466 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1468 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1468 ($add).
Removed top 29 bits (of 32) from port Y of cell cpu_controller.$sub$cpu_controller.v:411$1485 ($sub).
Removed top 2 bits (of 5) from port A of cell cpu_controller.$sub$cpu_controller.v:411$1485 ($sub).
Removed top 27 bits (of 32) from port A of cell cpu_controller.$sub$cpu_controller.v:413$1522 ($sub).
Removed top 25 bits (of 32) from port B of cell cpu_controller.$sub$cpu_controller.v:413$1522 ($sub).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1579 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1583 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1587 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1591 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1595 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1599 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1603 ($or).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1646 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1646 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1640 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1640 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1642 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1642 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1644 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1644 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1652 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1652 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1648 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1648 ($add).
Removed top 31 bits (of 32) from port B of cell cpu_controller.$add$cpu_controller.v:99$1650 ($add).
Removed top 27 bits (of 32) from port Y of cell cpu_controller.$add$cpu_controller.v:99$1650 ($add).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1840 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1844 ($or).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1848 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1852 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1856 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1860 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$or$cpu_controller.v:117$1864 ($or).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$eq$cpu_controller.v:450$1897 ($eq).
Removed cell cpu_controller.$procmux$2443 ($mux).
Removed cell cpu_controller.$procmux$2446 ($mux).
Removed cell cpu_controller.$procmux$2473 ($mux).
Removed cell cpu_controller.$procmux$2470 ($mux).
Removed cell cpu_controller.$procmux$2551 ($mux).
Removed cell cpu_controller.$procmux$2554 ($mux).
Removed cell cpu_controller.$procmux$2524 ($mux).
Removed cell cpu_controller.$procmux$2527 ($mux).
Removed cell cpu_controller.$procmux$2497 ($mux).
Removed cell cpu_controller.$procmux$2500 ($mux).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$10379_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell cpu_controller.$procmux$10309 ($pmux).
Removed top 2 bits (of 3) from port B of cell cpu_controller.$procmux$10293_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_controller.$procmux$10292_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$10291_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$10290_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$10289_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell cpu_controller.$procmux$10288_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell cpu_controller.$procmux$10285 ($pmux).
Removed top 1 bits (of 6) from port B of cell cpu_controller.$procmux$10212_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$procmux$10209_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$procmux$10208_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell cpu_controller.$procmux$10207_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10206_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10205_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10204_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10203_CMP0 ($eq).
Removed top 1 bits (of 5) from mux cell cpu_controller.$procmux$10194 ($pmux).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10169_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell cpu_controller.$procmux$10144_CMP1 ($eq).
Removed top 1 bits (of 4) from port B of cell cpu_controller.$procmux$10144_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell cpu_controller.$procmux$10043_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_controller.$procmux$9008_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$9007_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$9006_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$9005_CMP0 ($eq).
Removed top 2 bits (of 6) from port B of cell cpu_controller.$procmux$9004_CMP0 ($eq).
Removed cell cpu_controller.$procmux$8990 ($mux).
Removed cell cpu_controller.$procmux$8988 ($mux).
Removed cell cpu_controller.$procmux$8976 ($mux).
Removed cell cpu_controller.$procmux$8974 ($mux).
Removed cell cpu_controller.$procmux$8962 ($mux).
Removed cell cpu_controller.$procmux$8960 ($mux).
Removed cell cpu_controller.$procmux$8948 ($mux).
Removed cell cpu_controller.$procmux$8946 ($mux).
Removed cell cpu_controller.$procmux$8934 ($mux).
Removed cell cpu_controller.$procmux$8932 ($mux).
Removed cell cpu_controller.$procmux$8920 ($mux).
Removed cell cpu_controller.$procmux$8918 ($mux).
Removed cell cpu_controller.$procmux$8906 ($mux).
Removed cell cpu_controller.$procmux$8904 ($mux).
Removed cell cpu_controller.$procmux$8818 ($mux).
Removed cell cpu_controller.$procmux$8816 ($mux).
Removed cell cpu_controller.$procmux$8792 ($mux).
Removed cell cpu_controller.$procmux$8790 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$8776 ($mux).
Removed cell cpu_controller.$procmux$7940 ($mux).
Removed cell cpu_controller.$procmux$7938 ($mux).
Removed cell cpu_controller.$procmux$7936 ($mux).
Removed cell cpu_controller.$procmux$7874 ($mux).
Removed cell cpu_controller.$procmux$7872 ($mux).
Removed cell cpu_controller.$procmux$7870 ($mux).
Removed cell cpu_controller.$procmux$7823 ($mux).
Removed cell cpu_controller.$procmux$7821 ($mux).
Removed cell cpu_controller.$procmux$7819 ($mux).
Removed cell cpu_controller.$procmux$7772 ($mux).
Removed cell cpu_controller.$procmux$7770 ($mux).
Removed cell cpu_controller.$procmux$7768 ($mux).
Removed cell cpu_controller.$procmux$7721 ($mux).
Removed cell cpu_controller.$procmux$7719 ($mux).
Removed cell cpu_controller.$procmux$7717 ($mux).
Removed cell cpu_controller.$procmux$7670 ($mux).
Removed cell cpu_controller.$procmux$7668 ($mux).
Removed cell cpu_controller.$procmux$7666 ($mux).
Removed cell cpu_controller.$procmux$7619 ($mux).
Removed cell cpu_controller.$procmux$7617 ($mux).
Removed cell cpu_controller.$procmux$7615 ($mux).
Removed cell cpu_controller.$procmux$7568 ($mux).
Removed cell cpu_controller.$procmux$7566 ($mux).
Removed cell cpu_controller.$procmux$7564 ($mux).
Removed cell cpu_controller.$procmux$7517 ($mux).
Removed cell cpu_controller.$procmux$7515 ($mux).
Removed cell cpu_controller.$procmux$7513 ($mux).
Removed cell cpu_controller.$procmux$7466 ($mux).
Removed cell cpu_controller.$procmux$7464 ($mux).
Removed cell cpu_controller.$procmux$7462 ($mux).
Removed cell cpu_controller.$procmux$7415 ($mux).
Removed cell cpu_controller.$procmux$7413 ($mux).
Removed cell cpu_controller.$procmux$7411 ($mux).
Removed cell cpu_controller.$procmux$7364 ($mux).
Removed cell cpu_controller.$procmux$7362 ($mux).
Removed cell cpu_controller.$procmux$7360 ($mux).
Removed cell cpu_controller.$procmux$7313 ($mux).
Removed cell cpu_controller.$procmux$7311 ($mux).
Removed cell cpu_controller.$procmux$7309 ($mux).
Removed cell cpu_controller.$procmux$7262 ($mux).
Removed cell cpu_controller.$procmux$7260 ($mux).
Removed cell cpu_controller.$procmux$7258 ($mux).
Removed cell cpu_controller.$procmux$7211 ($mux).
Removed cell cpu_controller.$procmux$7209 ($mux).
Removed cell cpu_controller.$procmux$7207 ($mux).
Removed cell cpu_controller.$procmux$7160 ($mux).
Removed cell cpu_controller.$procmux$7158 ($mux).
Removed cell cpu_controller.$procmux$7156 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$7088 ($mux).
Removed cell cpu_controller.$procmux$6364 ($mux).
Removed cell cpu_controller.$procmux$6362 ($mux).
Removed cell cpu_controller.$procmux$6360 ($mux).
Removed cell cpu_controller.$procmux$6301 ($mux).
Removed cell cpu_controller.$procmux$6299 ($mux).
Removed cell cpu_controller.$procmux$6297 ($mux).
Removed cell cpu_controller.$procmux$6253 ($mux).
Removed cell cpu_controller.$procmux$6251 ($mux).
Removed cell cpu_controller.$procmux$6249 ($mux).
Removed cell cpu_controller.$procmux$6205 ($mux).
Removed cell cpu_controller.$procmux$6203 ($mux).
Removed cell cpu_controller.$procmux$6201 ($mux).
Removed cell cpu_controller.$procmux$6157 ($mux).
Removed cell cpu_controller.$procmux$6155 ($mux).
Removed cell cpu_controller.$procmux$6153 ($mux).
Removed cell cpu_controller.$procmux$6109 ($mux).
Removed cell cpu_controller.$procmux$6107 ($mux).
Removed cell cpu_controller.$procmux$6105 ($mux).
Removed cell cpu_controller.$procmux$6061 ($mux).
Removed cell cpu_controller.$procmux$6059 ($mux).
Removed cell cpu_controller.$procmux$6057 ($mux).
Removed cell cpu_controller.$procmux$6013 ($mux).
Removed cell cpu_controller.$procmux$6011 ($mux).
Removed cell cpu_controller.$procmux$6009 ($mux).
Removed cell cpu_controller.$procmux$5965 ($mux).
Removed cell cpu_controller.$procmux$5963 ($mux).
Removed cell cpu_controller.$procmux$5961 ($mux).
Removed cell cpu_controller.$procmux$5917 ($mux).
Removed cell cpu_controller.$procmux$5915 ($mux).
Removed cell cpu_controller.$procmux$5913 ($mux).
Removed cell cpu_controller.$procmux$5869 ($mux).
Removed cell cpu_controller.$procmux$5867 ($mux).
Removed cell cpu_controller.$procmux$5865 ($mux).
Removed cell cpu_controller.$procmux$5821 ($mux).
Removed cell cpu_controller.$procmux$5819 ($mux).
Removed cell cpu_controller.$procmux$5817 ($mux).
Removed cell cpu_controller.$procmux$5773 ($mux).
Removed cell cpu_controller.$procmux$5771 ($mux).
Removed cell cpu_controller.$procmux$5769 ($mux).
Removed cell cpu_controller.$procmux$5725 ($mux).
Removed cell cpu_controller.$procmux$5723 ($mux).
Removed cell cpu_controller.$procmux$5721 ($mux).
Removed cell cpu_controller.$procmux$5677 ($mux).
Removed cell cpu_controller.$procmux$5675 ($mux).
Removed cell cpu_controller.$procmux$5673 ($mux).
Removed cell cpu_controller.$procmux$5629 ($mux).
Removed cell cpu_controller.$procmux$5627 ($mux).
Removed cell cpu_controller.$procmux$5625 ($mux).
Removed cell cpu_controller.$procmux$5025 ($mux).
Removed cell cpu_controller.$procmux$5023 ($mux).
Removed cell cpu_controller.$procmux$4974 ($mux).
Removed cell cpu_controller.$procmux$4938 ($mux).
Removed cell cpu_controller.$procmux$4936 ($mux).
Removed cell cpu_controller.$procmux$4902 ($mux).
Removed cell cpu_controller.$procmux$4900 ($mux).
Removed cell cpu_controller.$procmux$4866 ($mux).
Removed cell cpu_controller.$procmux$4864 ($mux).
Removed cell cpu_controller.$procmux$4830 ($mux).
Removed cell cpu_controller.$procmux$4828 ($mux).
Removed cell cpu_controller.$procmux$4794 ($mux).
Removed cell cpu_controller.$procmux$4792 ($mux).
Removed cell cpu_controller.$procmux$4758 ($mux).
Removed cell cpu_controller.$procmux$4756 ($mux).
Removed cell cpu_controller.$procmux$4722 ($mux).
Removed cell cpu_controller.$procmux$4720 ($mux).
Removed cell cpu_controller.$procmux$4686 ($mux).
Removed cell cpu_controller.$procmux$4684 ($mux).
Removed cell cpu_controller.$procmux$4650 ($mux).
Removed cell cpu_controller.$procmux$4648 ($mux).
Removed cell cpu_controller.$procmux$4614 ($mux).
Removed cell cpu_controller.$procmux$4612 ($mux).
Removed cell cpu_controller.$procmux$4578 ($mux).
Removed cell cpu_controller.$procmux$4576 ($mux).
Removed cell cpu_controller.$procmux$4542 ($mux).
Removed cell cpu_controller.$procmux$4540 ($mux).
Removed cell cpu_controller.$procmux$4506 ($mux).
Removed cell cpu_controller.$procmux$4504 ($mux).
Removed cell cpu_controller.$procmux$4470 ($mux).
Removed cell cpu_controller.$procmux$4468 ($mux).
Removed cell cpu_controller.$procmux$4422 ($mux).
Removed cell cpu_controller.$procmux$4414 ($mux).
Removed cell cpu_controller.$procmux$4406 ($mux).
Removed cell cpu_controller.$procmux$4398 ($mux).
Removed cell cpu_controller.$procmux$4390 ($mux).
Removed cell cpu_controller.$procmux$4382 ($mux).
Removed cell cpu_controller.$procmux$4374 ($mux).
Removed cell cpu_controller.$procmux$4316 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$4308 ($mux).
Removed cell cpu_controller.$procmux$3782 ($mux).
Removed cell cpu_controller.$procmux$3780 ($mux).
Removed top 1 bits (of 2) from port B of cell cpu_controller.$procmux$3778_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_controller.$procmux$3777_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$procmux$3776_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_controller.$procmux$3775_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_controller.$procmux$3774_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell cpu_controller.$procmux$3773_CMP0 ($eq).
Removed top 8 bits (of 16) from mux cell cpu_controller.$procmux$3771 ($pmux).
Removed top 7 bits (of 8) from port B of cell cpu_controller.$procmux$3772_CMP0 ($eq).
Removed cell cpu_controller.$procmux$3742 ($mux).
Removed cell cpu_controller.$procmux$3740 ($mux).
Removed cell cpu_controller.$procmux$3709 ($mux).
Removed cell cpu_controller.$procmux$3707 ($mux).
Removed cell cpu_controller.$procmux$3676 ($mux).
Removed cell cpu_controller.$procmux$3674 ($mux).
Removed cell cpu_controller.$procmux$3643 ($mux).
Removed cell cpu_controller.$procmux$3641 ($mux).
Removed cell cpu_controller.$procmux$3610 ($mux).
Removed cell cpu_controller.$procmux$3608 ($mux).
Removed cell cpu_controller.$procmux$3577 ($mux).
Removed cell cpu_controller.$procmux$3575 ($mux).
Removed cell cpu_controller.$procmux$3544 ($mux).
Removed cell cpu_controller.$procmux$3542 ($mux).
Removed cell cpu_controller.$procmux$3511 ($mux).
Removed cell cpu_controller.$procmux$3509 ($mux).
Removed cell cpu_controller.$procmux$3478 ($mux).
Removed cell cpu_controller.$procmux$3476 ($mux).
Removed cell cpu_controller.$procmux$3445 ($mux).
Removed cell cpu_controller.$procmux$3443 ($mux).
Removed cell cpu_controller.$procmux$3412 ($mux).
Removed cell cpu_controller.$procmux$3410 ($mux).
Removed cell cpu_controller.$procmux$3379 ($mux).
Removed cell cpu_controller.$procmux$3377 ($mux).
Removed cell cpu_controller.$procmux$3346 ($mux).
Removed cell cpu_controller.$procmux$3344 ($mux).
Removed cell cpu_controller.$procmux$3313 ($mux).
Removed cell cpu_controller.$procmux$3311 ($mux).
Removed cell cpu_controller.$procmux$3280 ($mux).
Removed cell cpu_controller.$procmux$3278 ($mux).
Removed cell cpu_controller.$procmux$3236 ($mux).
Removed cell cpu_controller.$procmux$3234 ($mux).
Removed top 4 bits (of 5) from mux cell cpu_controller.$procmux$3231 ($mux).
Removed cell cpu_controller.$procmux$3225 ($mux).
Removed cell cpu_controller.$procmux$3223 ($mux).
Removed cell cpu_controller.$procmux$3214 ($mux).
Removed cell cpu_controller.$procmux$3212 ($mux).
Removed cell cpu_controller.$procmux$3203 ($mux).
Removed cell cpu_controller.$procmux$3201 ($mux).
Removed cell cpu_controller.$procmux$3192 ($mux).
Removed cell cpu_controller.$procmux$3190 ($mux).
Removed cell cpu_controller.$procmux$3181 ($mux).
Removed cell cpu_controller.$procmux$3179 ($mux).
Removed cell cpu_controller.$procmux$3170 ($mux).
Removed cell cpu_controller.$procmux$3168 ($mux).
Removed cell cpu_controller.$procmux$3013 ($mux).
Removed cell cpu_controller.$procmux$3010 ($mux).
Removed cell cpu_controller.$procmux$2989 ($mux).
Removed cell cpu_controller.$procmux$2986 ($mux).
Removed top 1 bits (of 2) from port B of cell cpu_controller.$procmux$2983_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell cpu_controller.$procmux$2982_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell cpu_controller.$procmux$2981_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell cpu_controller.$procmux$2980_CMP0 ($eq).
Removed top 5 bits (of 6) from port B of cell cpu_controller.$procmux$2979_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell cpu_controller.$procmux$2978_CMP0 ($eq).
Removed top 8 bits (of 16) from mux cell cpu_controller.$procmux$2976 ($pmux).
Removed top 7 bits (of 8) from port B of cell cpu_controller.$procmux$2977_CMP0 ($eq).
Removed cell cpu_controller.$procmux$2596 ($mux).
Removed cell cpu_controller.$procmux$2593 ($mux).
Removed cell cpu_controller.$procmux$2146 ($mux).
Removed top 2 bits (of 5) from wire cpu_controller.$17$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1483.
Removed top 2 bits (of 5) from wire cpu_controller.$18$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1024.
Removed top 4 bits (of 5) from wire cpu_controller.$2$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1311.
Removed top 4 bits (of 5) from wire cpu_controller.$2$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1453.
Removed top 2 bits (of 5) from wire cpu_controller.$2\alu_control_signal_o[4:0].
Removed top 2 bits (of 3) from wire cpu_controller.$2\alu_input_2_select_o[2:0].
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$994.
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1028.
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1171.
Removed top 4 bits (of 5) from wire cpu_controller.$3$func$\bit_count$cpu_controller.v:423$433$\sum[4:0]$1637.
Removed top 8 bits (of 16) from wire cpu_controller.$3$func$\reverse_priority_decode$cpu_controller.v:417$397$\decoder_signal[15:0]$1571.
Removed top 8 bits (of 16) from wire cpu_controller.$3$func$\reverse_priority_decode$cpu_controller.v:445$451$\decoder_signal[15:0]$1701.
Removed top 1 bits (of 5) from wire cpu_controller.$3\alu_control_signal_o[4:0].
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1001_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1003_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1007_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1023_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1031_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1035_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1055_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1057_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1174_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1176_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1180_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1182_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1186_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1188_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1190_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1192_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1196_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1202_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1314_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1640_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1642_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1644_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1648_Y.
Removed top 27 bits (of 32) from wire cpu_controller.$add$cpu_controller.v:99$1650_Y.
Removed top 8 bits (of 16) from wire cpu_controller.$procmux$2976_Y.
Removed top 4 bits (of 5) from wire cpu_controller.$procmux$3231_Y.
Removed top 8 bits (of 16) from wire cpu_controller.$procmux$3771_Y.

11.12. Executing PEEPOPT pass (run peephole optimizers).

11.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 274 unused wires.
<suppressed ~1 debug messages>

11.14. Executing SHARE pass (SAT-based resource sharing).

11.15. Executing TECHMAP pass (map to technology primitives).

11.15.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

11.15.2. Continuing TECHMAP pass.
Using template $paramod$0760830c1e6c196382cd2cb153e9fff2d84c061d\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d87a48a4cd82717ae6bd57e6fe5ce90d87c44016\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$4cde4291caf5aa85a196975f3624151774a86d78\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d31416a5863a8a220e16d7940a75ab70541ab32a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5652dda64580ddd7861fd245e644fd33eae2e158\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$947b4e84b41c8268c0b3f732cf601a46e109cf2f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$d0a69964f9ce54b3124cbdb498a7c3bb278370d8\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$71de91d27376199a7ef88a0ac0b14252f100e8e2\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$b2c078492117e804fad9a0ec69f4ef95c8e4fc36\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$8c0aa91d4db8741c9947d7a0de6c875d8dfddc39\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$efc71e781fe178e08e0b73b60d007d65bb528021\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$64fdb727b8fb55a4fe9731fe5b6468d06ea5e6e3\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$df71d3c5c306636e78c1ede81ccfd95a4d222f85\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$ed69233d74549f287b72a59633b9a76ab6bcc119\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$dc6060208f0369ff43b26b7eee8e43bf61e4b025\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5c2d7617d568809e504489b04c3cf382857f302a\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$f697708cd68b7ab769087d4d36092ed6d4550934\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$157b513ca31cf76e38adcf07acb1841cad2cb8bf\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$428611b5d438e29cebfd18261be0c8e5ae5db6e9\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$968c93632f950ce0f306709fa121c1e7a868940c\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$5b7c8f37cb386acdf3ce7e528c09e6d15eb51b72\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$99e5b0ecd4c7f9fb6cd3a733593eba894c42613f\_90_lut_cmp_ for cells of type $eq.
Using template $paramod$6816abac91a51b405c3de5bceb2855c03dd44485\_90_lut_cmp_ for cells of type $eq.
No more expansions possible.
<suppressed ~1116 debug messages>

11.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~18 debug messages>

11.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 8 unused cells and 150 unused wires.
<suppressed ~9 debug messages>

11.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module cpu_controller:
  creating $macc model for $add$cpu_controller.v:438$1673 ($add).
  creating $macc model for $add$cpu_controller.v:99$1001 ($add).
  creating $macc model for $add$cpu_controller.v:99$1003 ($add).
  creating $macc model for $add$cpu_controller.v:99$1005 ($add).
  creating $macc model for $add$cpu_controller.v:99$1007 ($add).
  creating $macc model for $add$cpu_controller.v:99$1009 ($add).
  creating $macc model for $add$cpu_controller.v:99$1023 ($add).
  creating $macc model for $add$cpu_controller.v:99$1031 ($add).
  creating $macc model for $add$cpu_controller.v:99$1033 ($add).
  creating $macc model for $add$cpu_controller.v:99$1035 ($add).
  creating $macc model for $add$cpu_controller.v:99$1037 ($add).
  creating $macc model for $add$cpu_controller.v:99$1039 ($add).
  creating $macc model for $add$cpu_controller.v:99$1041 ($add).
  creating $macc model for $add$cpu_controller.v:99$1043 ($add).
  creating $macc model for $add$cpu_controller.v:99$1045 ($add).
  creating $macc model for $add$cpu_controller.v:99$1047 ($add).
  creating $macc model for $add$cpu_controller.v:99$1049 ($add).
  creating $macc model for $add$cpu_controller.v:99$1051 ($add).
  creating $macc model for $add$cpu_controller.v:99$1053 ($add).
  creating $macc model for $add$cpu_controller.v:99$1055 ($add).
  creating $macc model for $add$cpu_controller.v:99$1057 ($add).
  creating $macc model for $add$cpu_controller.v:99$1059 ($add).
  creating $macc model for $add$cpu_controller.v:99$1174 ($add).
  creating $macc model for $add$cpu_controller.v:99$1176 ($add).
  creating $macc model for $add$cpu_controller.v:99$1178 ($add).
  creating $macc model for $add$cpu_controller.v:99$1180 ($add).
  creating $macc model for $add$cpu_controller.v:99$1182 ($add).
  creating $macc model for $add$cpu_controller.v:99$1184 ($add).
  creating $macc model for $add$cpu_controller.v:99$1186 ($add).
  creating $macc model for $add$cpu_controller.v:99$1188 ($add).
  creating $macc model for $add$cpu_controller.v:99$1190 ($add).
  creating $macc model for $add$cpu_controller.v:99$1192 ($add).
  creating $macc model for $add$cpu_controller.v:99$1194 ($add).
  creating $macc model for $add$cpu_controller.v:99$1196 ($add).
  creating $macc model for $add$cpu_controller.v:99$1198 ($add).
  creating $macc model for $add$cpu_controller.v:99$1200 ($add).
  creating $macc model for $add$cpu_controller.v:99$1202 ($add).
  creating $macc model for $add$cpu_controller.v:99$1314 ($add).
  creating $macc model for $add$cpu_controller.v:99$1316 ($add).
  creating $macc model for $add$cpu_controller.v:99$1318 ($add).
  creating $macc model for $add$cpu_controller.v:99$1320 ($add).
  creating $macc model for $add$cpu_controller.v:99$1322 ($add).
  creating $macc model for $add$cpu_controller.v:99$1324 ($add).
  creating $macc model for $add$cpu_controller.v:99$1326 ($add).
  creating $macc model for $add$cpu_controller.v:99$1328 ($add).
  creating $macc model for $add$cpu_controller.v:99$1330 ($add).
  creating $macc model for $add$cpu_controller.v:99$1332 ($add).
  creating $macc model for $add$cpu_controller.v:99$1334 ($add).
  creating $macc model for $add$cpu_controller.v:99$1336 ($add).
  creating $macc model for $add$cpu_controller.v:99$1338 ($add).
  creating $macc model for $add$cpu_controller.v:99$1340 ($add).
  creating $macc model for $add$cpu_controller.v:99$1342 ($add).
  creating $macc model for $add$cpu_controller.v:99$1456 ($add).
  creating $macc model for $add$cpu_controller.v:99$1458 ($add).
  creating $macc model for $add$cpu_controller.v:99$1460 ($add).
  creating $macc model for $add$cpu_controller.v:99$1462 ($add).
  creating $macc model for $add$cpu_controller.v:99$1464 ($add).
  creating $macc model for $add$cpu_controller.v:99$1466 ($add).
  creating $macc model for $add$cpu_controller.v:99$1468 ($add).
  creating $macc model for $add$cpu_controller.v:99$1640 ($add).
  creating $macc model for $add$cpu_controller.v:99$1642 ($add).
  creating $macc model for $add$cpu_controller.v:99$1644 ($add).
  creating $macc model for $add$cpu_controller.v:99$1646 ($add).
  creating $macc model for $add$cpu_controller.v:99$1648 ($add).
  creating $macc model for $add$cpu_controller.v:99$1650 ($add).
  creating $macc model for $add$cpu_controller.v:99$1652 ($add).
  creating $macc model for $add$cpu_controller.v:99$997 ($add).
  creating $macc model for $add$cpu_controller.v:99$999 ($add).
  creating $macc model for $sub$cpu_controller.v:364$1062 ($sub).
  creating $macc model for $sub$cpu_controller.v:411$1485 ($sub).
  creating $macc model for $sub$cpu_controller.v:413$1522 ($sub).
  creating $alu model for $macc $sub$cpu_controller.v:413$1522.
  creating $alu model for $macc $sub$cpu_controller.v:411$1485.
  creating $alu model for $macc $sub$cpu_controller.v:364$1062.
  creating $alu model for $macc $add$cpu_controller.v:99$999.
  creating $alu model for $macc $add$cpu_controller.v:99$997.
  creating $alu model for $macc $add$cpu_controller.v:99$1652.
  creating $alu model for $macc $add$cpu_controller.v:99$1650.
  creating $alu model for $macc $add$cpu_controller.v:99$1648.
  creating $alu model for $macc $add$cpu_controller.v:99$1646.
  creating $alu model for $macc $add$cpu_controller.v:99$1644.
  creating $alu model for $macc $add$cpu_controller.v:99$1642.
  creating $alu model for $macc $add$cpu_controller.v:99$1640.
  creating $alu model for $macc $add$cpu_controller.v:99$1468.
  creating $alu model for $macc $add$cpu_controller.v:99$1466.
  creating $alu model for $macc $add$cpu_controller.v:99$1464.
  creating $alu model for $macc $add$cpu_controller.v:99$1462.
  creating $alu model for $macc $add$cpu_controller.v:99$1460.
  creating $alu model for $macc $add$cpu_controller.v:99$1458.
  creating $alu model for $macc $add$cpu_controller.v:99$1456.
  creating $alu model for $macc $add$cpu_controller.v:99$1342.
  creating $alu model for $macc $add$cpu_controller.v:99$1340.
  creating $alu model for $macc $add$cpu_controller.v:99$1338.
  creating $alu model for $macc $add$cpu_controller.v:99$1336.
  creating $alu model for $macc $add$cpu_controller.v:99$1334.
  creating $alu model for $macc $add$cpu_controller.v:99$1332.
  creating $alu model for $macc $add$cpu_controller.v:99$1330.
  creating $alu model for $macc $add$cpu_controller.v:99$1328.
  creating $alu model for $macc $add$cpu_controller.v:99$1326.
  creating $alu model for $macc $add$cpu_controller.v:99$1324.
  creating $alu model for $macc $add$cpu_controller.v:99$1322.
  creating $alu model for $macc $add$cpu_controller.v:99$1320.
  creating $alu model for $macc $add$cpu_controller.v:99$1318.
  creating $alu model for $macc $add$cpu_controller.v:99$1316.
  creating $alu model for $macc $add$cpu_controller.v:99$1314.
  creating $alu model for $macc $add$cpu_controller.v:99$1202.
  creating $alu model for $macc $add$cpu_controller.v:99$1200.
  creating $alu model for $macc $add$cpu_controller.v:99$1198.
  creating $alu model for $macc $add$cpu_controller.v:99$1196.
  creating $alu model for $macc $add$cpu_controller.v:99$1194.
  creating $alu model for $macc $add$cpu_controller.v:99$1192.
  creating $alu model for $macc $add$cpu_controller.v:99$1190.
  creating $alu model for $macc $add$cpu_controller.v:99$1188.
  creating $alu model for $macc $add$cpu_controller.v:99$1186.
  creating $alu model for $macc $add$cpu_controller.v:99$1184.
  creating $alu model for $macc $add$cpu_controller.v:99$1182.
  creating $alu model for $macc $add$cpu_controller.v:99$1180.
  creating $alu model for $macc $add$cpu_controller.v:99$1178.
  creating $alu model for $macc $add$cpu_controller.v:99$1176.
  creating $alu model for $macc $add$cpu_controller.v:99$1174.
  creating $alu model for $macc $add$cpu_controller.v:99$1059.
  creating $alu model for $macc $add$cpu_controller.v:99$1057.
  creating $alu model for $macc $add$cpu_controller.v:99$1055.
  creating $alu model for $macc $add$cpu_controller.v:99$1053.
  creating $alu model for $macc $add$cpu_controller.v:99$1051.
  creating $alu model for $macc $add$cpu_controller.v:99$1049.
  creating $alu model for $macc $add$cpu_controller.v:99$1047.
  creating $alu model for $macc $add$cpu_controller.v:99$1045.
  creating $alu model for $macc $add$cpu_controller.v:99$1043.
  creating $alu model for $macc $add$cpu_controller.v:99$1041.
  creating $alu model for $macc $add$cpu_controller.v:99$1039.
  creating $alu model for $macc $add$cpu_controller.v:99$1037.
  creating $alu model for $macc $add$cpu_controller.v:99$1035.
  creating $alu model for $macc $add$cpu_controller.v:99$1033.
  creating $alu model for $macc $add$cpu_controller.v:99$1031.
  creating $alu model for $macc $add$cpu_controller.v:99$1023.
  creating $alu model for $macc $add$cpu_controller.v:99$1009.
  creating $alu model for $macc $add$cpu_controller.v:99$1007.
  creating $alu model for $macc $add$cpu_controller.v:99$1005.
  creating $alu model for $macc $add$cpu_controller.v:99$1003.
  creating $alu model for $macc $add$cpu_controller.v:99$1001.
  creating $alu model for $macc $add$cpu_controller.v:438$1673.
  creating $alu cell for $add$cpu_controller.v:438$1673: $auto$alumacc.cc:474:replace_alu$12258
  creating $alu cell for $add$cpu_controller.v:99$1001: $auto$alumacc.cc:474:replace_alu$12261
  creating $alu cell for $add$cpu_controller.v:99$1003: $auto$alumacc.cc:474:replace_alu$12264
  creating $alu cell for $add$cpu_controller.v:99$1005: $auto$alumacc.cc:474:replace_alu$12267
  creating $alu cell for $add$cpu_controller.v:99$1007: $auto$alumacc.cc:474:replace_alu$12270
  creating $alu cell for $add$cpu_controller.v:99$1009: $auto$alumacc.cc:474:replace_alu$12273
  creating $alu cell for $add$cpu_controller.v:99$1023: $auto$alumacc.cc:474:replace_alu$12276
  creating $alu cell for $add$cpu_controller.v:99$1031: $auto$alumacc.cc:474:replace_alu$12279
  creating $alu cell for $add$cpu_controller.v:99$1033: $auto$alumacc.cc:474:replace_alu$12282
  creating $alu cell for $add$cpu_controller.v:99$1035: $auto$alumacc.cc:474:replace_alu$12285
  creating $alu cell for $add$cpu_controller.v:99$1037: $auto$alumacc.cc:474:replace_alu$12288
  creating $alu cell for $add$cpu_controller.v:99$1039: $auto$alumacc.cc:474:replace_alu$12291
  creating $alu cell for $add$cpu_controller.v:99$1041: $auto$alumacc.cc:474:replace_alu$12294
  creating $alu cell for $add$cpu_controller.v:99$1043: $auto$alumacc.cc:474:replace_alu$12297
  creating $alu cell for $add$cpu_controller.v:99$1045: $auto$alumacc.cc:474:replace_alu$12300
  creating $alu cell for $add$cpu_controller.v:99$1047: $auto$alumacc.cc:474:replace_alu$12303
  creating $alu cell for $add$cpu_controller.v:99$1049: $auto$alumacc.cc:474:replace_alu$12306
  creating $alu cell for $add$cpu_controller.v:99$1051: $auto$alumacc.cc:474:replace_alu$12309
  creating $alu cell for $add$cpu_controller.v:99$1053: $auto$alumacc.cc:474:replace_alu$12312
  creating $alu cell for $add$cpu_controller.v:99$1055: $auto$alumacc.cc:474:replace_alu$12315
  creating $alu cell for $add$cpu_controller.v:99$1057: $auto$alumacc.cc:474:replace_alu$12318
  creating $alu cell for $add$cpu_controller.v:99$1059: $auto$alumacc.cc:474:replace_alu$12321
  creating $alu cell for $add$cpu_controller.v:99$1174: $auto$alumacc.cc:474:replace_alu$12324
  creating $alu cell for $add$cpu_controller.v:99$1176: $auto$alumacc.cc:474:replace_alu$12327
  creating $alu cell for $add$cpu_controller.v:99$1178: $auto$alumacc.cc:474:replace_alu$12330
  creating $alu cell for $add$cpu_controller.v:99$1180: $auto$alumacc.cc:474:replace_alu$12333
  creating $alu cell for $add$cpu_controller.v:99$1182: $auto$alumacc.cc:474:replace_alu$12336
  creating $alu cell for $add$cpu_controller.v:99$1184: $auto$alumacc.cc:474:replace_alu$12339
  creating $alu cell for $add$cpu_controller.v:99$1186: $auto$alumacc.cc:474:replace_alu$12342
  creating $alu cell for $add$cpu_controller.v:99$1188: $auto$alumacc.cc:474:replace_alu$12345
  creating $alu cell for $add$cpu_controller.v:99$1190: $auto$alumacc.cc:474:replace_alu$12348
  creating $alu cell for $add$cpu_controller.v:99$1192: $auto$alumacc.cc:474:replace_alu$12351
  creating $alu cell for $add$cpu_controller.v:99$1194: $auto$alumacc.cc:474:replace_alu$12354
  creating $alu cell for $add$cpu_controller.v:99$1196: $auto$alumacc.cc:474:replace_alu$12357
  creating $alu cell for $add$cpu_controller.v:99$1198: $auto$alumacc.cc:474:replace_alu$12360
  creating $alu cell for $add$cpu_controller.v:99$1200: $auto$alumacc.cc:474:replace_alu$12363
  creating $alu cell for $add$cpu_controller.v:99$1202: $auto$alumacc.cc:474:replace_alu$12366
  creating $alu cell for $add$cpu_controller.v:99$1314: $auto$alumacc.cc:474:replace_alu$12369
  creating $alu cell for $add$cpu_controller.v:99$1316: $auto$alumacc.cc:474:replace_alu$12372
  creating $alu cell for $add$cpu_controller.v:99$1318: $auto$alumacc.cc:474:replace_alu$12375
  creating $alu cell for $add$cpu_controller.v:99$1320: $auto$alumacc.cc:474:replace_alu$12378
  creating $alu cell for $add$cpu_controller.v:99$1322: $auto$alumacc.cc:474:replace_alu$12381
  creating $alu cell for $add$cpu_controller.v:99$1324: $auto$alumacc.cc:474:replace_alu$12384
  creating $alu cell for $add$cpu_controller.v:99$1326: $auto$alumacc.cc:474:replace_alu$12387
  creating $alu cell for $add$cpu_controller.v:99$1328: $auto$alumacc.cc:474:replace_alu$12390
  creating $alu cell for $add$cpu_controller.v:99$1330: $auto$alumacc.cc:474:replace_alu$12393
  creating $alu cell for $add$cpu_controller.v:99$1332: $auto$alumacc.cc:474:replace_alu$12396
  creating $alu cell for $add$cpu_controller.v:99$1334: $auto$alumacc.cc:474:replace_alu$12399
  creating $alu cell for $add$cpu_controller.v:99$1336: $auto$alumacc.cc:474:replace_alu$12402
  creating $alu cell for $add$cpu_controller.v:99$1338: $auto$alumacc.cc:474:replace_alu$12405
  creating $alu cell for $add$cpu_controller.v:99$1340: $auto$alumacc.cc:474:replace_alu$12408
  creating $alu cell for $add$cpu_controller.v:99$1342: $auto$alumacc.cc:474:replace_alu$12411
  creating $alu cell for $add$cpu_controller.v:99$1458: $auto$alumacc.cc:474:replace_alu$12414
  creating $alu cell for $add$cpu_controller.v:99$1460: $auto$alumacc.cc:474:replace_alu$12417
  creating $alu cell for $add$cpu_controller.v:99$1462: $auto$alumacc.cc:474:replace_alu$12420
  creating $alu cell for $add$cpu_controller.v:99$1464: $auto$alumacc.cc:474:replace_alu$12423
  creating $alu cell for $add$cpu_controller.v:99$1466: $auto$alumacc.cc:474:replace_alu$12426
  creating $alu cell for $add$cpu_controller.v:99$1468: $auto$alumacc.cc:474:replace_alu$12429
  creating $alu cell for $add$cpu_controller.v:99$1642: $auto$alumacc.cc:474:replace_alu$12432
  creating $alu cell for $add$cpu_controller.v:99$1644: $auto$alumacc.cc:474:replace_alu$12435
  creating $alu cell for $add$cpu_controller.v:99$1646: $auto$alumacc.cc:474:replace_alu$12438
  creating $alu cell for $add$cpu_controller.v:99$1648: $auto$alumacc.cc:474:replace_alu$12441
  creating $alu cell for $add$cpu_controller.v:99$1650: $auto$alumacc.cc:474:replace_alu$12444
  creating $alu cell for $add$cpu_controller.v:99$1652: $auto$alumacc.cc:474:replace_alu$12447
  creating $alu cell for $add$cpu_controller.v:99$1456: $auto$alumacc.cc:474:replace_alu$12450
  creating $alu cell for $add$cpu_controller.v:99$1640: $auto$alumacc.cc:474:replace_alu$12453
  creating $alu cell for $add$cpu_controller.v:99$997: $auto$alumacc.cc:474:replace_alu$12456
  creating $alu cell for $add$cpu_controller.v:99$999: $auto$alumacc.cc:474:replace_alu$12459
  creating $alu cell for $sub$cpu_controller.v:364$1062: $auto$alumacc.cc:474:replace_alu$12462
  creating $alu cell for $sub$cpu_controller.v:411$1485: $auto$alumacc.cc:474:replace_alu$12465
  creating $alu cell for $sub$cpu_controller.v:413$1522: $auto$alumacc.cc:474:replace_alu$12468
  created 71 $alu and 0 $macc cells.

11.19. Executing OPT pass (performing simple optimizations).

11.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~10 debug messages>
Removed a total of 2 cells.

11.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~155 debug messages>

11.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~102 debug messages>
Removed a total of 26 cells.

11.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 56 unused wires.
<suppressed ~1 debug messages>

11.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.9. Rerunning OPT passes. (Maybe there is more to do..)

11.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~142 debug messages>

11.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.19.16. Finished OPT passes. (There is nothing left to do.)

11.20. Executing FSM pass (extract and optimize FSM).

11.20.1. Executing FSM_DETECT pass (finding FSMs in design).

11.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

11.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

11.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

11.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

11.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

11.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

11.21. Executing OPT pass (performing simple optimizations).

11.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.21.5. Finished fast OPT passes.

11.22. Executing MEMORY pass.

11.22.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

11.22.2. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.22.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

11.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.22.5. Executing MEMORY_COLLECT pass (generating $mem cells).

11.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

11.25. Executing TECHMAP pass (map to technology primitives).

11.25.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

11.25.2. Continuing TECHMAP pass.
No more expansions possible.

11.26. Executing ICE40_BRAMINIT pass.

11.27. Executing OPT pass (performing simple optimizations).

11.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~474 debug messages>

11.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~100 debug messages>
Removed a total of 20 cells.

11.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

11.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 5 unused cells and 316 unused wires.
<suppressed ~6 debug messages>

11.27.5. Finished fast OPT passes.

11.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

11.29. Executing OPT pass (performing simple optimizations).

11.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

11.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/17 on $pmux $procmux$5006.
    dead port 2/17 on $pmux $procmux$5006.
    dead port 3/17 on $pmux $procmux$5006.
    dead port 4/17 on $pmux $procmux$5006.
    dead port 5/17 on $pmux $procmux$5006.
    dead port 6/17 on $pmux $procmux$5006.
    dead port 7/17 on $pmux $procmux$5006.
    dead port 8/17 on $pmux $procmux$5006.
    dead port 2/17 on $pmux $procmux$6343.
    dead port 3/17 on $pmux $procmux$6343.
    dead port 4/17 on $pmux $procmux$6343.
    dead port 5/17 on $pmux $procmux$6343.
    dead port 6/17 on $pmux $procmux$6343.
    dead port 7/17 on $pmux $procmux$6343.
    dead port 8/17 on $pmux $procmux$6343.
    dead port 1/17 on $pmux $procmux$7919.
    dead port 3/17 on $pmux $procmux$7919.
    dead port 4/17 on $pmux $procmux$7919.
    dead port 5/17 on $pmux $procmux$7919.
    dead port 6/17 on $pmux $procmux$7919.
    dead port 7/17 on $pmux $procmux$7919.
    dead port 8/17 on $pmux $procmux$7919.
Removed 22 multiplexer ports.
<suppressed ~52 debug messages>

11.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$12122: { \reverse_order_hold_counter $procmux$10374_CMP }
    Consolidated identical input bits for $mux cell $procmux$10041:
      Old ports: A={ 1'0 \instruction_i [8] 6'000000 \instruction_i [7:0] }, B={ \instruction_i [8] 7'0000000 \instruction_i [7:0] }, Y=$2\reg_list_from_instruction[15:0]
      New ports: A={ 1'0 \instruction_i [8] }, B={ \instruction_i [8] 1'0 }, Y=$2\reg_list_from_instruction[15:0] [15:14]
      New connections: $2\reg_list_from_instruction[15:0] [13:0] = { 6'000000 \instruction_i [7:0] }
    Consolidated identical input bits for $mux cell $procmux$10117:
      Old ports: A=3'000, B=3'100, Y=$3\alu_input_2_select_o[2:0]
      New ports: A=1'0, B=1'1, Y=$3\alu_input_2_select_o[2:0] [2]
      New connections: $3\alu_input_2_select_o[2:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$10254:
      Old ports: A=3'101, B=3'000, Y=$3\alu_input_1_select_o[2:0]
      New ports: A=1'1, B=1'0, Y=$3\alu_input_1_select_o[2:0] [0]
      New connections: $3\alu_input_1_select_o[2:0] [2:1] = { $3\alu_input_1_select_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$10357:
      Old ports: A=3'101, B=3'000, Y=$2\alu_input_1_select_o[2:0]
      New ports: A=1'1, B=1'0, Y=$2\alu_input_1_select_o[2:0] [0]
      New connections: $2\alu_input_1_select_o[2:0] [2:1] = { $2\alu_input_1_select_o[2:0] [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$2171:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885, B={ 3'111 $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [0] }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1889
      New ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [3:1], B=3'111, Y=$17$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1889 [3:1]
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1889 [0] = $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [0]
    Consolidated identical input bits for $mux cell $procmux$2198:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [1] 1'1 }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885
      New ports: A={ $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [3:2] $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [0] }, B=3'111, Y={ $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [0] }
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1885 [1] = $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [1]
    Consolidated identical input bits for $mux cell $procmux$2225:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877, B={ 2'11 $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [1:0] }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881
      New ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [3:2], B=2'11, Y=$15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [3:2]
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1881 [1:0] = $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [1:0]
    Consolidated identical input bits for $mux cell $procmux$2252:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [2] 2'11 }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [3] $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [1:0] }, B=3'111, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [3] $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [1:0] }
      New connections: $14$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1877 [2] = $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [2]
    Consolidated identical input bits for $mux cell $procmux$2279:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [2] 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [0] }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [3] $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [1] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [3] $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [1] }
      New connections: { $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [2] $13$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1873 [0] } = { $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [2] $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [0] }
    Consolidated identical input bits for $mux cell $procmux$2306:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [2:1] 1'1 }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869
      New ports: A={ $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [3] $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [0] }, B=2'11, Y={ $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [3] $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [0] }
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1869 [2:1] = $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [2:1]
    Consolidated identical input bits for $mux cell $procmux$2333:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861, B={ 1'1 $10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861 [2:0] }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861 [3], B=1'1, Y=$11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [3]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1865 [2:0] = $10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861 [2:0]
    Consolidated identical input bits for $mux cell $procmux$2360:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857, B={ $9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [3] 3'111 }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [2:0], B=3'111, Y=$10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861 [2:0]
      New connections: $10$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1861 [3] = $9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [3]
    Consolidated identical input bits for $mux cell $procmux$2387:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853, B={ $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [3] 2'11 $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [0] }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857
      New ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [2:1], B=2'11, Y=$9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [2:1]
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [3] $9$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1857 [0] } = { $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [3] $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [0] }
    Consolidated identical input bits for $mux cell $procmux$2414:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849, B={ $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [1] 1'1 }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853
      New ports: A={ $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [2] $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [0] }, B=2'11, Y={ $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [2] $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [0] }
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [3] $8$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1853 [1] } = { $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [3] $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [1] }
    Consolidated identical input bits for $mux cell $procmux$2441:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845, B={ $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [3] 1'1 $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [1:0] }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [2], B=1'1, Y=$7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [2]
      New connections: { $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [3] $7$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1849 [1:0] } = { $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [3] $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$2468:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841, B={ $5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [3:2] 2'11 }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [1:0], B=2'11, Y=$6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [1:0]
      New connections: $6$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1845 [3:2] = $5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [3:2]
    Consolidated identical input bits for $mux cell $procmux$2495:
      Old ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837, B={ $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [3:2] 1'1 $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [0] }, Y=$5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841
      New ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [1], B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [1]
      New connections: { $5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1841 [0] } = { $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [3:2] $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [0] }
    Consolidated identical input bits for $mux cell $procmux$2522:
      Old ports: A=4'0000, B=4'0001, Y=$4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837
      New ports: A=1'0, B=1'1, Y=$4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [0]
      New connections: $4$func$\one_hot_to_bin$cpu_controller.v:450$453$\reg_addr[3:0]$1837 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$3507:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596, B={ $9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [3] 3'111 }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [2:0], B=3'111, Y=$10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600 [2:0]
      New connections: $10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600 [3] = $9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [3]
    Consolidated identical input bits for $mux cell $procmux$3540:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592, B={ $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [3] 2'11 $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [0] }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596
      New ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [2:1], B=2'11, Y=$9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [2:1]
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [3] $9$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1596 [0] } = { $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [3] $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [0] }
    Consolidated identical input bits for $mux cell $procmux$3573:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588, B={ $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [1] 1'1 }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592
      New ports: A={ $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [2] $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [0] }, B=2'11, Y={ $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [2] $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [0] }
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [3] $8$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1592 [1] } = { $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [3] $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [1] }
    Consolidated identical input bits for $mux cell $procmux$3606:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584, B={ $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [3] 1'1 $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [1:0] }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [2], B=1'1, Y=$7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [2]
      New connections: { $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [3] $7$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1588 [1:0] } = { $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [3] $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$3639:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580, B={ $5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [3:2] 2'11 }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [1:0], B=2'11, Y=$6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [1:0]
      New connections: $6$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1584 [3:2] = $5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [3:2]
    Consolidated identical input bits for $mux cell $procmux$3672:
      Old ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576, B={ $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [3:2] 1'1 $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [0] }, Y=$5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580
      New ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [1], B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [1]
      New connections: { $5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1580 [0] } = { $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [3:2] $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [0] }
    Consolidated identical input bits for $mux cell $procmux$3705:
      Old ports: A=4'0000, B=4'0001, Y=$4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576
      New ports: A=1'0, B=1'1, Y=$4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [0]
      New connections: $4$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1576 [3:1] = 3'000
    Consolidated identical input bits for $mux cell $procmux$4466:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441, B={ 3'111 $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [0] }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1445
      New ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [3:1], B=3'111, Y=$17$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1445 [3:1]
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1445 [0] = $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [0]
    Consolidated identical input bits for $mux cell $procmux$4502:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [1] 1'1 }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441
      New ports: A={ $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [3:2] $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [0] }, B=3'111, Y={ $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [0] }
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1441 [1] = $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [1]
    Consolidated identical input bits for $mux cell $procmux$4538:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433, B={ 2'11 $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [1:0] }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437
      New ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [3:2], B=2'11, Y=$15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [3:2]
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1437 [1:0] = $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [1:0]
    Consolidated identical input bits for $mux cell $procmux$4574:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [2] 2'11 }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [3] $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [1:0] }, B=3'111, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [3] $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [1:0] }
      New connections: $14$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1433 [2] = $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [2]
    Consolidated identical input bits for $mux cell $procmux$4610:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [2] 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [0] }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [3] $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [1] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [3] $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [1] }
      New connections: { $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [2] $13$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1429 [0] } = { $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [2] $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [0] }
    Consolidated identical input bits for $mux cell $procmux$4646:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [2:1] 1'1 }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425
      New ports: A={ $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [3] $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [0] }, B=2'11, Y={ $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [3] $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [0] }
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1425 [2:1] = $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [2:1]
    Consolidated identical input bits for $mux cell $procmux$4682:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417, B={ 1'1 $10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [2:0] }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [3], B=1'1, Y=$11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [3]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1421 [2:0] = $10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [2:0]
    Consolidated identical input bits for $mux cell $procmux$4718:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413, B={ $9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [3] 3'111 }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [2:0], B=3'111, Y=$10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [2:0]
      New connections: $10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [3] = $9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [3]
    Consolidated identical input bits for $mux cell $procmux$4754:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409, B={ $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [3] 2'11 $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [0] }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413
      New ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [2:1], B=2'11, Y=$9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [2:1]
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [3] $9$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1413 [0] } = { $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [3] $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [0] }
    Consolidated identical input bits for $mux cell $procmux$4790:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405, B={ $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [1] 1'1 }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409
      New ports: A={ $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [2] $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [0] }, B=2'11, Y={ $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [2] $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [0] }
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [3] $8$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1409 [1] } = { $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [3] $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [1] }
    Consolidated identical input bits for $mux cell $procmux$4826:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401, B={ $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [3] 1'1 $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [1:0] }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [2], B=1'1, Y=$7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [2]
      New connections: { $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [3] $7$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1405 [1:0] } = { $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [3] $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$4862:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397, B={ $5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [3:2] 2'11 }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [1:0], B=2'11, Y=$6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [1:0]
      New connections: $6$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1401 [3:2] = $5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [3:2]
    Consolidated identical input bits for $mux cell $procmux$4898:
      Old ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393, B={ $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [3:2] 1'1 $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [0] }, Y=$5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397
      New ports: A=$4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [1], B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [1]
      New connections: { $5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1397 [0] } = { $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [3:2] $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [0] }
    Consolidated identical input bits for $mux cell $procmux$4934:
      Old ports: A=4'0000, B=4'0001, Y=$4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393
      New ports: A=1'0, B=1'1, Y=$4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [0]
      New connections: $4$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1393 [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$5006:
      Old ports: A=16'0000000000000000, B=128'00000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000000000010000000, Y={ $3$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$1388 [15:1] $procmux$5006_Y [0] }
      New ports: A=8'00000000, B=64'0000000100000010000001000000100000010000001000000100000010000000, Y={ $3$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$1388 [7:1] $procmux$5006_Y [0] }
      New connections: $3$func$\priority_decode$cpu_controller.v:401$325$\decoder_signal[15:0]$1388 [15:8] = 8'00000000
    Consolidated identical input bits for $mux cell $procmux$5623:
      Old ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298, B={ 3'111 $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [0] }, Y=$18$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1302
      New ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [3:1], B=3'111, Y=$18$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1302 [3:1]
      New connections: $18$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1302 [0] = $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [0]
    Consolidated identical input bits for $mux cell $procmux$5671:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294, B={ 2'11 $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [1] 1'1 }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298
      New ports: A={ $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [0] }, B=3'111, Y={ $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [3:2] $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [0] }
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1298 [1] = $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [1]
    Consolidated identical input bits for $mux cell $procmux$5719:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [1:0] }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294
      New ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [3:2], B=2'11, Y=$16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [3:2]
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1294 [1:0] = $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [1:0]
    Consolidated identical input bits for $mux cell $procmux$5767:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286, B={ 1'1 $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [2] 2'11 }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290
      New ports: A={ $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [3] $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [1:0] }, B=3'111, Y={ $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [3] $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [1:0] }
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1290 [2] = $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [2]
    Consolidated identical input bits for $mux cell $procmux$5815:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [2] 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [0] }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [3] $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [1] }, B=2'11, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [3] $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [1] }
      New connections: { $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [2] $14$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1286 [0] } = { $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [2] $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [0] }
    Consolidated identical input bits for $mux cell $procmux$5863:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [2:1] 1'1 }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [3] $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [0] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [3] $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [0] }
      New connections: $13$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1282 [2:1] = $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [2:1]
    Consolidated identical input bits for $mux cell $procmux$5911:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274 [2:0] }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278
      New ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274 [3], B=1'1, Y=$12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [3]
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1278 [2:0] = $11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274 [2:0]
    Consolidated identical input bits for $mux cell $procmux$5959:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270, B={ $10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [3] 3'111 }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [2:0], B=3'111, Y=$11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274 [2:0]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1274 [3] = $10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [3]
    Consolidated identical input bits for $mux cell $procmux$6007:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266, B={ $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [3] 2'11 $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [0] }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [2:1], B=2'11, Y=$10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [2:1]
      New connections: { $10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [3] $10$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1270 [0] } = { $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [3] $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [0] }
    Consolidated identical input bits for $mux cell $procmux$6055:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262, B={ $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [3] 1'1 $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [1] 1'1 }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266
      New ports: A={ $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [2] $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [0] }, B=2'11, Y={ $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [2] $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [0] }
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [3] $9$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1266 [1] } = { $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [3] $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [1] }
    Consolidated identical input bits for $mux cell $procmux$6103:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258, B={ $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [1:0] }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262
      New ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [2], B=1'1, Y=$8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [2]
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [3] $8$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1262 [1:0] } = { $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [3] $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$6151:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254, B={ $6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [3:2] 2'11 }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [1:0], B=2'11, Y=$7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [1:0]
      New connections: $7$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1258 [3:2] = $6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [3:2]
    Consolidated identical input bits for $mux cell $procmux$6199:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250, B={ $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [3:2] 1'1 $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [0] }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [1], B=1'1, Y=$6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [1]
      New connections: { $6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [3:2] $6$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1254 [0] } = { $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [0] }
    Consolidated identical input bits for $mux cell $procmux$6247:
      Old ports: A=4'0000, B=4'0001, Y=$5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250
      New ports: A=1'0, B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [0]
      New connections: $5$func$\one_hot_to_bin$cpu_controller.v:384$274$\reg_addr[3:0]$1250 [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$6343:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000001000000000000000, Y={ $4$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1245 [15:1] $procmux$6343_Y [0] }
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $4$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1245 [15] $4$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1245 [7:1] $procmux$6343_Y [0] }
      New connections: $4$func$\priority_decode$cpu_controller.v:384$273$\decoder_signal[15:0]$1245 [14:8] = 7'0000000
    Consolidated identical input bits for $mux cell $procmux$7154:
      Old ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158, B={ 3'111 $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [0] }, Y=$18$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1162
      New ports: A=$17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [3:1], B=3'111, Y=$18$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1162 [3:1]
      New connections: $18$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1162 [0] = $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [0]
    Consolidated identical input bits for $mux cell $procmux$7205:
      Old ports: A=$16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154, B={ 2'11 $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [1] 1'1 }, Y=$17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158
      New ports: A={ $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [3:2] $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [0] }, B=3'111, Y={ $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [3:2] $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [0] }
      New connections: $17$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1158 [1] = $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [1]
    Consolidated identical input bits for $mux cell $procmux$7256:
      Old ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150, B={ 2'11 $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [1:0] }, Y=$16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154
      New ports: A=$15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [3:2], B=2'11, Y=$16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [3:2]
      New connections: $16$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1154 [1:0] = $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [1:0]
    Consolidated identical input bits for $mux cell $procmux$7307:
      Old ports: A=$14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146, B={ 1'1 $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [2] 2'11 }, Y=$15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150
      New ports: A={ $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [3] $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [1:0] }, B=3'111, Y={ $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [3] $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [1:0] }
      New connections: $15$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1150 [2] = $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [2]
    Consolidated identical input bits for $mux cell $procmux$7358:
      Old ports: A=$13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142, B={ 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [2] 1'1 $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [0] }, Y=$14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146
      New ports: A={ $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [3] $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [1] }, B=2'11, Y={ $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [3] $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [1] }
      New connections: { $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [2] $14$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1146 [0] } = { $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [2] $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [0] }
    Consolidated identical input bits for $mux cell $procmux$7409:
      Old ports: A=$12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138, B={ 1'1 $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [2:1] 1'1 }, Y=$13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142
      New ports: A={ $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [3] $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [0] }, B=2'11, Y={ $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [3] $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [0] }
      New connections: $13$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1142 [2:1] = $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [2:1]
    Consolidated identical input bits for $mux cell $procmux$7460:
      Old ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134, B={ 1'1 $11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134 [2:0] }, Y=$12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138
      New ports: A=$11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134 [3], B=1'1, Y=$12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [3]
      New connections: $12$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1138 [2:0] = $11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134 [2:0]
    Consolidated identical input bits for $mux cell $procmux$7511:
      Old ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130, B={ $10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [3] 3'111 }, Y=$11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134
      New ports: A=$10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [2:0], B=3'111, Y=$11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134 [2:0]
      New connections: $11$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1134 [3] = $10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [3]
    Consolidated identical input bits for $mux cell $procmux$7562:
      Old ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126, B={ $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [3] 2'11 $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [0] }, Y=$10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130
      New ports: A=$9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [2:1], B=2'11, Y=$10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [2:1]
      New connections: { $10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [3] $10$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1130 [0] } = { $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [3] $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [0] }
    Consolidated identical input bits for $mux cell $procmux$7613:
      Old ports: A=$8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122, B={ $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [3] 1'1 $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [1] 1'1 }, Y=$9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126
      New ports: A={ $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [2] $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [0] }, B=2'11, Y={ $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [2] $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [0] }
      New connections: { $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [3] $9$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1126 [1] } = { $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [3] $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [1] }
    Consolidated identical input bits for $mux cell $procmux$7664:
      Old ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118, B={ $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [3] 1'1 $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [1:0] }, Y=$8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122
      New ports: A=$7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [2], B=1'1, Y=$8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [2]
      New connections: { $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [3] $8$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1122 [1:0] } = { $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [3] $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [1:0] }
    Consolidated identical input bits for $mux cell $procmux$7715:
      Old ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114, B={ $6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [3:2] 2'11 }, Y=$7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118
      New ports: A=$6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [1:0], B=2'11, Y=$7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [1:0]
      New connections: $7$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1118 [3:2] = $6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [3:2]
    Consolidated identical input bits for $mux cell $procmux$7766:
      Old ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110, B={ $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [3:2] 1'1 $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [0] }, Y=$6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114
      New ports: A=$5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [1], B=1'1, Y=$6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [1]
      New connections: { $6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [3:2] $6$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1114 [0] } = { $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [3:2] $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [0] }
    Consolidated identical input bits for $mux cell $procmux$7817:
      Old ports: A=4'0000, B=4'0001, Y=$5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110
      New ports: A=1'0, B=1'1, Y=$5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [0]
      New connections: $5$func$\one_hot_to_bin$cpu_controller.v:369$222$\reg_addr[3:0]$1110 [3:1] = 3'000
    Consolidated identical input bits for $pmux cell $procmux$7919:
      Old ports: A=16'0000000000000000, B=144'000000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000000000100000000100000000000000, Y={ $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105 [15:1] $procmux$7919_Y [0] }
      New ports: A=9'000000000, B=81'000000001000000010000000100000001000000010000000100000001000000010000000100000000, Y={ $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105 [14] $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105 [7:1] $procmux$7919_Y [0] }
      New connections: { $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105 [15] $4$func$\priority_decode$cpu_controller.v:369$221$\decoder_signal[15:0]$1105 [13:8] } = 7'0000000
  Optimizing cells in module \cpu_controller.
    Consolidated identical input bits for $pmux cell $procmux$10394:
      Old ports: A=3'000, B={ 2'00 $2\alu_input_2_select_o[2:0] 3'001 $3\alu_input_2_select_o[2:0] 3'100 }, Y=\alu_input_2_select_o
      New ports: A=2'00, B={ 1'0 $2\alu_input_2_select_o[2:0] 2'01 $3\alu_input_2_select_o[2:0] [2] 3'010 }, Y={ \alu_input_2_select_o [2] \alu_input_2_select_o [0] }
      New connections: \alu_input_2_select_o [1] = 1'0
    Consolidated identical input bits for $pmux cell $procmux$10413:
      Old ports: A=3'000, B={ $2\alu_input_1_select_o[2:0] $3\alu_input_1_select_o[2:0] }, Y=\alu_input_1_select_o
      New ports: A=1'0, B={ $2\alu_input_1_select_o[2:0] [0] $3\alu_input_1_select_o[2:0] [0] }, Y=\alu_input_1_select_o [0]
      New connections: \alu_input_1_select_o [2:1] = { \alu_input_1_select_o [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$11698:
      Old ports: A=$2\reg_list_from_instruction[15:0], B={ 8'00000000 \instruction_i [7:0] }, Y=\reg_list_from_instruction
      New ports: A=$2\reg_list_from_instruction[15:0] [15:14], B=2'00, Y=\reg_list_from_instruction [15:14]
      New connections: \reg_list_from_instruction [13:0] = { 6'000000 \instruction_i [7:0] }
    Consolidated identical input bits for $mux cell $procmux$3796:
      Old ports: A={ 1'0 \instruction_i [10:8] }, B=$10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600, Y=$6\reg_file_addr_o[3:0]
      New ports: A=\instruction_i [10:8], B=$10$func$\one_hot_to_bin$cpu_controller.v:417$398$\reg_addr[3:0]$1600 [2:0], Y=$6\reg_file_addr_o[3:0] [2:0]
      New connections: $6\reg_file_addr_o[3:0] [3] = 1'0
  Optimizing cells in module \cpu_controller.
Performed a total of 75 changes.

11.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

11.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

11.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~36 debug messages>

11.29.9. Rerunning OPT passes. (Maybe there is more to do..)

11.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 3/17 on $pmux $procmux$2576.
    dead port 4/17 on $pmux $procmux$2576.
    dead port 5/17 on $pmux $procmux$2576.
    dead port 6/17 on $pmux $procmux$2576.
    dead port 7/17 on $pmux $procmux$2576.
    dead port 8/17 on $pmux $procmux$2576.
Removed 6 multiplexer ports.
<suppressed ~69 debug messages>

11.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    Consolidated identical input bits for $pmux cell $procmux$2576:
      Old ports: A=16'0000000000000000, B=160'0000000000000001000000000000001000000000000001000000000000001000000000000001000000000000001000000000000001000000000000001000000001000000000000001000000000000000, Y=$3$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1697
      New ports: A=10'0000000000, B=100'0000000001000000001000000001000000001000000001000000001000000001000000001000000001000000001000000000, Y={ $3$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1697 [15:14] $3$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1697 [7:0] }
      New connections: $3$func$\priority_decode$cpu_controller.v:443$450$\decoder_signal[15:0]$1697 [13:8] = 6'000000
    Consolidated identical input bits for $mux cell $procmux$5032:
      Old ports: A={ 1'0 \instruction_i [10:8] }, B=$18$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1449, Y=$5\reg_file_addr_o[3:0]
      New ports: A=\instruction_i [10:8], B=$10$func$\one_hot_to_bin$cpu_controller.v:401$326$\reg_addr[3:0]$1417 [2:0], Y=$5\reg_file_addr_o[3:0] [2:0]
      New connections: $5\reg_file_addr_o[3:0] [3] = 1'0
  Optimizing cells in module \cpu_controller.
Performed a total of 2 changes.

11.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

11.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~17 debug messages>

11.29.16. Rerunning OPT passes. (Maybe there is more to do..)

11.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

11.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
    Consolidated identical input bits for $mux cell $procmux$3070:
      Old ports: A=$and$cpu_controller.v:443$1699_Y, B={ \hold_counter [15:8] $and$cpu_controller.v:445$1703_Y [7:0] }, Y=$procmux$3070_Y
      New ports: A=$auto$opt_expr.cc:189:group_cell_inputs$12683, B={ \hold_counter [15:14] $and$cpu_controller.v:445$1703_Y [7:0] }, Y={ $procmux$3070_Y [15:14] $procmux$3070_Y [7:0] }
      New connections: $procmux$3070_Y [13:8] = \hold_counter [13:8]
  Optimizing cells in module \cpu_controller.
Performed a total of 1 changes.

11.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

11.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.29.23. Rerunning OPT passes. (Maybe there is more to do..)

11.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \cpu_controller..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~63 debug messages>

11.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \cpu_controller.
Performed a total of 0 changes.

11.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

11.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.29.30. Finished OPT passes. (There is nothing left to do.)

11.30. Executing TECHMAP pass (map to technology primitives).

11.30.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

11.30.2. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

11.30.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=10\S_WIDTH=10 for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=5\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=8 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $lut.
Using template $paramod\_90_pmux\WIDTH=9\S_WIDTH=9 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=7\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~898 debug messages>

11.31. Executing ICE40_OPT pass (performing simple optimizations).

11.31.1. Running ICE40 specific optimizations.

11.31.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~2054 debug messages>

11.31.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~1062 debug messages>
Removed a total of 354 cells.

11.31.4. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 234 unused cells and 1631 unused wires.
<suppressed ~235 debug messages>

11.31.6. Rerunning OPT passes. (Removed registers in this run.)

11.31.7. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12258.slice[0].carry: CO=\accumulator [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12276.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1008 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[0].carry: CO=$2$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1311
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1030 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12285.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1032 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12288.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1034 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12291.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1036 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12294.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1038 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12297.slice[0].carry: CO=$9$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1040 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12318.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:363$203$\sum[4:0]$1042 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[0].carry: CO=$2$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1311
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1173 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12330.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1175 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12333.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1177 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12336.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1179 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12339.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1181 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12342.slice[0].carry: CO=$9$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1183 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12351.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:378$256$\sum[4:0]$1185 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[0].carry: CO=$2$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1311
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[0].carry: CO=$3$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1313 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12375.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1315 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12378.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1317 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12381.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1319 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12384.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1321 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12387.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:394$308$\sum[4:0]$1323 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[0].carry: CO=$3$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1455 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12417.slice[0].carry: CO=$4$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1457 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12420.slice[0].carry: CO=$5$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1459 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12423.slice[0].carry: CO=$6$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1461 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12426.slice[0].carry: CO=$7$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1463 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12429.slice[0].carry: CO=$8$func$\bit_count$cpu_controller.v:411$362$\sum[4:0]$1465 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[0].carry: CO=\instruction_i [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[1].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[10].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [10]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[11].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [11]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[12].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [12]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[13].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [13]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[14].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [14]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[15].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [15]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[16].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [16]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[17].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [17]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[18].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [18]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[19].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [19]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [1]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[20].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [20]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[21].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [21]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[22].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [22]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[23].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [23]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[24].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [24]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[25].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [25]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[26].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [26]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[27].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [27]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[28].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [28]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[29].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [29]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[30].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [30]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[7].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [7]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[8].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [8]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[9].carry: CO=$auto$alumacc.cc:474:replace_alu$12462.C [9]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12465.slice[0].carry: CO=$10$func$\bit_count$cpu_controller.v:362$186$\sum[4:0]$1008 [0]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[0].carry: CO=1'1
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[10].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [10]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[11].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [11]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[12].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [12]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[13].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [13]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[14].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [14]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[15].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [15]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[16].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [16]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[17].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [17]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[18].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [18]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[19].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [19]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[1].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [1]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[20].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [20]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[21].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [21]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[22].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [22]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[23].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [23]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[24].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [24]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[25].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [25]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[26].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [26]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[27].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [27]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[28].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [28]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[29].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [29]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[30].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [30]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[7].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [7]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[8].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [8]
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[9].carry: CO=$auto$alumacc.cc:474:replace_alu$12468.C [9]
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12258.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12276.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12279.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12285.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12288.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12291.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12294.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12297.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12318.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12324.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12330.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12333.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12336.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12339.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12342.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12351.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12369.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12375.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12378.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12381.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12384.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12387.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12417.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12420.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12423.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12426.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12429.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12450.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[0].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[10].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[11].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[12].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[13].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[14].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[15].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[16].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[17].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[18].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[19].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[20].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[21].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[22].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[23].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[24].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[25].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[26].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[27].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[28].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[29].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[30].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[31].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[8].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12462.slice[9].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12465.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[0].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[10].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[11].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[12].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[13].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[14].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[15].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[16].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[17].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[18].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[19].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[1].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[20].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[21].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[22].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[23].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[24].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[25].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[26].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[27].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[28].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[29].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[2].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[30].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[31].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[8].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12468.slice[9].adder back to logic.

11.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~1402 debug messages>

11.31.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~510 debug messages>
Removed a total of 170 cells.

11.31.10. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 2 unused cells and 369 unused wires.
<suppressed ~3 debug messages>

11.31.12. Rerunning OPT passes. (Removed registers in this run.)

11.31.13. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[2].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12282.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12327.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12372.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[3].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12414.slice[4].adder back to logic.

11.31.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~128 debug messages>

11.31.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.16. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 32 unused wires.
<suppressed ~1 debug messages>

11.31.18. Rerunning OPT passes. (Removed registers in this run.)

11.31.19. Running ICE40 specific optimizations.
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12285.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12330.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12375.slice[3].carry: CO=1'0
Optimized away SB_CARRY cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12417.slice[3].carry: CO=1'0
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12285.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12330.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12375.slice[4].adder back to logic.
Mapping SB_LUT4 cell cpu_controller.$auto$alumacc.cc:474:replace_alu$12417.slice[4].adder back to logic.

11.31.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~64 debug messages>

11.31.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.22. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

11.31.24. Rerunning OPT passes. (Removed registers in this run.)

11.31.25. Running ICE40 specific optimizations.

11.31.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.31.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.31.28. Executing OPT_RMDFF pass (remove dff with constant values).

11.31.29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.31.30. Finished OPT passes. (There is nothing left to do.)

11.32. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

11.33. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module cpu_controller:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12938 to $_DFFE_PP_ for $0\accumulator[4:0] [1] -> \accumulator [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12956 to $_DFFE_PP_ for $0\hold_counter[15:0] [14] -> \hold_counter [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12957 to $_DFFE_PP_ for $0\hold_counter[15:0] [15] -> \hold_counter [15].

11.34. Executing TECHMAP pass (map to technology primitives).

11.34.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

11.34.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.
<suppressed ~16 debug messages>

11.35. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~9 debug messages>

11.36. Executing SIMPLEMAP pass (map simple cells to gate primitives).

11.37. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in cpu_controller.

11.38. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in cpu_controller.
  Merging $auto$simplemap.cc:277:simplemap_mux$14923 (A=$add$cpu_controller.v:438$1673_Y [2], B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12939 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14925 (A=$add$cpu_controller.v:438$1673_Y [4], B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12941 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14921 (A=$add$cpu_controller.v:438$1673_Y [0], B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14895 (A=$procmux$3070_Y [0], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12942 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14922 (A=$auto$alumacc.cc:474:replace_alu$12462.BB [3], B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12938 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14896 (A=$procmux$3070_Y [1], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12943 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14924 (A=$add$cpu_controller.v:438$1673_Y [3], B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14897 (A=$procmux$3070_Y [2], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12944 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14900 (A=$procmux$3070_Y [5], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12947 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14902 (A=$procmux$3070_Y [7], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12949 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14901 (A=$procmux$3070_Y [6], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12948 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14899 (A=$procmux$3070_Y [4], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12946 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14909 (A=$and$cpu_controller.v:443$1699_Y [14], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12956 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$14910 (A=$and$cpu_controller.v:443$1699_Y [15], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12957 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$15025 (A=$procmux$2970_Y, B=1'0, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12958 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$14898 (A=$procmux$3070_Y [3], B=1'1, S=$logic_or$cpu_controller.v:435$1672_Y) into $auto$simplemap.cc:420:simplemap_dff$12945 (SB_DFF).

11.39. Executing ICE40_OPT pass (performing simple optimizations).

11.39.1. Running ICE40 specific optimizations.

11.39.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.
<suppressed ~181 debug messages>

11.39.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

11.39.4. Executing OPT_RMDFF pass (remove dff with constant values).

11.39.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..
Removed 16 unused cells and 61 unused wires.
<suppressed ~17 debug messages>

11.39.6. Rerunning OPT passes. (Removed registers in this run.)

11.39.7. Running ICE40 specific optimizations.

11.39.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_controller.

11.39.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_controller'.
Removed a total of 0 cells.

11.39.10. Executing OPT_RMDFF pass (remove dff with constant values).

11.39.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_controller..

11.39.12. Finished OPT passes. (There is nothing left to do.)

11.40. Executing TECHMAP pass (map to technology primitives).

11.40.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

11.40.2. Continuing TECHMAP pass.
No more expansions possible.

11.41. Executing ABC pass (technology mapping using ABC).

11.41.1. Extracting gate netlist of module `\cpu_controller' to `<abc-temp-dir>/input.blif'..
Extracted 873 gates and 1019 wires to a netlist network with 144 inputs and 156 outputs.

11.41.1.1. Executing ABC.
Running ABC command: berkeley-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + retime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     240.
ABC: Participating nodes from both networks       =     610.
ABC: Participating nodes from the first network   =     239. (  76.36 % of nodes)
ABC: Participating nodes from the second network  =     371. ( 118.53 % of nodes)
ABC: Node pairs (any polarity)                    =     239. (  76.36 % of names can be moved)
ABC: Node pairs (same polarity)                   =     213. (  68.05 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

11.41.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      624
ABC RESULTS:        internal signals:      719
ABC RESULTS:           input signals:      144
ABC RESULTS:          output signals:      156
Removing temp directory.
Removed 0 unused cells and 605 unused wires.

11.42. Executing TECHMAP pass (map to technology primitives).

11.42.1. Executing Verilog-2005 frontend: /usr/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

11.42.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011100011010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101111000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
No more expansions possible.
<suppressed ~1302 debug messages>
Removed 0 unused cells and 624 unused wires.

11.43. Executing HIERARCHY pass (managing design hierarchy).

11.43.1. Analyzing design hierarchy..
Top module:  \cpu_controller

11.43.2. Analyzing design hierarchy..
Top module:  \cpu_controller
Removed 0 unused modules.

11.44. Printing statistics.

=== cpu_controller ===

   Number of wires:                371
   Number of wire bits:            792
   Number of public wires:          22
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                523
     SB_CARRY                       81
     SB_DFFESR                       1
     SB_DFFESS                       2
     SB_DFFSR                        5
     SB_DFFSS                        8
     SB_LUT4                       426

11.45. Executing CHECK pass (checking for obvious problems).
checking module cpu_controller..
found and reported 0 problems.

Warnings: 80 unique messages, 80 total
End of script. Logfile hash: 35507c5fc4
CPU: user 6.23s system 0.16s, MEM: 93.11 MB total, 75.55 MB resident
Yosys 0.9 (git sha1 1979e0b)
Time spent: 20% 1x proc_mux (1 sec), 18% 19x read_verilog (1 sec), ...
