// Seed: 570446748
module module_0 (
    input  tri  id_0,
    input  tri0 id_1,
    input  tri0 id_2,
    output wor  id_3
);
  assign id_3 = id_1 ? (id_2) : (1);
  assign module_1.id_5 = 0;
  wire id_5;
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wand  id_1,
    output tri0  id_2,
    output tri0  id_3,
    inout  wor   id_4,
    input  uwire id_5,
    input  wand  id_6,
    input  tri1  id_7,
    input  tri0  id_8,
    output tri0  id_9
);
  assign id_4 = 1'd0;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_9
  );
endmodule
