* ******************************************************************************

* iCEcube Placer

* Version:            2017.01.27914

* Build Date:         Jan 12 2017 18:49:50

* File Generated:     Jun 19 2017 01:37:11

* Purpose:            

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Executing : C:\lscc\iCEcube2.2017.01\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top --outdir D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP2K --sdc-file D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer\top_pl.sdc
I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top
SDC file             - D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/Drive/Projects/Lattice FPGA/Projects/HFOSC_TEST/HFOSC_TEST_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.01\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	22
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1
    LUT utilization    	:	29/2048


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	1
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	1
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
Info-1409: Inferred clock at osc/CLKHF

Design Statistics after Packing
    Number of LUTs      	:	31
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	3
        LUT, DFF and CARRY	:	20
    Combinational LogicCells
        Only LUT         	:	8
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	31
    PLBs                        :	6/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	1/35
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/4
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1


I2088: Phase 3, elapsed time : 2.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.9 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.2 (sec)

Final Design Statistics
    Number of LUTs      	:	31
    Number of DFFs      	:	23
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	20
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	1
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	1

Device Utilization Summary
    LogicCells                  :	31
    PLBs                        :	7/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	1/35
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/4
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: osc/CLKHF | Frequency: 91.01 MHz | Target: 6.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.0 sec.

