###############################################################################
#clear and reset
###############################################################################
set date_start [sh date]
Sat Nov 23 08:57:36 CST 2024
remove_design -all
1
set RESULTS_DIR outputs
outputs
set REPORTS_DIR reports
reports
sh rm -rf ${RESULTS_DIR}
sh mkdir ${RESULTS_DIR}
sh rm -rf ${REPORTS_DIR}
sh mkdir ${REPORTS_DIR}
###############################################################################
# set multi core 1~16
###############################################################################
set_host_options -max_cores 8
1
###############################################################################
#    Set rules
###############################################################################
set_app_var hdlin_vrlg_std 2001
2001
set_app_var template_naming_style %s
%s
set_app_var uniquify_naming_style %s_%d
%s_%d
set enable_page_mode false
false
set enable_recovery_removal_arcs true
true
set power_perserve_rtl_hier_names true
true
set compile_preserve_subdesign_interfaces true
true
set bus_naming_style {%s[%d]}
%s[%d]
set hdlin_enable_rtldrc_info true
true
###############################################################################
#    source logic and physical libraries
###############################################################################
source -e -v scr/lib.tcl
set PROC_PATH    [concat /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v]
/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v
set SYNOPSYS_ROOT [concat /app/synopsys/dc1409/libraries/syn]
/app/synopsys/dc1409/libraries/syn
set SYMBOL_LIBRARY_PATH [concat /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol]
/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol
set IO_PATH [concat /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v]
/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v
set MEM_PATH [concat /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db]
/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db
set PARA_PATH [concat /home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl]
/home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl
set_app_var search_path   [concat ${search_path} ${SYNOPSYS_ROOT} ${PROC_PATH} ${SYNOPSYS_ROOT}/sdb ${SYMBOL_LIBRARY_PATH} ${PARA_PATH} ${IO_PATH} ${MEM_PATH}]
. /app/synopsys/dc1506/libraries/syn /app/synopsys/dc1506/minpower/syn /app/synopsys/dc1506/dw/syn_ver /app/synopsys/dc1506/dw/sim_ver /app/synopsys/dc1409/libraries/syn /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v /app/synopsys/dc1409/libraries/syn/sdb /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/symbol /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/symbol /home/lyh/Desktop/qua_backend/power/rtl/quantization_rtl /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db
set rvt_stb_lib  "scc55nll_vhs_rvt_ss_v1p08_125c_basic"
scc55nll_vhs_rvt_ss_v1p08_125c_basic
set lvt_stb_lib  "scc55nll_vhs_lvt_ss_v1p08_125c_basic"
scc55nll_vhs_lvt_ss_v1p08_125c_basic
#############################################################################################################################################################
set_app_var target_library [concat ${rvt_stb_lib}.db ${lvt_stb_lib}.db]
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
set_app_var synthetic_library "dw_foundation.sldb"
dw_foundation.sldb
set_app_var symbol_library "scc55nll_vhs_rvt.sdb"
scc55nll_vhs_rvt.sdb
set std_libs [join "
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db
scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db
scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
"]
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
set io_libs "SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db"
SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db
set mem_libs "scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db"
scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
#  List of max min library pairs "max1 min1 max2 min2 max3 min3"...
set MIN_LIBRARY_FILES             "${std_libs} ${io_libs} ${mem_libs}"
scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
set_app_var link_library  [concat "*" ${target_library} ${synthetic_library} ${MIN_LIBRARY_FILES}]
* scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db dw_foundation.sldb scc55nll_vhs_rvt_ss_v1p08_125c_basic.db scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db scc55nll_vhs_lvt_ss_v1p08_125c_basic.db scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db scheduler128x32_ss_1.08_125.db scheduler128x32_ff_1.32_0.db sram127x1024_ss_1.08_-40.db sram127x1024_ff_1.32_0.db sum8x1024_ss_1.08_125.db sum8x1024_ff_1.32_-40.db
foreach {max_library min_library} ${MIN_LIBRARY_FILES} {
set_min_library ${max_library} -min_version ${min_library}
}
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'
###############################################################################
check_library > ${REPORTS_DIR}/check_library.rpt
###############################################################################
#    Set synopsys verification for formality
###############################################################################
set_svf  ${RESULTS_DIR}/${TOP}.svf
1
###############################################################################
#    Read Verilog file
###############################################################################
#generate the HTML log file in dc_shell, before reading in the design
set_app_var html_log_enable true
Warning: HTML log file will be overwritten: '/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/default.html'
        If this is not desired then please use the following variable to rename the HTML file: html_log_filename (DCSH-019)
true
set_app_var html_log_filename ${TOP}.html
conv.html
set RTL_FILE [subst [sh cat ${FILE_LIST}]]
../rtl/conv.v
analyze -format verilog   ${RTL_FILE}
Running PRESTO HDLC
Compiling source file ../rtl/conv.v
Warning:  ../rtl/conv.v:22: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Loading db file '/app/synopsys/dc1506/libraries/syn/dw_foundation.sldb'
1
elaborate      ${TOP}
Loading db file '/app/synopsys/dc1506/libraries/syn/gtech.db'
Loading db file '/app/synopsys/dc1506/libraries/syn/standard.sldb'
  Loading link library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic'
  Loading link library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic'
  Loading link library 'scc55nll_vhs_rvt_ff_v1p32_-40c_basic'
  Loading link library 'scc55nll_vhs_lvt_ff_v1p32_-40c_basic'
  Loading link library 'SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C'
  Loading link library 'SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C'
  Loading link library 'scheduler128x32_ss_1.08_125'
  Loading link library 'scheduler128x32_ff_1.32_0'
  Loading link library 'sram127x1024_ss_1.08_-40'
  Loading link library 'sram127x1024_ff_1.32_0'
  Loading link library 'sum8x1024_ss_1.08_125'
  Loading link library 'sum8x1024_ff_1.32_-40'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  ../rtl/conv.v:56: signed to unsigned assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:59: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:60: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:61: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:62: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:63: unsigned to signed assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:569: signed to unsigned assignment occurs. (VER-318)
Warning:  ../rtl/conv.v:610: unsigned to signed assignment occurs. (VER-318)

Statistics for case statements in always block at line 589 in file
        '../rtl/conv.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           593            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine conv line 65 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       m41_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m42_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m43_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m40_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m15_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m00_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m03_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m02_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m01_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m10_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m13_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m12_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m11_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m20_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m23_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m22_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m21_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m30_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m33_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|       m32_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 73 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   weight_addr_reg   | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 90 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k00_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 100 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k01_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 111 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k02_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 122 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k03_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 133 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k04_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 144 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k10_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 155 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k11_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 166 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k12_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 177 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k13_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 188 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k14_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 199 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k20_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 210 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k21_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 221 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k22_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 232 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k23_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 243 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k24_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 254 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k30_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 265 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k15_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 276 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k32_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 287 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k33_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 298 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k34_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 309 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k40_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 320 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k41_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 331 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k42_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 342 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k43_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 353 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       k44_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 365 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p00_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 371 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p01_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 377 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p02_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 383 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p03_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 389 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p04_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 395 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p10_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 401 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p11_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 407 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p12_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 413 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p13_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 419 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p14_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 425 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p20_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 431 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p21_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 437 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p22_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 443 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p23_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 449 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p24_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 455 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p30_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 461 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p15_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 467 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p32_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 473 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p33_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 479 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p34_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 485 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p40_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 491 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p41_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 497 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p42_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 503 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p43_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 509 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       p44_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 518 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum000_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum001_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum002_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum003_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum004_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum010_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum011_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum012_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum013_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum014_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum020_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum021_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum022_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum023_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum024_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 536 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum100_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum101_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum102_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum103_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum104_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum110_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum111_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum112_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum113_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum114_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 549 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     sum200_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum201_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum202_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum203_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|     sum204_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 557 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum30_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum21_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum32_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 563 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      sum40_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      sum41_reg      | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 568 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     wt_data_reg     | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 572 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt1_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 578 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      cnt2_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 589 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sum_valid_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine conv line 605 in file
                '../rtl/conv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  sum_valid_ff_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'conv'.
1
current_design ${TOP}
Current design is 'conv'.
{conv}
link

  Linking design 'conv'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  conv                        /home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/conv.db
  scc55nll_vhs_rvt_ss_v1p08_125c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db
  scc55nll_vhs_lvt_ss_v1p08_125c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db
  dw_foundation.sldb (library) /app/synopsys/dc1506/libraries/syn/dw_foundation.sldb
  scc55nll_vhs_rvt_ff_v1p32_-40c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db
  scc55nll_vhs_lvt_ff_v1p32_-40c_basic (library) /home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db
  SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C (library) /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db
  SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C (library) /home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db
  scheduler128x32_ss_1.08_125 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db
  scheduler128x32_ff_1.32_0 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db
  sram127x1024_ss_1.08_-40 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db
  sram127x1024_ff_1.32_0 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db
  sum8x1024_ss_1.08_125 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db
  sum8x1024_ff_1.32_-40 (library) /home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db

1
###############################################################################
# Set timing debrate
###############################################################################
#set_timing_derate -max -early 0.92
#set_timing_derate -max -late  1.08
###############################################################################
# Set operating conditions
###############################################################################
#set_operating_conditions -max $MAX_COND                         -max_library $MAX_LIB                         -min $MIN_COND                         -min_library $MIN_LIB
###############################################################################
#    Unify
###############################################################################
uniquify -force
1
#set_max_dynamic_power 0
#set_max_leakage_power 0
###############################################################################
#    Instance SDC files
###############################################################################
source -e -v ${TOP_SDC}
set clk_main_period 40
40
create_clock -period 5 -name  clk
Warning: Creating virtual clock named 'clk' with no sources. (UID-348)
1
set_clock_uncertainty -setup 0.4 [get_clocks clk]
1
set_clock_uncertainty -hold  0.2 [get_clocks clk]
1
set_clock_gating_check -hold 0.2 -setup 0.4 [all_clocks]
1
set_load 10  [all_outputs]
1
set_input_transition 1 [all_inputs]
1
set_clock_transition 0.3  [get_clocks {rclkmain}]
Warning: Can't find clock 'rclkmain' in design 'conv'. (UID-95)
Error: Value for list 'clock_list' must have 1 elements. (CMD-036)
0
set_max_transition 0.6             [current_design]
Current design is 'conv'.
1
set_max_fanout     32            [current_design]
Current design is 'conv'.
1
# set_dont_touch          [get_cells $rstgen/u_rstmux_0]
# set_ideal_network -no_propagate [get_pins  $rstgen/u_rstmux_0/u_clkmux/Z]
set_ideal_network [all_high_fanout -nets  -threshold 100] -no_propagate
Warning: Transferring ideal_net attribute onto the driver pin clk of net clk. (UID-606)
1
set_max_area 0.0
1
1
source -e -v scr/set_dont_use.tcl
#############################################################
##   File name : set_dont_use.tcl
##   Author: FengXiaolong
##   Date: 2015-11-06 18:32
##   Modified date : 2015-11-06 18:32
##   Script Name: 
##     
##   Script Function: 
##    
#############################################################    
#set_attribute [get_lib_cells */INV_X0*] dont_use true -quiet
#set_attribute [get_lib_cells */BUF_X0*] dont_use true -quiet
set_dont_use [get_lib_cell */*CLK*]
1
set_dont_use [get_lib_cell */*DEL*]
1
set_dont_use [get_lib_cell */*TBUF*]
1
set_dont_use [get_lib_cell */*BUF*]
1
set_dont_use [get_lib_cell */*PULL*]
1
set_dont_use [get_lib_cell */*VHSV0*]
1
set_dont_use [get_lib_cell */*VHSV32*]
1
set_dont_use [get_lib_cell */*VHSV40*]
1
set_dont_use [get_lib_cell */*VHSV48*]
1
set_dont_use [get_lib_cell */*LAL*]
1
set_dont_use [get_lib_cell */*LAH*]
1
1
#
###############################################################################
#use verilog naming rules
###############################################################################
change_names -rules verilog -hierarchy
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
1
###############################################################################
#Define the working directory
###############################################################################
define_design_lib worklib -path ~/
1
#################################################################################
# Create Default Path Groups
#
# Separating these paths can help improve optimization.
# Remove these path group settings if user path groups have already been defined.
#################################################################################
set ports_clock_root [filter_collection [get_attribute [get_clocks] sources] object_class==port]
Warning: Attribute 'sources' does not exist on clock 'clk'. (UID-101)
group_path -name in2out  -weight 2  -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_outputs]
1
group_path -name reg2out -weight 3  -from [all_registers -clock_pins] -to [all_outputs]
Information: Checking out the license 'DesignWare'. (SEC-104)
1
group_path -name in2reg  -weight 3  -from [remove_from_collection [all_inputs] ${ports_clock_root}] -to [all_registers -data_pins]
1
group_path -name reg2reg -weight 5  -from [all_registers -clock_pins] -to [all_registers -data_pins]
1
###############################################################################
if {[info exists SAIF_FILE]} {
# read_saif -input /home/zxt/backend/qua_lyh/syn/inputs/quantization_tst_11-12.fsdb.saif -instance quantization_tst/quantization_sim_top/quantization
read_saif -input ${SAIF_FILE} -instance ${SAIF_INST}
report_saif -hier -rtl_saif
}
Error: Cannot find the SAIF file (./inputs/tb.fsdb.saif). (PWR-201)
Information: Updating design information... (UID-85)
Warning: Design 'conv' contains 3 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : saif
        -hier
        -rtl_saif
Design : conv
Version: K-2015.06
Date   : Sat Nov 23 08:57:50 2024
****************************************

  

--------------------------------------------------------------------------------
              User              Default           Propagated
Object type   Annotated (%)     Activity (%)      Activity (%)       Total
--------------------------------------------------------------------------------
  
 Ports        0(0.00%)          0(0.00%)          0(0.00%)           104
 Seq Cells    0(0.00%)          0(0.00%)          0(0.00%)           1361
 Tri Cells    0(0.00%)          0(0.00%)          0(0.00%)           0
--------------------------------------------------------------------------------
1
#For  dynamic power optimization, use the
#       set_dynamic_optimization  true  in   non-MCMM   designs   or   set_sce-
#       nario_options  -dynamic  true  in  MCMM designs. In both cases, you can
#       also use set power_low_power_placement true to enable low power  place-
#       ment.
###############################################################################
#    Check design
###############################################################################
check_design -summary
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sat Nov 23 08:57:50 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                              26
    Cells do not drive (LINT-1)                                    26

Nets                                                                2
    Unloaded nets (LINT-2)                                          2
--------------------------------------------------------------------------------

Information: Use the 'check_design' command for 
         more information about warnings. (LINT-98)

1
check_design > ${REPORTS_DIR}/chkdesign_${TOP}.rpt
# The analyze_datapath_extraction command can help you to analyze why certain data
# paths are no extracted, uncomment the following line to report analyisis.
# analyze_datapath_extraction > ${REPORTS_DIR}/${DCRM_ANALYZE_DATAPATH_EXTRACTION_REPORT}
check_timing > ${REPORTS_DIR}/chktiming_${TOP}.rpt
set_dont_touch [get_cell * -hier -filter  "ref_name =~ PI"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch [get_cell * -hier -filter  "ref_name =~ POT8"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dont_touch [get_cell * -hier -filter  "ref_name =~ PB8"]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
###############################################################################
#    Optimization Option
###############################################################################
set_timing_derate -data -late 1.05
1
set_timing_derate -data -late 1.03 [get_cell -f "ref_name=~*sram*" -h]
Error: Value for list 'object_list' must have 1 elements. (CMD-036)
0
set_dynamic_optimization true
1
set_leakage_optimization true
1
set_app_var timing_enable_multiple_clocks_per_reg  true
true
set_app_var timing_separate_clock_gating_group true
true
set_app_var power_opto_extra_high_dynamic_power_effort true
true
set_app_var compile_slack_driven_buffering true
Information: Variable 'compile_slack_driven_buffering' is obsolete and is being ignored. (INFO-100)
true
set_structure true -boolean true -timing true
1
set_fix_multiple_port_nets -all -buffer_constants  [get_designs *]
1
set_cost_priority -delay
1
set_critical_range 0.3 [current_design]
Current design is 'conv'.
1
set verilogout_no_tri TRUE
TRUE
###############################################################################
# Set for multi-threshold library
###############################################################################
remove_attribute [get_cell scc55nll_vhs_lvt_ss_v1p08_125c_basic/*] dont_use
scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUSHOLDVHS scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODENVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODEVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV4
remove_attribute [get_cell scc55nll_vhs_lvt_ss_v1p08_125c_basic/*] dont_touch
scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AC2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ACH2CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD142VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV1T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV2T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4R scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD1VHSV4T scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AD2CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CINVHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1CSCONVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV1C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV2C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_ADH1VHSV4C scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AND6VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AO33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOAOI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOAOI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_AOI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BENCVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BMUXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV0RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV12RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV16RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV1RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV20RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV24RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV2RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV32RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV3RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV40RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV4RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV6RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUFVHSV8RT scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_BUSHOLDVHS scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV20RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV24RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV2RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV32RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV3RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV40RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV48RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV5RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV6RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RO scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKBUFVHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKINVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLAHQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANAQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKLANQVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKMUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKNOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_CLKXOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL1VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DEL4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_DXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_EDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_FDCAPVHS8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODENVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_F_DIODEVHS2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0P5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV0SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV10SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV12SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV16SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV1SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV20SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV24SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV2SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV32SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV3SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV48SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV4SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV5SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV64SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV6SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_INVHSV8SR scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LAHVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_LALVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAJ23VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MAOI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MOAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4NVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_MUX4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NAND4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4BVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV0P5 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_NOR4XXBBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA1B2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OA33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI21VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI221VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI222VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22BBVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI22VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI31VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI32VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAI33VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAO211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAI2111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOAOAI211111VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OAOI211VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR2VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR3VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR4VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV0RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV12RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV16RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV1RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV2RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV4RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RD scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_OR5VHSV8RQ scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_PULLVHS1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDGSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SDXVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDGRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNQVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SEDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDRSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDSNVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_SNDVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV12 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV16 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV20 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV24 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV3 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV6 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_TBUFVHSV8 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XNOR4VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR2VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR3VHSV4 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV0 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV1 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV2 scc55nll_vhs_lvt_ss_v1p08_125c_basic/LVT_XOR4VHSV4
#set_attribute [get_libs ${hvt_stb_lib}] default_threshold_voltage_group hvt
set_attribute [get_libs ${rvt_stb_lib}] default_threshold_voltage_group rvt
scc55nll_vhs_rvt_ss_v1p08_125c_basic
set_attribute [get_libs ${lvt_stb_lib}] default_threshold_voltage_group lvt
scc55nll_vhs_lvt_ss_v1p08_125c_basic
set_dont_use [get_lib_cell */*PULL*]
1
###############################################################################
# Set Clock gating style
###############################################################################
#set_clock_gating_style -sequential_cell latch -positive_edge_logic  {integrated} #                       -control_point before -control_signal test_mode
set_clock_gating_style -sequential_cell latch -minimum_bitwidth 4     -control_signal test_mode -max_fanout 64 -positive_edge_logic {integrated:LVT_CLKLANQVHSV2} -control_point before -negative_edge_logic {integrated:LVT_CLKLAHQVHSV2}

Current clock gating style....
Sequential cell: latch
Minimum bank bitwidth: 4
Minimum bank bitwidth for enhanced clock gating: 8
Maximum fanout: 64
Setup time for clock gate: -
Hold time for clock gate: -
Clock gating circuitry (positive edge): integrated:LVT_CLKLANQVHSV2
Clock gating circuitry (negative edge): integrated:LVT_CLKLAHQVHSV2
 Note: inverter between clock gating circuitry 
       and (negative edge) register clock pin.
Control point insertion: before
Control signal for control point: test_mode
Observation point insertion: false
Observation logic depth: 5
1
###############################################################################
###############################################################################
#compile_ultra -check_only
compile_ultra -gate_clock  -no_boundary_optimization -no_autoungroup
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Warning: Use of power_opto_extra_high_dynamic_power_effort is not recommended. This variable is obsolete and has no impact on optimization. It will be removed in a future release. (PWR-890)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)

Information: There are 28 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db.alib'
Loaded alib file './alib-52/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'conv'
Warning: The design named conv has 1361 out of 1949 cells marked size-only, which may limit optimization. (OPT-301)
 Implement Synthetic for 'conv'.
Information: Added key list 'DesignWare' to design 'conv'. (DDB-72)
  Processing 'SNPS_CLOCK_GATE_HIGH_conv_0'
  Mapping integrated clock gating circuitry
Memory usage for J1 task 1447 Mbytes -- main task 1447 Mbytes.

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'BUSHOLDVHS' in the library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'LVT_BUSHOLDVHS' in the library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DP_OP_104J1_122_8518_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_inc_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_inc_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_add_J1_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design conv_DW01_inc_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_2, since there are no registers. (PWR-806)
Information: Performing clock-gating on design conv. (PWR-730)

Threshold voltage group cell usage:
>> lvt 0.00%, rvt 100.00%

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------

Threshold voltage group cell usage:
>> lvt 0.93%, rvt 99.07%

  Beginning Constant Register Removal
  -----------------------------------

Threshold voltage group cell usage:
>> lvt 0.93%, rvt 99.07%

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)

Threshold voltage group cell usage:
>> lvt 0.10%, rvt 99.90%

  Beginning Isolate Ports
  -----------------------

Threshold voltage group cell usage:
>> lvt 0.10%, rvt 99.90%

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:49   21164.6      0.00       0.0    1642.6                              6.7520
    0:00:49   21164.6      0.00       0.0    1642.6                              6.7520
    0:00:49   21164.6      0.00       0.0    1642.6                              6.7520
    0:00:50   21164.6      0.00       0.0    1642.6                              6.7520

Threshold voltage group cell usage:
>> lvt 0.10%, rvt 99.90%

  Beginning WLM Backend Optimization
  --------------------------------------

Threshold voltage group cell usage:
>> lvt 0.10%, rvt 99.90%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:58   21164.6      0.00       0.0    1642.6                              6.6847
    0:00:58   21164.6      0.00       0.0    1642.6                              6.6847
    0:00:58   21164.6      0.00       0.0    1642.6                              6.6847
    0:00:58   21164.6      0.00       0.0    1642.6                              6.6847
    0:01:01   21164.6      0.00       0.0    1642.6                              6.6847
    0:01:01   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153

Threshold voltage group cell usage:
>> lvt 0.10%, rvt 99.90%

  Beginning Delay Optimization
  ----------------------------
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:02   21164.6      0.00       0.0    1642.7                              6.3153
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
    0:01:03   22014.7      0.00       0.0     130.2                              9.6107
    0:01:03   22014.7      0.00       0.0     130.2                              9.6107

Threshold voltage group cell usage:
>> lvt 6.11%, rvt 93.89%


  Beginning Power Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:03   22014.7      0.00       0.0     130.2                              9.6107
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
    0:01:05   21750.7      0.00       0.0     130.3                              7.8365
    0:01:05   21750.7      0.00       0.0     130.3                              7.8365
    0:01:05   21750.7      0.00       0.0     130.3                              7.8365
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647
    0:01:05   21551.0      0.00       0.0     130.5                              5.7647

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:06   21551.0      0.00       0.0     130.5                              5.7647
    0:01:06   21551.0      0.00       0.0     130.5                              5.7647
    0:01:06   21551.0      0.00       0.0     130.5                              5.7647
    0:01:06   21551.0      0.00       0.0     130.5                              5.7647
    0:01:07   21551.0      0.00       0.0     130.5                              5.7647

Threshold voltage group cell usage:
>> lvt 0.03%, rvt 99.97%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:01:09   21551.0      0.00       0.0     130.5                              5.7647
    0:01:09   21551.0      0.00       0.0     130.5                              5.7647
    0:01:09   21551.0      0.00       0.0     130.5                              5.7647
    0:01:09   21551.0      0.00       0.0     130.5                              5.7647
    0:01:12   21545.3      0.00       0.0     130.5                              5.7632
    0:01:12   21545.3      0.00       0.0     130.5                              5.7632
    0:01:13   21545.3      0.00       0.0     130.5                              5.7632
    0:01:13   21545.3      0.00       0.0     130.5                              5.7632
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'conv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_k00_reg/CLK': 1331 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
compile_ultra -gate_clock  -no_boundary_optimization -no_autoungroup -incremental
Information: Starting from 2013.12 release, constant propagation is enabled even when boundary optimization is disabled. (OPT-1318)
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Running optimization using a maximum of 8 cores. (OPT-1500)

Information: There are 3 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Loaded alib file './alib-52/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db.alib'
Loaded alib file './alib-52/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db.alib'
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'BUSHOLDVHS' in the library 'scc55nll_vhs_rvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The library cell 'LVT_BUSHOLDVHS' in the library 'scc55nll_vhs_lvt_ss_v1p08_125c_basic' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_conv_1, since there are no registers. (PWR-806)
Information: Performing clock-gating on design conv. (PWR-730)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:08   21567.4      0.00       0.0     130.5                              5.7979
    0:00:08   21567.4      0.00       0.0     130.5                              5.7979

Threshold voltage group cell usage:
>> lvt 0.16%, rvt 99.84%

  Beginning Mapping Optimizations  (Ultra High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
    0:00:11   21567.4      0.00       0.0     130.5                              5.7979
    0:00:12   21567.4      0.00       0.0     130.5                              5.7979
    0:00:12   21567.4      0.00       0.0     130.5                              5.7979
    0:00:12   21567.4      0.00       0.0     130.5                              5.7979
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:12   21566.9      0.00       0.0     130.5                              5.7976
    0:00:12   21566.9      0.00       0.0     130.5                              5.7976
    0:00:12   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904

Threshold voltage group cell usage:
>> lvt 0.06%, rvt 99.94%

  Beginning Delay Optimization
  ----------------------------
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:13   21566.9      0.00       0.0     130.5                              5.7904
    0:00:14   21944.2      0.00       0.0     129.4 taps[77]                    10.8430
    0:00:14   21944.2      0.00       0.0     129.4                             10.8430
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310


  Beginning Critical Range Optimization
  -------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310

Threshold voltage group cell usage:
>> lvt 0.59%, rvt 99.41%


  Beginning Power Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:15   21854.9      0.00       0.0     129.5                              9.7310
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:16   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544
    0:00:17   21544.8      0.00       0.0     129.5                              9.6544

Threshold voltage group cell usage:
>> lvt 0.60%, rvt 99.40%

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    0:00:19   21544.8      0.00       0.0     129.5                              9.6544
    0:00:19   21544.8      0.00       0.0     129.5                              9.6544
    0:00:19   21544.8      0.00       0.0     129.5                              9.6544
    0:00:19   21544.8      0.00       0.0     129.5                              9.6544
    0:00:24   21545.3      0.00       0.0     129.5                              9.6521
    0:00:24   21545.3      0.00       0.0     129.5                              9.6521
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ss_v1p08_125c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_RVT_V2.1/SCC55NLL_VHS_RVT_V2p1/liberty/1.2v/scc55nll_vhs_rvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/Stdcell/SCC55NLL_VHS_LVT_V2.1/SCC55NLL_VHS_LVT_V2p1/liberty/1.2v/scc55nll_vhs_lvt_ff_v1p32_-40c_basic.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ss_v1p08_125C.db'
Loading db file '/home/app/PDK/SMIC/SMIC55LL/IO/SP55NLLD2P_3P3V_V0p5/SP55NLLD2P_3P3V_V0p5/syn/3p3v/SP55NLLD2P_3P3V_V0p3_ff_v1p32_-40C.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/scheduler128x32/db/scheduler128x32_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ss_1.08_-40.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sram127x1024/db/sram127x1024_ff_1.32_0.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ss_1.08_125.db'
Loading db file '/home/lyh/Desktop/qua_backend/power/smic_lib/sum8x1024/db/sum8x1024_ff_1.32_-40.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'conv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'clk_gate_cnt2_reg_9_/CLK': 1305 load(s), 1 driver(s)
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
report_timing -delay max -sort_by slack -path full -nworst 1 -max_paths 100 >  ${REPORTS_DIR}/timing_1stcmp_${TOP}.rpt
if {$synopsys_program_name == "dc_shell"}  {}
###############################################################################
#write the result
###############################################################################
#Write out verilog
change_names -rules verilog -verbose -hierarchy

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
conv            cell    intadd_23/U2            intadd_23_U2
conv            cell    intadd_23/U3            intadd_23_U3
conv            cell    intadd_23/U4            intadd_23_U4
conv            cell    intadd_23/U5            intadd_23_U5
conv            cell    intadd_23/U6            intadd_23_U6
conv            cell    intadd_23/U7            intadd_23_U7
conv            cell    intadd_23/U8            intadd_23_U8
conv            cell    intadd_23/U9            intadd_23_U9
conv            cell    intadd_23/U10           intadd_23_U10
conv            cell    intadd_23/U11           intadd_23_U11
conv            cell    intadd_23/U12           intadd_23_U12
conv            cell    intadd_23/U13           intadd_23_U13
conv            cell    intadd_23/U15           intadd_23_U15
conv            cell    intadd_22/U2            intadd_22_U2
conv            cell    intadd_22/U3            intadd_22_U3
conv            cell    intadd_22/U4            intadd_22_U4
conv            cell    intadd_22/U5            intadd_22_U5
conv            cell    intadd_22/U6            intadd_22_U6
conv            cell    intadd_22/U7            intadd_22_U7
conv            cell    intadd_22/U8            intadd_22_U8
conv            cell    intadd_22/U9            intadd_22_U9
conv            cell    intadd_22/U10           intadd_22_U10
conv            cell    intadd_22/U11           intadd_22_U11
conv            cell    intadd_22/U12           intadd_22_U12
conv            cell    intadd_22/U14           intadd_22_U14
conv            cell    intadd_22/U15           intadd_22_U15
conv            cell    intadd_21/U2            intadd_21_U2
conv            cell    intadd_21/U3            intadd_21_U3
conv            cell    intadd_21/U4            intadd_21_U4
conv            cell    intadd_21/U5            intadd_21_U5
conv            cell    intadd_21/U6            intadd_21_U6
conv            cell    intadd_21/U7            intadd_21_U7
conv            cell    intadd_21/U8            intadd_21_U8
conv            cell    intadd_21/U9            intadd_21_U9
conv            cell    intadd_21/U10           intadd_21_U10
conv            cell    intadd_21/U11           intadd_21_U11
conv            cell    intadd_21/U13           intadd_21_U13
conv            cell    intadd_21/U14           intadd_21_U14
conv            cell    intadd_21/U15           intadd_21_U15
conv            cell    intadd_20/U2            intadd_20_U2
conv            cell    intadd_20/U3            intadd_20_U3
conv            cell    intadd_20/U4            intadd_20_U4
conv            cell    intadd_20/U5            intadd_20_U5
conv            cell    intadd_20/U6            intadd_20_U6
conv            cell    intadd_20/U7            intadd_20_U7
conv            cell    intadd_20/U8            intadd_20_U8
conv            cell    intadd_20/U9            intadd_20_U9
conv            cell    intadd_20/U10           intadd_20_U10
conv            cell    intadd_20/U12           intadd_20_U12
conv            cell    intadd_20/U13           intadd_20_U13
conv            cell    intadd_20/U14           intadd_20_U14
conv            cell    intadd_20/U15           intadd_20_U15
conv            cell    intadd_19/U2            intadd_19_U2
conv            cell    intadd_19/U3            intadd_19_U3
conv            cell    intadd_19/U4            intadd_19_U4
conv            cell    intadd_19/U5            intadd_19_U5
conv            cell    intadd_19/U6            intadd_19_U6
conv            cell    intadd_19/U7            intadd_19_U7
conv            cell    intadd_19/U8            intadd_19_U8
conv            cell    intadd_19/U9            intadd_19_U9
conv            cell    intadd_19/U11           intadd_19_U11
conv            cell    intadd_19/U12           intadd_19_U12
conv            cell    intadd_19/U13           intadd_19_U13
conv            cell    intadd_19/U14           intadd_19_U14
conv            cell    intadd_19/U15           intadd_19_U15
conv            cell    intadd_18/U2            intadd_18_U2
conv            cell    intadd_18/U3            intadd_18_U3
conv            cell    intadd_18/U4            intadd_18_U4
conv            cell    intadd_18/U5            intadd_18_U5
conv            cell    intadd_18/U6            intadd_18_U6
conv            cell    intadd_18/U7            intadd_18_U7
conv            cell    intadd_18/U8            intadd_18_U8
conv            cell    intadd_18/U10           intadd_18_U10
conv            cell    intadd_18/U11           intadd_18_U11
conv            cell    intadd_18/U12           intadd_18_U12
conv            cell    intadd_18/U13           intadd_18_U13
conv            cell    intadd_18/U14           intadd_18_U14
conv            cell    intadd_18/U15           intadd_18_U15
conv            cell    intadd_17/U2            intadd_17_U2
conv            cell    intadd_17/U3            intadd_17_U3
conv            cell    intadd_17/U4            intadd_17_U4
conv            cell    intadd_17/U5            intadd_17_U5
conv            cell    intadd_17/U6            intadd_17_U6
conv            cell    intadd_17/U7            intadd_17_U7
conv            cell    intadd_17/U9            intadd_17_U9
conv            cell    intadd_17/U10           intadd_17_U10
conv            cell    intadd_17/U11           intadd_17_U11
conv            cell    intadd_17/U12           intadd_17_U12
conv            cell    intadd_17/U13           intadd_17_U13
conv            cell    intadd_17/U14           intadd_17_U14
conv            cell    intadd_17/U15           intadd_17_U15
conv            cell    intadd_16/U2            intadd_16_U2
conv            cell    intadd_16/U3            intadd_16_U3
conv            cell    intadd_16/U4            intadd_16_U4
conv            cell    intadd_16/U5            intadd_16_U5
conv            cell    intadd_16/U6            intadd_16_U6
conv            cell    intadd_16/U8            intadd_16_U8
conv            cell    intadd_16/U9            intadd_16_U9
conv            cell    intadd_16/U10           intadd_16_U10
conv            cell    intadd_16/U11           intadd_16_U11
conv            cell    intadd_16/U12           intadd_16_U12
conv            cell    intadd_16/U13           intadd_16_U13
conv            cell    intadd_16/U14           intadd_16_U14
conv            cell    intadd_16/U15           intadd_16_U15
conv            cell    intadd_15/U2            intadd_15_U2
conv            cell    intadd_15/U3            intadd_15_U3
conv            cell    intadd_15/U4            intadd_15_U4
conv            cell    intadd_15/U5            intadd_15_U5
conv            cell    intadd_15/U7            intadd_15_U7
conv            cell    intadd_15/U8            intadd_15_U8
conv            cell    intadd_15/U9            intadd_15_U9
conv            cell    intadd_15/U10           intadd_15_U10
conv            cell    intadd_15/U11           intadd_15_U11
conv            cell    intadd_15/U12           intadd_15_U12
conv            cell    intadd_15/U13           intadd_15_U13
conv            cell    intadd_15/U14           intadd_15_U14
conv            cell    intadd_15/U15           intadd_15_U15
conv            cell    intadd_14/U2            intadd_14_U2
conv            cell    intadd_14/U3            intadd_14_U3
conv            cell    intadd_14/U4            intadd_14_U4
conv            cell    intadd_14/U6            intadd_14_U6
conv            cell    intadd_14/U7            intadd_14_U7
conv            cell    intadd_14/U8            intadd_14_U8
conv            cell    intadd_14/U9            intadd_14_U9
conv            cell    intadd_14/U10           intadd_14_U10
conv            cell    intadd_14/U11           intadd_14_U11
conv            cell    intadd_14/U12           intadd_14_U12
conv            cell    intadd_14/U13           intadd_14_U13
conv            cell    intadd_14/U14           intadd_14_U14
conv            cell    intadd_14/U15           intadd_14_U15
conv            cell    intadd_13/U2            intadd_13_U2
conv            cell    intadd_13/U3            intadd_13_U3
conv            cell    intadd_13/U4            intadd_13_U4
conv            cell    intadd_13/U5            intadd_13_U5
conv            cell    intadd_13/U6            intadd_13_U6
conv            cell    intadd_13/U7            intadd_13_U7
conv            cell    intadd_13/U8            intadd_13_U8
conv            cell    intadd_13/U9            intadd_13_U9
conv            cell    intadd_13/U10           intadd_13_U10
conv            cell    intadd_13/U11           intadd_13_U11
conv            cell    intadd_13/U12           intadd_13_U12
conv            cell    intadd_13/U13           intadd_13_U13
conv            cell    intadd_13/U15           intadd_13_U15
conv            cell    intadd_12/U2            intadd_12_U2
conv            cell    intadd_12/U3            intadd_12_U3
conv            cell    intadd_12/U4            intadd_12_U4
conv            cell    intadd_12/U5            intadd_12_U5
conv            cell    intadd_12/U6            intadd_12_U6
conv            cell    intadd_12/U7            intadd_12_U7
conv            cell    intadd_12/U8            intadd_12_U8
conv            cell    intadd_12/U9            intadd_12_U9
conv            cell    intadd_12/U10           intadd_12_U10
conv            cell    intadd_12/U11           intadd_12_U11
conv            cell    intadd_12/U12           intadd_12_U12
conv            cell    intadd_12/U14           intadd_12_U14
conv            cell    intadd_12/U15           intadd_12_U15
conv            cell    intadd_11/U2            intadd_11_U2
conv            cell    intadd_11/U3            intadd_11_U3
conv            cell    intadd_11/U4            intadd_11_U4
conv            cell    intadd_11/U5            intadd_11_U5
conv            cell    intadd_11/U6            intadd_11_U6
conv            cell    intadd_11/U7            intadd_11_U7
conv            cell    intadd_11/U8            intadd_11_U8
conv            cell    intadd_11/U9            intadd_11_U9
conv            cell    intadd_11/U10           intadd_11_U10
conv            cell    intadd_11/U11           intadd_11_U11
conv            cell    intadd_11/U13           intadd_11_U13
conv            cell    intadd_11/U14           intadd_11_U14
conv            cell    intadd_11/U15           intadd_11_U15
conv            cell    intadd_10/U2            intadd_10_U2
conv            cell    intadd_10/U3            intadd_10_U3
conv            cell    intadd_10/U4            intadd_10_U4
conv            cell    intadd_10/U5            intadd_10_U5
conv            cell    intadd_10/U6            intadd_10_U6
conv            cell    intadd_10/U7            intadd_10_U7
conv            cell    intadd_10/U8            intadd_10_U8
conv            cell    intadd_10/U9            intadd_10_U9
conv            cell    intadd_10/U10           intadd_10_U10
conv            cell    intadd_10/U12           intadd_10_U12
conv            cell    intadd_10/U13           intadd_10_U13
conv            cell    intadd_10/U14           intadd_10_U14
conv            cell    intadd_10/U15           intadd_10_U15
conv            cell    intadd_9/U2             intadd_9_U2
conv            cell    intadd_9/U3             intadd_9_U3
conv            cell    intadd_9/U4             intadd_9_U4
conv            cell    intadd_9/U5             intadd_9_U5
conv            cell    intadd_9/U6             intadd_9_U6
conv            cell    intadd_9/U7             intadd_9_U7
conv            cell    intadd_9/U8             intadd_9_U8
conv            cell    intadd_9/U9             intadd_9_U9
conv            cell    intadd_9/U11            intadd_9_U11
conv            cell    intadd_9/U12            intadd_9_U12
conv            cell    intadd_9/U13            intadd_9_U13
conv            cell    intadd_9/U14            intadd_9_U14
conv            cell    intadd_9/U15            intadd_9_U15
conv            cell    intadd_8/U2             intadd_8_U2
conv            cell    intadd_8/U3             intadd_8_U3
conv            cell    intadd_8/U5             intadd_8_U5
conv            cell    intadd_8/U6             intadd_8_U6
conv            cell    intadd_8/U7             intadd_8_U7
conv            cell    intadd_8/U8             intadd_8_U8
conv            cell    intadd_8/U9             intadd_8_U9
conv            cell    intadd_8/U10            intadd_8_U10
conv            cell    intadd_8/U11            intadd_8_U11
conv            cell    intadd_8/U12            intadd_8_U12
conv            cell    intadd_8/U13            intadd_8_U13
conv            cell    intadd_8/U14            intadd_8_U14
conv            cell    intadd_8/U15            intadd_8_U15
conv            cell    intadd_7/U2             intadd_7_U2
conv            cell    intadd_7/U4             intadd_7_U4
conv            cell    intadd_7/U5             intadd_7_U5
conv            cell    intadd_7/U6             intadd_7_U6
conv            cell    intadd_7/U7             intadd_7_U7
conv            cell    intadd_7/U8             intadd_7_U8
conv            cell    intadd_7/U9             intadd_7_U9
conv            cell    intadd_7/U10            intadd_7_U10
conv            cell    intadd_7/U11            intadd_7_U11
conv            cell    intadd_7/U12            intadd_7_U12
conv            cell    intadd_7/U13            intadd_7_U13
conv            cell    intadd_7/U14            intadd_7_U14
conv            cell    intadd_7/U15            intadd_7_U15
conv            cell    intadd_6/U3             intadd_6_U3
conv            cell    intadd_6/U4             intadd_6_U4
conv            cell    intadd_6/U5             intadd_6_U5
conv            cell    intadd_6/U6             intadd_6_U6
conv            cell    intadd_6/U7             intadd_6_U7
conv            cell    intadd_6/U8             intadd_6_U8
conv            cell    intadd_6/U9             intadd_6_U9
conv            cell    intadd_6/U10            intadd_6_U10
conv            cell    intadd_6/U11            intadd_6_U11
conv            cell    intadd_6/U12            intadd_6_U12
conv            cell    intadd_6/U13            intadd_6_U13
conv            cell    intadd_6/U14            intadd_6_U14
conv            cell    intadd_6/U15            intadd_6_U15
conv            cell    intadd_5/U2             intadd_5_U2
conv            cell    intadd_5/U3             intadd_5_U3
conv            cell    intadd_5/U4             intadd_5_U4
conv            cell    intadd_5/U5             intadd_5_U5
conv            cell    intadd_5/U6             intadd_5_U6
conv            cell    intadd_5/U7             intadd_5_U7
conv            cell    intadd_5/U8             intadd_5_U8
conv            cell    intadd_5/U9             intadd_5_U9
conv            cell    intadd_5/U10            intadd_5_U10
conv            cell    intadd_5/U11            intadd_5_U11
conv            cell    intadd_5/U12            intadd_5_U12
conv            cell    intadd_5/U13            intadd_5_U13
conv            cell    intadd_5/U14            intadd_5_U14
conv            cell    intadd_5/U15            intadd_5_U15
conv            cell    intadd_4/U2             intadd_4_U2
conv            cell    intadd_4/U3             intadd_4_U3
conv            cell    intadd_4/U4             intadd_4_U4
conv            cell    intadd_4/U5             intadd_4_U5
conv            cell    intadd_4/U6             intadd_4_U6
conv            cell    intadd_4/U7             intadd_4_U7
conv            cell    intadd_4/U8             intadd_4_U8
conv            cell    intadd_4/U9             intadd_4_U9
conv            cell    intadd_4/U10            intadd_4_U10
conv            cell    intadd_4/U11            intadd_4_U11
conv            cell    intadd_4/U12            intadd_4_U12
conv            cell    intadd_4/U13            intadd_4_U13
conv            cell    intadd_4/U14            intadd_4_U14
conv            cell    intadd_3/U2             intadd_3_U2
conv            cell    intadd_3/U3             intadd_3_U3
conv            cell    intadd_3/U4             intadd_3_U4
conv            cell    intadd_3/U5             intadd_3_U5
conv            cell    intadd_3/U6             intadd_3_U6
conv            cell    intadd_3/U7             intadd_3_U7
conv            cell    intadd_3/U8             intadd_3_U8
conv            cell    intadd_3/U9             intadd_3_U9
conv            cell    intadd_3/U10            intadd_3_U10
conv            cell    intadd_3/U11            intadd_3_U11
conv            cell    intadd_3/U12            intadd_3_U12
conv            cell    intadd_3/U13            intadd_3_U13
conv            cell    intadd_3/U15            intadd_3_U15
conv            cell    intadd_2/U2             intadd_2_U2
conv            cell    intadd_2/U3             intadd_2_U3
conv            cell    intadd_2/U4             intadd_2_U4
conv            cell    intadd_2/U5             intadd_2_U5
conv            cell    intadd_2/U6             intadd_2_U6
conv            cell    intadd_2/U7             intadd_2_U7
conv            cell    intadd_2/U8             intadd_2_U8
conv            cell    intadd_2/U9             intadd_2_U9
conv            cell    intadd_2/U10            intadd_2_U10
conv            cell    intadd_2/U11            intadd_2_U11
conv            cell    intadd_2/U12            intadd_2_U12
conv            cell    intadd_2/U14            intadd_2_U14
conv            cell    intadd_2/U15            intadd_2_U15
conv            cell    intadd_1/U2             intadd_1_U2
conv            cell    intadd_1/U3             intadd_1_U3
conv            cell    intadd_1/U4             intadd_1_U4
conv            cell    intadd_1/U5             intadd_1_U5
conv            cell    intadd_1/U6             intadd_1_U6
conv            cell    intadd_1/U7             intadd_1_U7
conv            cell    intadd_1/U8             intadd_1_U8
conv            cell    intadd_1/U9             intadd_1_U9
conv            cell    intadd_1/U10            intadd_1_U10
conv            cell    intadd_1/U12            intadd_1_U12
conv            cell    intadd_1/U13            intadd_1_U13
conv            cell    intadd_1/U14            intadd_1_U14
conv            cell    intadd_1/U15            intadd_1_U15
conv            cell    intadd_23/U14           intadd_23_U14
conv            cell    intadd_22/U13           intadd_22_U13
conv            cell    intadd_21/U12           intadd_21_U12
conv            cell    intadd_20/U11           intadd_20_U11
conv            cell    intadd_19/U10           intadd_19_U10
conv            cell    intadd_18/U9            intadd_18_U9
conv            cell    intadd_17/U8            intadd_17_U8
conv            cell    intadd_16/U7            intadd_16_U7
conv            cell    intadd_15/U6            intadd_15_U6
conv            cell    intadd_14/U5            intadd_14_U5
conv            cell    intadd_13/U14           intadd_13_U14
conv            cell    intadd_12/U13           intadd_12_U13
conv            cell    intadd_11/U12           intadd_11_U12
conv            cell    intadd_10/U11           intadd_10_U11
conv            cell    intadd_9/U10            intadd_9_U10
conv            cell    intadd_8/U4             intadd_8_U4
conv            cell    intadd_7/U3             intadd_7_U3
conv            cell    intadd_6/U2             intadd_6_U2
conv            cell    intadd_4/U15            intadd_4_U15
conv            cell    intadd_3/U14            intadd_3_U14
conv            cell    intadd_2/U13            intadd_2_U13
conv            cell    intadd_1/U11            intadd_1_U11
conv            cell    intadd_0/U15            intadd_0_U15
conv            cell    intadd_0/U14            intadd_0_U14
conv            cell    intadd_0/U13            intadd_0_U13
conv            cell    intadd_0/U12            intadd_0_U12
conv            cell    intadd_0/U11            intadd_0_U11
conv            cell    intadd_0/U10            intadd_0_U10
conv            cell    intadd_0/U9             intadd_0_U9
conv            cell    intadd_0/U8             intadd_0_U8
conv            cell    intadd_0/U7             intadd_0_U7
conv            cell    intadd_0/U6             intadd_0_U6
conv            cell    intadd_0/U5             intadd_0_U5
conv            cell    intadd_0/U4             intadd_0_U4
conv            cell    intadd_0/U3             intadd_0_U3
conv            cell    intadd_0/U2             intadd_0_U2
conv            net     N216                    taps[64]
conv            net     N381                    taps[48]
conv            net     N546                    taps[32]
conv            net     N711                    taps[16]
conv            net     N876                    taps[0]
conv            net     intadd_0/CI             intadd_0_CI
conv            net     intadd_0/n14            intadd_0_n14
conv            net     intadd_0/n13            intadd_0_n13
conv            net     intadd_0/n12            intadd_0_n12
conv            net     intadd_0/n11            intadd_0_n11
conv            net     intadd_0/n10            intadd_0_n10
conv            net     intadd_0/n9             intadd_0_n9
conv            net     intadd_0/n8             intadd_0_n8
conv            net     intadd_0/n7             intadd_0_n7
conv            net     intadd_0/n6             intadd_0_n6
conv            net     intadd_0/n5             intadd_0_n5
conv            net     intadd_0/n4             intadd_0_n4
conv            net     intadd_0/n3             intadd_0_n3
conv            net     intadd_0/n2             intadd_0_n2
conv            net     intadd_0/n1             intadd_0_n1
conv            net     intadd_1/CI             intadd_1_CI
conv            net     intadd_1/n14            intadd_1_n14
conv            net     intadd_1/n13            intadd_1_n13
conv            net     intadd_1/n12            intadd_1_n12
conv            net     intadd_1/n11            intadd_1_n11
conv            net     intadd_1/n10            intadd_1_n10
conv            net     intadd_1/n9             intadd_1_n9
conv            net     intadd_1/n8             intadd_1_n8
conv            net     intadd_1/n7             intadd_1_n7
conv            net     intadd_1/n6             intadd_1_n6
conv            net     intadd_1/n5             intadd_1_n5
conv            net     intadd_1/n4             intadd_1_n4
conv            net     intadd_1/n3             intadd_1_n3
conv            net     intadd_1/n2             intadd_1_n2
conv            net     intadd_1/n1             intadd_1_n1
conv            net     intadd_2/CI             intadd_2_CI
conv            net     intadd_2/n14            intadd_2_n14
conv            net     intadd_2/n13            intadd_2_n13
conv            net     intadd_2/n12            intadd_2_n12
conv            net     intadd_2/n11            intadd_2_n11
conv            net     intadd_2/n10            intadd_2_n10
conv            net     intadd_2/n9             intadd_2_n9
conv            net     intadd_2/n8             intadd_2_n8
conv            net     intadd_2/n7             intadd_2_n7
conv            net     intadd_2/n6             intadd_2_n6
conv            net     intadd_2/n5             intadd_2_n5
conv            net     intadd_2/n4             intadd_2_n4
conv            net     intadd_2/n3             intadd_2_n3
conv            net     intadd_2/n2             intadd_2_n2
conv            net     intadd_2/n1             intadd_2_n1
conv            net     intadd_3/CI             intadd_3_CI
conv            net     intadd_3/n14            intadd_3_n14
conv            net     intadd_3/n13            intadd_3_n13
conv            net     intadd_3/n12            intadd_3_n12
conv            net     intadd_3/n11            intadd_3_n11
conv            net     intadd_3/n10            intadd_3_n10
conv            net     intadd_3/n9             intadd_3_n9
conv            net     intadd_3/n8             intadd_3_n8
conv            net     intadd_3/n7             intadd_3_n7
conv            net     intadd_3/n6             intadd_3_n6
conv            net     intadd_3/n5             intadd_3_n5
conv            net     intadd_3/n4             intadd_3_n4
conv            net     intadd_3/n3             intadd_3_n3
conv            net     intadd_3/n2             intadd_3_n2
conv            net     intadd_3/n1             intadd_3_n1
conv            net     intadd_4/CI             intadd_4_CI
conv            net     intadd_4/n14            intadd_4_n14
conv            net     intadd_4/n13            intadd_4_n13
conv            net     intadd_4/n12            intadd_4_n12
conv            net     intadd_4/n11            intadd_4_n11
conv            net     intadd_4/n10            intadd_4_n10
conv            net     intadd_4/n9             intadd_4_n9
conv            net     intadd_4/n8             intadd_4_n8
conv            net     intadd_4/n7             intadd_4_n7
conv            net     intadd_4/n6             intadd_4_n6
conv            net     intadd_4/n5             intadd_4_n5
conv            net     intadd_4/n4             intadd_4_n4
conv            net     intadd_4/n3             intadd_4_n3
conv            net     intadd_4/n2             intadd_4_n2
conv            net     intadd_4/n1             intadd_4_n1
conv            net     intadd_5/CI             intadd_5_CI
conv            net     intadd_5/n14            intadd_5_n14
conv            net     intadd_5/n13            intadd_5_n13
conv            net     intadd_5/n12            intadd_5_n12
conv            net     intadd_5/n11            intadd_5_n11
conv            net     intadd_5/n10            intadd_5_n10
conv            net     intadd_5/n9             intadd_5_n9
conv            net     intadd_5/n8             intadd_5_n8
conv            net     intadd_5/n7             intadd_5_n7
conv            net     intadd_5/n6             intadd_5_n6
conv            net     intadd_5/n5             intadd_5_n5
conv            net     intadd_5/n4             intadd_5_n4
conv            net     intadd_5/n3             intadd_5_n3
conv            net     intadd_5/n2             intadd_5_n2
conv            net     intadd_5/n1             intadd_5_n1
conv            net     intadd_6/CI             intadd_6_CI
conv            net     intadd_6/n14            intadd_6_n14
conv            net     intadd_6/n13            intadd_6_n13
conv            net     intadd_6/n12            intadd_6_n12
conv            net     intadd_6/n11            intadd_6_n11
conv            net     intadd_6/n10            intadd_6_n10
conv            net     intadd_6/n9             intadd_6_n9
conv            net     intadd_6/n8             intadd_6_n8
conv            net     intadd_6/n7             intadd_6_n7
conv            net     intadd_6/n6             intadd_6_n6
conv            net     intadd_6/n5             intadd_6_n5
conv            net     intadd_6/n4             intadd_6_n4
conv            net     intadd_6/n3             intadd_6_n3
conv            net     intadd_6/n2             intadd_6_n2
conv            net     intadd_6/n1             intadd_6_n1
conv            net     intadd_7/CI             intadd_7_CI
conv            net     intadd_7/n14            intadd_7_n14
conv            net     intadd_7/n13            intadd_7_n13
conv            net     intadd_7/n12            intadd_7_n12
conv            net     intadd_7/n11            intadd_7_n11
conv            net     intadd_7/n10            intadd_7_n10
conv            net     intadd_7/n9             intadd_7_n9
conv            net     intadd_7/n8             intadd_7_n8
conv            net     intadd_7/n7             intadd_7_n7
conv            net     intadd_7/n6             intadd_7_n6
conv            net     intadd_7/n5             intadd_7_n5
conv            net     intadd_7/n4             intadd_7_n4
conv            net     intadd_7/n3             intadd_7_n3
conv            net     intadd_7/n2             intadd_7_n2
conv            net     intadd_7/n1             intadd_7_n1
conv            net     intadd_8/CI             intadd_8_CI
conv            net     intadd_8/n14            intadd_8_n14
conv            net     intadd_8/n13            intadd_8_n13
conv            net     intadd_8/n12            intadd_8_n12
conv            net     intadd_8/n11            intadd_8_n11
conv            net     intadd_8/n10            intadd_8_n10
conv            net     intadd_8/n9             intadd_8_n9
conv            net     intadd_8/n8             intadd_8_n8
conv            net     intadd_8/n7             intadd_8_n7
conv            net     intadd_8/n6             intadd_8_n6
conv            net     intadd_8/n5             intadd_8_n5
conv            net     intadd_8/n4             intadd_8_n4
conv            net     intadd_8/n3             intadd_8_n3
conv            net     intadd_8/n2             intadd_8_n2
conv            net     intadd_8/n1             intadd_8_n1
conv            net     intadd_9/CI             intadd_9_CI
conv            net     intadd_9/n14            intadd_9_n14
conv            net     intadd_9/n13            intadd_9_n13
conv            net     intadd_9/n12            intadd_9_n12
conv            net     intadd_9/n11            intadd_9_n11
conv            net     intadd_9/n10            intadd_9_n10
conv            net     intadd_9/n9             intadd_9_n9
conv            net     intadd_9/n8             intadd_9_n8
conv            net     intadd_9/n7             intadd_9_n7
conv            net     intadd_9/n6             intadd_9_n6
conv            net     intadd_9/n5             intadd_9_n5
conv            net     intadd_9/n4             intadd_9_n4
conv            net     intadd_9/n3             intadd_9_n3
conv            net     intadd_9/n2             intadd_9_n2
conv            net     intadd_9/n1             intadd_9_n1
conv            net     intadd_10/CI            intadd_10_CI
conv            net     intadd_10/n14           intadd_10_n14
conv            net     intadd_10/n13           intadd_10_n13
conv            net     intadd_10/n12           intadd_10_n12
conv            net     intadd_10/n11           intadd_10_n11
conv            net     intadd_10/n10           intadd_10_n10
conv            net     intadd_10/n9            intadd_10_n9
conv            net     intadd_10/n8            intadd_10_n8
conv            net     intadd_10/n7            intadd_10_n7
conv            net     intadd_10/n6            intadd_10_n6
conv            net     intadd_10/n5            intadd_10_n5
conv            net     intadd_10/n4            intadd_10_n4
conv            net     intadd_10/n3            intadd_10_n3
conv            net     intadd_10/n2            intadd_10_n2
conv            net     intadd_10/n1            intadd_10_n1
conv            net     intadd_11/CI            intadd_11_CI
conv            net     intadd_11/n14           intadd_11_n14
conv            net     intadd_11/n13           intadd_11_n13
conv            net     intadd_11/n12           intadd_11_n12
conv            net     intadd_11/n11           intadd_11_n11
conv            net     intadd_11/n10           intadd_11_n10
conv            net     intadd_11/n9            intadd_11_n9
conv            net     intadd_11/n8            intadd_11_n8
conv            net     intadd_11/n7            intadd_11_n7
conv            net     intadd_11/n6            intadd_11_n6
conv            net     intadd_11/n5            intadd_11_n5
conv            net     intadd_11/n4            intadd_11_n4
conv            net     intadd_11/n3            intadd_11_n3
conv            net     intadd_11/n2            intadd_11_n2
conv            net     intadd_11/n1            intadd_11_n1
conv            net     intadd_12/CI            intadd_12_CI
conv            net     intadd_12/n14           intadd_12_n14
conv            net     intadd_12/n13           intadd_12_n13
conv            net     intadd_12/n12           intadd_12_n12
conv            net     intadd_12/n11           intadd_12_n11
conv            net     intadd_12/n10           intadd_12_n10
conv            net     intadd_12/n9            intadd_12_n9
conv            net     intadd_12/n8            intadd_12_n8
conv            net     intadd_12/n7            intadd_12_n7
conv            net     intadd_12/n6            intadd_12_n6
conv            net     intadd_12/n5            intadd_12_n5
conv            net     intadd_12/n4            intadd_12_n4
conv            net     intadd_12/n3            intadd_12_n3
conv            net     intadd_12/n2            intadd_12_n2
conv            net     intadd_12/n1            intadd_12_n1
conv            net     intadd_13/CI            intadd_13_CI
conv            net     intadd_13/n14           intadd_13_n14
conv            net     intadd_13/n13           intadd_13_n13
conv            net     intadd_13/n12           intadd_13_n12
conv            net     intadd_13/n11           intadd_13_n11
conv            net     intadd_13/n10           intadd_13_n10
conv            net     intadd_13/n9            intadd_13_n9
conv            net     intadd_13/n8            intadd_13_n8
conv            net     intadd_13/n7            intadd_13_n7
conv            net     intadd_13/n6            intadd_13_n6
conv            net     intadd_13/n5            intadd_13_n5
conv            net     intadd_13/n4            intadd_13_n4
conv            net     intadd_13/n3            intadd_13_n3
conv            net     intadd_13/n2            intadd_13_n2
conv            net     intadd_13/n1            intadd_13_n1
conv            net     intadd_14/CI            intadd_14_CI
conv            net     intadd_14/n14           intadd_14_n14
conv            net     intadd_14/n13           intadd_14_n13
conv            net     intadd_14/n12           intadd_14_n12
conv            net     intadd_14/n11           intadd_14_n11
conv            net     intadd_14/n10           intadd_14_n10
conv            net     intadd_14/n9            intadd_14_n9
conv            net     intadd_14/n8            intadd_14_n8
conv            net     intadd_14/n7            intadd_14_n7
conv            net     intadd_14/n6            intadd_14_n6
conv            net     intadd_14/n5            intadd_14_n5
conv            net     intadd_14/n4            intadd_14_n4
conv            net     intadd_14/n3            intadd_14_n3
conv            net     intadd_14/n2            intadd_14_n2
conv            net     intadd_14/n1            intadd_14_n1
conv            net     intadd_15/CI            intadd_15_CI
conv            net     intadd_15/n14           intadd_15_n14
conv            net     intadd_15/n13           intadd_15_n13
conv            net     intadd_15/n12           intadd_15_n12
conv            net     intadd_15/n11           intadd_15_n11
conv            net     intadd_15/n10           intadd_15_n10
conv            net     intadd_15/n9            intadd_15_n9
conv            net     intadd_15/n8            intadd_15_n8
conv            net     intadd_15/n7            intadd_15_n7
conv            net     intadd_15/n6            intadd_15_n6
conv            net     intadd_15/n5            intadd_15_n5
conv            net     intadd_15/n4            intadd_15_n4
conv            net     intadd_15/n3            intadd_15_n3
conv            net     intadd_15/n2            intadd_15_n2
conv            net     intadd_15/n1            intadd_15_n1
conv            net     intadd_16/CI            intadd_16_CI
conv            net     intadd_16/n14           intadd_16_n14
conv            net     intadd_16/n13           intadd_16_n13
conv            net     intadd_16/n12           intadd_16_n12
conv            net     intadd_16/n11           intadd_16_n11
conv            net     intadd_16/n10           intadd_16_n10
conv            net     intadd_16/n9            intadd_16_n9
conv            net     intadd_16/n8            intadd_16_n8
conv            net     intadd_16/n7            intadd_16_n7
conv            net     intadd_16/n6            intadd_16_n6
conv            net     intadd_16/n5            intadd_16_n5
conv            net     intadd_16/n4            intadd_16_n4
conv            net     intadd_16/n3            intadd_16_n3
conv            net     intadd_16/n2            intadd_16_n2
conv            net     intadd_16/n1            intadd_16_n1
conv            net     intadd_17/CI            intadd_17_CI
conv            net     intadd_17/n14           intadd_17_n14
conv            net     intadd_17/n13           intadd_17_n13
conv            net     intadd_17/n12           intadd_17_n12
conv            net     intadd_17/n11           intadd_17_n11
conv            net     intadd_17/n10           intadd_17_n10
conv            net     intadd_17/n9            intadd_17_n9
conv            net     intadd_17/n8            intadd_17_n8
conv            net     intadd_17/n7            intadd_17_n7
conv            net     intadd_17/n6            intadd_17_n6
conv            net     intadd_17/n5            intadd_17_n5
conv            net     intadd_17/n4            intadd_17_n4
conv            net     intadd_17/n3            intadd_17_n3
conv            net     intadd_17/n2            intadd_17_n2
conv            net     intadd_17/n1            intadd_17_n1
conv            net     intadd_18/CI            intadd_18_CI
conv            net     intadd_18/n14           intadd_18_n14
conv            net     intadd_18/n13           intadd_18_n13
conv            net     intadd_18/n12           intadd_18_n12
conv            net     intadd_18/n11           intadd_18_n11
conv            net     intadd_18/n10           intadd_18_n10
conv            net     intadd_18/n9            intadd_18_n9
conv            net     intadd_18/n8            intadd_18_n8
conv            net     intadd_18/n7            intadd_18_n7
conv            net     intadd_18/n6            intadd_18_n6
conv            net     intadd_18/n5            intadd_18_n5
conv            net     intadd_18/n4            intadd_18_n4
conv            net     intadd_18/n3            intadd_18_n3
conv            net     intadd_18/n2            intadd_18_n2
conv            net     intadd_18/n1            intadd_18_n1
conv            net     intadd_19/CI            intadd_19_CI
conv            net     intadd_19/n14           intadd_19_n14
conv            net     intadd_19/n13           intadd_19_n13
conv            net     intadd_19/n12           intadd_19_n12
conv            net     intadd_19/n11           intadd_19_n11
conv            net     intadd_19/n10           intadd_19_n10
conv            net     intadd_19/n9            intadd_19_n9
conv            net     intadd_19/n8            intadd_19_n8
conv            net     intadd_19/n7            intadd_19_n7
conv            net     intadd_19/n6            intadd_19_n6
conv            net     intadd_19/n5            intadd_19_n5
conv            net     intadd_19/n4            intadd_19_n4
conv            net     intadd_19/n3            intadd_19_n3
conv            net     intadd_19/n2            intadd_19_n2
conv            net     intadd_19/n1            intadd_19_n1
conv            net     intadd_20/CI            intadd_20_CI
conv            net     intadd_20/n14           intadd_20_n14
conv            net     intadd_20/n13           intadd_20_n13
conv            net     intadd_20/n12           intadd_20_n12
conv            net     intadd_20/n11           intadd_20_n11
conv            net     intadd_20/n10           intadd_20_n10
conv            net     intadd_20/n9            intadd_20_n9
conv            net     intadd_20/n8            intadd_20_n8
conv            net     intadd_20/n7            intadd_20_n7
conv            net     intadd_20/n6            intadd_20_n6
conv            net     intadd_20/n5            intadd_20_n5
conv            net     intadd_20/n4            intadd_20_n4
conv            net     intadd_20/n3            intadd_20_n3
conv            net     intadd_20/n2            intadd_20_n2
conv            net     intadd_20/n1            intadd_20_n1
conv            net     intadd_21/CI            intadd_21_CI
conv            net     intadd_21/n14           intadd_21_n14
conv            net     intadd_21/n13           intadd_21_n13
conv            net     intadd_21/n12           intadd_21_n12
conv            net     intadd_21/n11           intadd_21_n11
conv            net     intadd_21/n10           intadd_21_n10
conv            net     intadd_21/n9            intadd_21_n9
conv            net     intadd_21/n8            intadd_21_n8
conv            net     intadd_21/n7            intadd_21_n7
conv            net     intadd_21/n6            intadd_21_n6
conv            net     intadd_21/n5            intadd_21_n5
conv            net     intadd_21/n4            intadd_21_n4
conv            net     intadd_21/n3            intadd_21_n3
conv            net     intadd_21/n2            intadd_21_n2
conv            net     intadd_21/n1            intadd_21_n1
conv            net     intadd_22/CI            intadd_22_CI
conv            net     intadd_22/n14           intadd_22_n14
conv            net     intadd_22/n13           intadd_22_n13
conv            net     intadd_22/n12           intadd_22_n12
conv            net     intadd_22/n11           intadd_22_n11
conv            net     intadd_22/n10           intadd_22_n10
conv            net     intadd_22/n9            intadd_22_n9
conv            net     intadd_22/n8            intadd_22_n8
conv            net     intadd_22/n7            intadd_22_n7
conv            net     intadd_22/n6            intadd_22_n6
conv            net     intadd_22/n5            intadd_22_n5
conv            net     intadd_22/n4            intadd_22_n4
conv            net     intadd_22/n3            intadd_22_n3
conv            net     intadd_22/n2            intadd_22_n2
conv            net     intadd_22/n1            intadd_22_n1
conv            net     intadd_23/CI            intadd_23_CI
conv            net     intadd_23/n14           intadd_23_n14
conv            net     intadd_23/n13           intadd_23_n13
conv            net     intadd_23/n12           intadd_23_n12
conv            net     intadd_23/n11           intadd_23_n11
conv            net     intadd_23/n10           intadd_23_n10
conv            net     intadd_23/n9            intadd_23_n9
conv            net     intadd_23/n8            intadd_23_n8
conv            net     intadd_23/n7            intadd_23_n7
conv            net     intadd_23/n6            intadd_23_n6
conv            net     intadd_23/n5            intadd_23_n5
conv            net     intadd_23/n4            intadd_23_n4
conv            net     intadd_23/n3            intadd_23_n3
conv            net     intadd_23/n2            intadd_23_n2
conv            net     intadd_23/n1            intadd_23_n1
SNPS_CLOCK_GATE_HIGH_conv_2 net n2              CLK
SNPS_CLOCK_GATE_HIGH_conv_1 net n2              CLK
1
write -f ddc -hierarchy     -output ${RESULTS_DIR}/${TOP}_mapped.ddc
Writing ddc file 'outputs/conv_mapped.ddc'.
1
write -f verilog -hierarchy -output ${RESULTS_DIR}/${TOP}.v
Writing verilog file '/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/outputs/conv.v'.
1
# Write parasitics data from Design Compiler Topographical placement for static timing analysis
# Write SDF backannotation data from Design Compiler Topographical placement for static timing analysis
write_sdf ${RESULTS_DIR}/${TOP}_mapped.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/ygl/code/BNN_accelerator/ic2/ic2/dc_syn/outputs/conv_mapped.sdf'. (WT-3)
1
write_sdc  -nosplit                 ${RESULTS_DIR}/${TOP}_mapped.sdc
1
# If SAIF is used, write out SAIF name mapping file for PrimeTime-PX
if {[info exists SAIF_FILE]} {
saif_map -type ptpx -write_map ${RESULTS_DIR}/${TOP}_mapped.SAIF.namemap
}
Information: Writing SAIF name mapping information into the PT-PX name mapping file 'outputs/conv_mapped.SAIF.namemap'. (PWR-636)
1
write_script -output                ${RESULTS_DIR}/${TOP}_mapped.tcl
1
###############################################################################
#Report analysis results
report_qor                        >  ${REPORTS_DIR}/${TOP}_qor.rpt
create_qor_snapshot -name qor_snapshot_${TOP}.rpt > ${REPORTS_DIR}/qor_snapshot_${TOP}.rpt
# Create a QoR snapshot of timing, physical, constraints, clock, power data, and routing on
# active scenarios and stores it in the location  specified  by  the icc_snapshot_storage_location
# variable.
report_constraint -all_violators  > ${REPORTS_DIR}/all_vios_${TOP}.rpt
report_timing -transition_time -nets -attributes -nosplit > ${REPORTS_DIR}/timing_${TOP}.rpt
report_timing -sort_by slack -path full -nworst 1 -max_paths 1000  -loops                         >> ${RESULTS_DIR}/timing_loops_${TOP}.rpt
report_resource -hierarchy                                         > ${RESULTS_DIR}/${TOP}.res
report_area -hier                                                  > ${RESULTS_DIR}/area_hier_${TOP}.rpt
report_area -physical -nosplit                                     > ${RESULTS_DIR}/area_${TOP}.rpt
report_clock                                                        > ${RESULTS_DIR}/clocks_${TOP}.rpt
report_clock_gating -style                                          > ${RESULTS_DIR}/clocks_gating_style_${TOP}.rpt
report_clock_gating -nosplit                                        > ${RESULTS_DIR}/clocks_gating_${TOP}.rpt
report_threshold_voltage_group -nosplit -lvth_groups {lvt} -verbose  > ${RESULTS_DIR}/mvt_percent_${TOP}.rpt
# Use SAIF file for power analysis
report_power -hier -nosplit -hier_level 2 -verbose -analysis_effort medium > ${RESULTS_DIR}/power_${TOP}.rpt
set_svf -off
1
set date_end [sh date]
Sat Nov 23 09:00:15 CST 2024
puts "DC start from ${date_start} to ${date_end}"
DC start from Sat Nov 23 08:57:36 CST 2024 to Sat Nov 23 09:00:15 CST 2024
exit

Memory usage for main task 1553 Mbytes.
Memory usage for this session 1553 Mbytes.
CPU usage for this session 153 seconds ( 0.04 hours ).

Thank you...

