module b2g_tb;
reg A,B,C;
wire Y1,Y2,Y3;
bin_2_gray dut(Y1,Y2,Y3,A,B,C);
initial begin
A = 0; B = 0; C = 0; #10;
A = 1; B = 0; C = 0; #10;
A = 1; B = 1; C = 0; #10;
$stop;
end
endmodule