\hypertarget{stm32h7xx__hal__dma__ex_8h_source}{}\doxysection{stm32h7xx\+\_\+hal\+\_\+dma\+\_\+ex.\+h}
\label{stm32h7xx__hal__dma__ex_8h_source}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_dma\_ex.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Drivers/STM32H7xx\_HAL\_Driver/Inc/stm32h7xx\_hal\_dma\_ex.h}}
\mbox{\hyperlink{stm32h7xx__hal__dma__ex_8h}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{1 }
\DoxyCodeLine{19 \textcolor{comment}{/* Define to prevent recursive inclusion -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{20 \textcolor{preprocessor}{\#ifndef STM32H7xx\_HAL\_DMA\_EX\_H}}
\DoxyCodeLine{21 \textcolor{preprocessor}{\#define STM32H7xx\_HAL\_DMA\_EX\_H}}
\DoxyCodeLine{22 }
\DoxyCodeLine{23 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{24  \textcolor{keyword}{extern} \textcolor{stringliteral}{"{}C"{}} \{}
\DoxyCodeLine{25 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{26 }
\DoxyCodeLine{27 \textcolor{comment}{/* Includes -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{28 \textcolor{preprocessor}{\#include "{}\mbox{\hyperlink{stm32h7xx__hal__def_8h}{stm32h7xx\_hal\_def.h}}"{}}}
\DoxyCodeLine{29 }
\DoxyCodeLine{38 \textcolor{comment}{/* Exported types -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{47 \textcolor{keyword}{typedef} \textcolor{keyword}{enum}}
\DoxyCodeLine{48 \{}
\DoxyCodeLine{49   \mbox{\hyperlink{group___d_m_a_ex___exported___types_gga9cec283a461e47eda968838c35fd6eeda2dec05a318eee29371114f1a8f6fe3f4}{MEMORY0}}      = 0x00U,    }
\DoxyCodeLine{50   \mbox{\hyperlink{group___d_m_a_ex___exported___types_gga9cec283a461e47eda968838c35fd6eeda06080dfa68716b5bbf425d9232b144c3}{MEMORY1}}      = 0x01U,    }
\DoxyCodeLine{52 \}\mbox{\hyperlink{group___d_m_a_ex___exported___types_ga9cec283a461e47eda968838c35fd6eed}{HAL\_DMA\_MemoryTypeDef}};}
\DoxyCodeLine{53 }
\DoxyCodeLine{57 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{58 \{}
\DoxyCodeLine{59   uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def_a4ef93606c67966acc563bf0310deb41a}{SyncSignalID}};  }
\DoxyCodeLine{62   uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def_a37e1815fbee67df61d816d67b25862b0}{SyncPolarity}};  }
\DoxyCodeLine{65   FunctionalState \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def_ac2b94fdec06b819485f9e2d5460458b9}{SyncEnable}};  }
\DoxyCodeLine{69   FunctionalState \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def_a5ee470a808913e5869eb96c47a72d714}{EventEnable}};    }
\DoxyCodeLine{72   uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def_aa98130d429e9c3f42fc783fa8d70a00f}{RequestNumber}}; }
\DoxyCodeLine{75 \}\mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def}{HAL\_DMA\_MuxSyncConfigTypeDef}};}
\DoxyCodeLine{76 }
\DoxyCodeLine{77 }
\DoxyCodeLine{81 \textcolor{keyword}{typedef} \textcolor{keyword}{struct}}
\DoxyCodeLine{82 \{}
\DoxyCodeLine{83  uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def_a87987c676e576d350e77f0fbc51391e2}{SignalID}};      }
\DoxyCodeLine{86   uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def_aa8163c013b720459c0e6a92c84d5bef9}{Polarity}};       }
\DoxyCodeLine{89   uint32\_t \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def_aa98130d429e9c3f42fc783fa8d70a00f}{RequestNumber}};  }
\DoxyCodeLine{92 \}\mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def}{HAL\_DMA\_MuxRequestGeneratorConfigTypeDef}};}
\DoxyCodeLine{93 }
\DoxyCodeLine{98 \textcolor{comment}{/* Exported constants -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{99 }
\DoxyCodeLine{109 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_DMAMUX1\_CH0\_EVT   0U   }}
\DoxyCodeLine{110 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_DMAMUX1\_CH1\_EVT   1U   }}
\DoxyCodeLine{111 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_DMAMUX1\_CH2\_EVT   2U   }}
\DoxyCodeLine{112 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_LPTIM1\_OUT        3U   }}
\DoxyCodeLine{113 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_LPTIM2\_OUT        4U   }}
\DoxyCodeLine{114 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_LPTIM3\_OUT        5U   }}
\DoxyCodeLine{115 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_EXTI0             6U   }}
\DoxyCodeLine{116 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_SYNC\_TIM12\_TRGO        7U   }}
\DoxyCodeLine{118 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH0\_EVT   0U   }}
\DoxyCodeLine{119 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH1\_EVT   1U   }}
\DoxyCodeLine{120 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH2\_EVT   2U   }}
\DoxyCodeLine{121 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH3\_EVT   3U   }}
\DoxyCodeLine{122 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH4\_EVT   4U   }}
\DoxyCodeLine{123 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_DMAMUX2\_CH5\_EVT   5U   }}
\DoxyCodeLine{124 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_LPUART1\_RX\_WKUP   6U   }}
\DoxyCodeLine{125 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_LPUART1\_TX\_WKUP   7U   }}
\DoxyCodeLine{126 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_LPTIM2\_OUT        8U   }}
\DoxyCodeLine{127 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_LPTIM3\_OUT        9U   }}
\DoxyCodeLine{128 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_I2C4\_WKUP        10U   }}
\DoxyCodeLine{129 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_SPI6\_WKUP        11U   }}
\DoxyCodeLine{130 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_COMP1\_OUT        12U   }}
\DoxyCodeLine{131 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_RTC\_WKUP         13U   }}
\DoxyCodeLine{132 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_EXTI0            14U   }}
\DoxyCodeLine{133 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_SYNC\_EXTI2            15U   }}
\DoxyCodeLine{143 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_SYNC\_NO\_EVENT        0x00000000U             }}
\DoxyCodeLine{144 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_SYNC\_RISING          DMAMUX\_CxCR\_SPOL\_0      }}
\DoxyCodeLine{145 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_SYNC\_FALLING         DMAMUX\_CxCR\_SPOL\_1      }}
\DoxyCodeLine{146 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_SYNC\_RISING\_FALLING  DMAMUX\_CxCR\_SPOL        }}
\DoxyCodeLine{157 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH0\_EVT   0U   }}
\DoxyCodeLine{158 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH1\_EVT   1U   }}
\DoxyCodeLine{159 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_DMAMUX1\_CH2\_EVT   2U   }}
\DoxyCodeLine{160 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_LPTIM1\_OUT        3U   }}
\DoxyCodeLine{161 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_LPTIM2\_OUT        4U   }}
\DoxyCodeLine{162 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_LPTIM3\_OUT        5U   }}
\DoxyCodeLine{163 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_EXTI0             6U   }}
\DoxyCodeLine{164 \textcolor{preprocessor}{\#define HAL\_DMAMUX1\_REQ\_GEN\_TIM12\_TRGO        7U   }}
\DoxyCodeLine{166 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH0\_EVT   0U   }}
\DoxyCodeLine{167 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH1\_EVT   1U   }}
\DoxyCodeLine{168 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH2\_EVT   2U   }}
\DoxyCodeLine{169 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH3\_EVT   3U   }}
\DoxyCodeLine{170 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH4\_EVT   4U   }}
\DoxyCodeLine{171 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH5\_EVT   5U   }}
\DoxyCodeLine{172 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_DMAMUX2\_CH6\_EVT   6U   }}
\DoxyCodeLine{173 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_WKUP   7U   }}
\DoxyCodeLine{174 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_WKUP   8U   }}
\DoxyCodeLine{175 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_WKUP       9U   }}
\DoxyCodeLine{176 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM2\_OUT       10U   }}
\DoxyCodeLine{177 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_WKUP      11U   }}
\DoxyCodeLine{178 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM3\_OUT       12U   }}
\DoxyCodeLine{179 \textcolor{preprocessor}{\#if defined(LPTIM4)}}
\DoxyCodeLine{180 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM4\_WKUP      13U   }}
\DoxyCodeLine{181 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM4 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{182 \textcolor{preprocessor}{\#if defined(LPTIM5)}}
\DoxyCodeLine{183 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPTIM5\_WKUP      14U   }}
\DoxyCodeLine{184 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* LPTIM5 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{185 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_WKUP        15U   }}
\DoxyCodeLine{186 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_WKUP        16U   }}
\DoxyCodeLine{187 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_COMP1\_OUT        17U   }}
\DoxyCodeLine{188 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_COMP2\_OUT        18U   }}
\DoxyCodeLine{189 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_RTC\_WKUP         19U   }}
\DoxyCodeLine{190 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_EXTI0            20U   }}
\DoxyCodeLine{191 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_EXTI2            21U   }}
\DoxyCodeLine{192 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_I2C4\_IT\_EVT      22U   }}
\DoxyCodeLine{193 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_SPI6\_IT          23U   }}
\DoxyCodeLine{194 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_TX\_IT    24U   }}
\DoxyCodeLine{195 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_LPUART1\_RX\_IT    25U   }}
\DoxyCodeLine{196 \textcolor{preprocessor}{\#if defined(ADC3)}}
\DoxyCodeLine{197 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_IT          26U   }}
\DoxyCodeLine{198 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_ADC3\_AWD1\_OUT    27U   }}
\DoxyCodeLine{199 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* ADC3 */}\textcolor{preprocessor}{}}
\DoxyCodeLine{200 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH0\_IT      28U   }}
\DoxyCodeLine{201 \textcolor{preprocessor}{\#define HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH1\_IT      29U   }}
\DoxyCodeLine{212 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT        0x00000000U           }}
\DoxyCodeLine{213 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQ\_GEN\_RISING          DMAMUX\_RGxCR\_GPOL\_0  }}
\DoxyCodeLine{214 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQ\_GEN\_FALLING         DMAMUX\_RGxCR\_GPOL\_1  }}
\DoxyCodeLine{215 \textcolor{preprocessor}{\#define HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING  DMAMUX\_RGxCR\_GPOL    }}
\DoxyCodeLine{225 \textcolor{comment}{/* Exported functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{236 \textcolor{comment}{/* IO operation functions *******************************************************/}}
\DoxyCodeLine{237 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_MultiBufferStart(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t SecondMemAddress, uint32\_t DataLength);}
\DoxyCodeLine{238 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_MultiBufferStart\_IT(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t SrcAddress, uint32\_t DstAddress, uint32\_t SecondMemAddress, uint32\_t DataLength);}
\DoxyCodeLine{239 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_ChangeMemory(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, uint32\_t Address, \mbox{\hyperlink{group___d_m_a_ex___exported___types_ga9cec283a461e47eda968838c35fd6eed}{HAL\_DMA\_MemoryTypeDef}} memory);}
\DoxyCodeLine{240 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_ConfigMuxSync(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_sync_config_type_def}{HAL\_DMA\_MuxSyncConfigTypeDef}} *pSyncConfig);}
\DoxyCodeLine{241 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_ConfigMuxRequestGenerator (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma, \mbox{\hyperlink{struct_h_a_l___d_m_a___mux_request_generator_config_type_def}{HAL\_DMA\_MuxRequestGeneratorConfigTypeDef}} *pRequestGeneratorConfig);}
\DoxyCodeLine{242 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_EnableMuxRequestGenerator (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{243 \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}} HAL\_DMAEx\_DisableMuxRequestGenerator (\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{244 }
\DoxyCodeLine{245 \textcolor{keywordtype}{void} HAL\_DMAEx\_MUX\_IRQHandler(\mbox{\hyperlink{struct_____d_m_a___handle_type_def}{DMA\_HandleTypeDef}} *hdma);}
\DoxyCodeLine{253 \textcolor{comment}{/* Private macros -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{259 \textcolor{preprocessor}{\#define IS\_DMA\_DMAMUX\_SYNC\_SIGNAL\_ID(SIGNAL\_ID) ((SIGNAL\_ID) <= HAL\_DMAMUX1\_SYNC\_TIM12\_TRGO)}}
\DoxyCodeLine{260 \textcolor{preprocessor}{\#define IS\_BDMA\_DMAMUX\_SYNC\_SIGNAL\_ID(SIGNAL\_ID) ((SIGNAL\_ID) <= HAL\_DMAMUX2\_SYNC\_EXTI2)}}
\DoxyCodeLine{261 }
\DoxyCodeLine{262 \textcolor{preprocessor}{\#define IS\_DMAMUX\_SYNC\_REQUEST\_NUMBER(REQUEST\_NUMBER) (((REQUEST\_NUMBER) > 0U) \&\& ((REQUEST\_NUMBER) <= 32U))}}
\DoxyCodeLine{263 }
\DoxyCodeLine{264 \textcolor{preprocessor}{\#define IS\_DMAMUX\_SYNC\_POLARITY(POLARITY) (((POLARITY) == HAL\_DMAMUX\_SYNC\_NO\_EVENT)    || \(\backslash\)}}
\DoxyCodeLine{265 \textcolor{preprocessor}{                                           ((POLARITY) == HAL\_DMAMUX\_SYNC\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{266 \textcolor{preprocessor}{                                           ((POLARITY) == HAL\_DMAMUX\_SYNC\_FALLING)  || \(\backslash\)}}
\DoxyCodeLine{267 \textcolor{preprocessor}{                                           ((POLARITY) == HAL\_DMAMUX\_SYNC\_RISING\_FALLING))}}
\DoxyCodeLine{268 }
\DoxyCodeLine{269 \textcolor{preprocessor}{\#define IS\_DMAMUX\_SYNC\_STATE(SYNC) (((SYNC) == DISABLE)   || ((SYNC) == ENABLE))}}
\DoxyCodeLine{270 }
\DoxyCodeLine{271 \textcolor{preprocessor}{\#define IS\_DMAMUX\_SYNC\_EVENT(EVENT) (((EVENT) == DISABLE)   || \(\backslash\)}}
\DoxyCodeLine{272 \textcolor{preprocessor}{                                     ((EVENT) == ENABLE))}}
\DoxyCodeLine{273 }
\DoxyCodeLine{274 \textcolor{preprocessor}{\#define IS\_DMA\_DMAMUX\_REQUEST\_GEN\_SIGNAL\_ID(SIGNAL\_ID) ((SIGNAL\_ID) <= HAL\_DMAMUX1\_REQ\_GEN\_TIM12\_TRGO)}}
\DoxyCodeLine{275 \textcolor{preprocessor}{\#define IS\_BDMA\_DMAMUX\_REQUEST\_GEN\_SIGNAL\_ID(SIGNAL\_ID) ((SIGNAL\_ID) <= HAL\_DMAMUX2\_REQ\_GEN\_BDMA\_CH1\_IT)}}
\DoxyCodeLine{276 }
\DoxyCodeLine{277 \textcolor{preprocessor}{\#define IS\_DMAMUX\_REQUEST\_GEN\_REQUEST\_NUMBER(REQUEST\_NUMBER) (((REQUEST\_NUMBER) > 0U) \&\& ((REQUEST\_NUMBER) <= 32U))}}
\DoxyCodeLine{278 }
\DoxyCodeLine{279 \textcolor{preprocessor}{\#define IS\_DMAMUX\_REQUEST\_GEN\_POLARITY(POLARITY) (((POLARITY) == HAL\_DMAMUX\_REQ\_GEN\_NO\_EVENT) || \(\backslash\)}}
\DoxyCodeLine{280 \textcolor{preprocessor}{                                                  ((POLARITY) == HAL\_DMAMUX\_REQ\_GEN\_RISING)   || \(\backslash\)}}
\DoxyCodeLine{281 \textcolor{preprocessor}{                                                  ((POLARITY) == HAL\_DMAMUX\_REQ\_GEN\_FALLING)   || \(\backslash\)}}
\DoxyCodeLine{282 \textcolor{preprocessor}{                                                  ((POLARITY) == HAL\_DMAMUX\_REQ\_GEN\_RISING\_FALLING))}}
\DoxyCodeLine{283 }
\DoxyCodeLine{288 \textcolor{comment}{/* Private functions -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{305 \textcolor{preprocessor}{\#ifdef \_\_cplusplus}}
\DoxyCodeLine{306 \}}
\DoxyCodeLine{307 \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{308 }
\DoxyCodeLine{309 \textcolor{preprocessor}{\#endif }\textcolor{comment}{/* STM32H7xx\_HAL\_DMA\_H */}\textcolor{preprocessor}{}}
\DoxyCodeLine{310 }

\end{DoxyCode}
