

================================================================
== Vitis HLS Report for 'axi_transfer'
================================================================
* Date:           Mon Feb 15 02:40:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        CG4002
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|      0 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.110 us|  0.110 us|   10|   10|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    160|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     121|    248|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_603                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_608                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_613                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_618                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_623                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_628                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_633                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_638                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_643                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_648                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_653                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_658                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_663                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_668                   |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage6_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage7_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage8_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_subdone        |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage4_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  88|          44|          45|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  59|         11|    1|         11|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |in_r_TDATA_blk_n         |   9|          2|    1|          2|
    |out_r_TDATA              |  65|         15|    8|        120|
    |out_r_TDATA_blk_n        |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 160|         34|   13|        139|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  10|   0|   10|          0|
    |ap_enable_reg_pp0_iter0_reg    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_port_reg_value_r            |  32|   0|   32|          0|
    |in_read_1_reg_168              |   8|   0|    8|          0|
    |in_read_2_reg_189              |   8|   0|    8|          0|
    |in_read_3_reg_195              |   8|   0|    8|          0|
    |in_read_reg_162                |   8|   0|    8|          0|
    |in_read_reg_162_pp0_iter1_reg  |   8|   0|    8|          0|
    |loop_read_reg_158              |   1|   0|    1|          0|
    |p_1_reg_179                    |   8|   0|    8|          0|
    |p_2_reg_184                    |   8|   0|    8|          0|
    |p_s_reg_174                    |   8|   0|    8|          0|
    |trunc_ln16_reg_201             |   1|   0|    1|          0|
    |trunc_ln17_reg_206             |   1|   0|    1|          0|
    |trunc_ln18_reg_211             |   4|   0|    4|          0|
    |trunc_ln19_reg_216             |   1|   0|    1|          0|
    |trunc_ln20_reg_221             |   4|   0|    4|          0|
    |trunc_ln21_reg_226             |   1|   0|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 121|   0|  121|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_ce              |   in|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|ap_return          |  out|   32|  ap_ctrl_hs|  axi_transfer|  return value|
|in_r_TDATA_blk_n   |  out|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|out_r_TDATA_blk_n  |  out|    1|  ap_ctrl_hs|  axi_transfer|  return value|
|out_r_TREADY       |   in|    1|        axis|         out_r|       pointer|
|out_r_TDATA        |  out|    8|        axis|         out_r|       pointer|
|out_r_TVALID       |  out|    1|        axis|         out_r|       pointer|
|in_r_TVALID        |   in|    1|        axis|          in_r|       pointer|
|in_r_TDATA         |   in|    8|        axis|          in_r|       pointer|
|in_r_TREADY        |  out|    1|        axis|          in_r|       pointer|
|value_r            |   in|   32|     ap_none|       value_r|        scalar|
|loop_r             |   in|    1|     ap_none|        loop_r|        scalar|
+-------------------+-----+-----+------------+--------------+--------------+

