// Seed: 280930128
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1
    , id_3,
    input logic id_2
);
  assign id_4 = id_4;
  assign id_5 = 1;
  assign id_5 = id_4;
  assign id_5 = 1;
  logic id_6, id_7;
endmodule
