m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dD:/Processor/Test_benches
vaddress_registor
Z0 !s110 1626122480
!i10b 1
!s100 abM:O4FQ]VS3b?GGFE=ME2
Z1 !s11b Dg1SIo80bB@j0V0VzS_@n1
IJ75_jAYdLE@MGYGd5Ck?:3
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 dC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches
w1626119315
8C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v
!i122 125
L0 1 18
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1626122480.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/address_registor.v|
!i113 1
Z6 o-work work
Z7 tCvgOpt 0
valu
R0
!i10b 1
!s100 d_<znO^0537F<`4PS6n`80
R1
IomM`LSYCZYLNjPc6H7_nP1
R2
R3
w1626122467
8C:/OtherActivities/FPGA/Processor_design/Processor/alu.v
FC:/OtherActivities/FPGA/Processor_design/Processor/alu.v
!i122 126
L0 6 64
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/alu.v|
!i113 1
R6
R7
vcounter
R0
!i10b 1
!s100 QV:^>7^A`4:ozi[T_5Iib3
R1
IAbSLR4SCI@AmV01kgLFBL1
R2
R3
w1626120943
8C:/OtherActivities/FPGA/Processor_design/Processor/counter.v
FC:/OtherActivities/FPGA/Processor_design/Processor/counter.v
!i122 127
L0 1 346
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/counter.v|
!i113 1
R6
R7
vdata_registor
R0
!i10b 1
!s100 5LW5FGELAX[Fll;RH0B8e0
R1
I?BgUK5ZCQ?5S@l`W[05kE2
R2
R3
w1624980422
8C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v
!i122 128
L0 1 22
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/data_registor.v|
!i113 1
R6
R7
vins_registor
R0
!i10b 1
!s100 HaBBXzf0kQ^@@=5GzG3=L0
R1
IlOUCedNne0>]mB;HSzO=k2
R2
R3
w1625492138
8C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v
!i122 129
L0 1 26
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ins_registor.v|
!i113 1
R6
R7
vmux
R0
!i10b 1
!s100 8IcR>8_6T[eXX<S[BT8@k0
R1
I7[HJk?_3Ck@FHNMGeaKhA1
R2
R3
w1625629967
8C:/OtherActivities/FPGA/Processor_design/Processor/mux.v
FC:/OtherActivities/FPGA/Processor_design/Processor/mux.v
!i122 130
L0 1 36
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/mux.v|
!i113 1
R6
R7
vprocessor
R0
!i10b 1
!s100 JW^8T>RR9>OY90k^mAnkV2
R1
I?j6olc]O<mW<UAbIJcR=32
R2
R3
w1626118950
8C:/OtherActivities/FPGA/Processor_design/Processor/processor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/processor.v
!i122 131
L0 1 224
R4
r1
!s85 0
31
R5
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/processor.v|
!i113 1
R6
R7
vram
Z8 !s110 1626122481
!i10b 1
!s100 3?bAZM>XoBj7k6YEYoLP=3
R1
Inzfm8BS<^;QC[j;5J3<;^0
R2
R3
w1626107627
8C:/OtherActivities/FPGA/Processor_design/Processor/ram.v
FC:/OtherActivities/FPGA/Processor_design/Processor/ram.v
!i122 134
L0 2 863
R4
r1
!s85 0
31
Z9 !s108 1626122481.000000
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/ram.v|
!i113 1
R6
R7
vregistor_no_inc
R8
!i10b 1
!s100 MALHaQ758f<^;ai:zIoS53
R1
I2W9dD@Dk?D?Eme_loRM782
R2
R3
w1624511214
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v
!i122 135
L0 1 21
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_no_inc.v|
!i113 1
R6
R7
vregistor_unit
R8
!i10b 1
!s100 XhImab=aF0DcCh]z:Pkb[1
R1
I;IFQA=^RAF>iZ=<HjHURg0
R2
R3
w1624980482
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v
!i122 136
L0 1 219
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_unit.v|
!i113 1
R6
R7
vregistor_with_inc
R8
!i10b 1
!s100 4]GbXMPI7_W[aji=U;YZC2
R1
I@07zU?aFeQC;UnL7Ec=k[3
R2
R3
w1625576207
8C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
FC:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v
!i122 137
L0 1 38
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/registor_with_inc.v|
!i113 1
R6
R7
vstate_machine
R8
!i10b 1
!s100 7_c9TFXlabl@ciWzP7j_L2
R1
I7OZck4Uig^FULAQFSTSm43
R2
R3
w1626120850
8C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
FC:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v
!i122 138
L0 1 886
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/state_machine.v|
!i113 1
R6
R7
vtest_processor
R8
!i10b 1
!s100 2M=5:<4hTO;nJ6;P;@Q8F2
R1
IUUM0Df]S3SaV3zh]e?FUO2
R2
R3
w1625644488
8C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v
FC:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v
!i122 140
L0 3 24
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/Test_benches/test_processor.v|
!i113 1
R6
R7
vtop_module
R8
!i10b 1
!s100 `?FacgTh5jkD`[a>QgCgA0
R1
IN>bKV=I;Xg@>5]Wl8?Y:f2
R2
R3
w1625162862
8C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
FC:/OtherActivities/FPGA/Processor_design/Processor/top_module.v
!i122 139
L0 1 124
R4
r1
!s85 0
31
R9
!s107 C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/OtherActivities/FPGA/Processor_design/Processor/top_module.v|
!i113 1
R6
R7
