#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 19 18:26:00 2020
# Process ID: 13188
# Current directory: C:/Users/scott/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7880
# Log file: C:/Users/scott/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/scott/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'open_project' was cancelled
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 715.113 ; gain = 62.953
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_topmod' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_topmod_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/flash_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flash_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/game_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module game_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-2458] undeclared symbol XLXN_78, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:247]
INFO: [VRFC 10-2458] undeclared symbol qsec0, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:268]
INFO: [VRFC 10-2458] undeclared symbol qsec2, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:269]
INFO: [VRFC 10-2458] undeclared symbol qsec3, assumed default net type wire [C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/imports/lab5/lab5_clks.v:278]
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/led_shift_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_shift_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/m8_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/ring_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/rng_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rng_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/state_machine_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module state_machine_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/store_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/time_counter_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_counter_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.srcs/sim_1/new/testbench_topmod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_topmod
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9bf2937d86db49999bc9f65cbcaee23e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_topmod_behav xil_defaultlib.testbench_topmod xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9bf2937d86db49999bc9f65cbcaee23e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_topmod_behav xil_defaultlib.testbench_topmod xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab5_clks
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine_module
Compiling module xil_defaultlib.rng_module
Compiling module xil_defaultlib.store_module
Compiling module xil_defaultlib.game_counter_module
Compiling module xil_defaultlib.time_counter_module
Compiling module xil_defaultlib.led_shift_module
Compiling module xil_defaultlib.ring_counter_module
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.m8_1
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.flash_module
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.testbench_topmod
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_topmod_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/testbench_topmod_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/testbench_topmod_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:28:08 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:28:08 2020...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 754.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_topmod_behav -key {Behavioral:sim_1:Functional:testbench_topmod} -tclbatch {testbench_topmod.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_topmod.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 787.715 ; gain = 20.625
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_topmod_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 787.715 ; gain = 32.742
run 2000 ns
run 2000 ns
set_property top testbench_statemachine [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 816.828 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench_statemachine' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_statemachine_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
"xelab -wto 9bf2937d86db49999bc9f65cbcaee23e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_statemachine_behav xil_defaultlib.testbench_statemachine xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9bf2937d86db49999bc9f65cbcaee23e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_statemachine_behav xil_defaultlib.testbench_statemachine xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.state_machine_module
Compiling module xil_defaultlib.testbench_statemachine
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_statemachine_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/testbench_statemachine_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim/xsim.dir/testbench_statemachine_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Nov 19 18:36:47 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 19 18:36:47 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 826.941 ; gain = 0.047
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab5/lab5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_statemachine_behav -key {Behavioral:sim_1:Functional:testbench_statemachine} -tclbatch {testbench_statemachine.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source testbench_statemachine.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_statemachine_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 838.250 ; gain = 21.422
run 200 ns
open_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6/lab6.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 859.008 ; gain = 18.688
update_compile_order -fileset sources_1
archive_project C:/Users/scott/Desktop/Fall_Quarter/CSE100/Labs/lab6.xpr.zip -temp_dir C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13188-DESKTOP-QL7M0FJ -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13188-DESKTOP-QL7M0FJ' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/scott/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-13188-DESKTOP-QL7M0FJ/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
