<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab51.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Laby51.vf"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Laby51_Laby51_sch_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1586334524" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1586334524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586334832" xil_pn:in_ck="121044972225651559" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1586334832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby51_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1586334718" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6680344875291440643" xil_pn:start_ts="1586334718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586334721" xil_pn:in_ck="3668029459621466" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5199123711508872383" xil_pn:start_ts="1586334718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby51.vf"/>
    </transform>
    <transform xil_pn:end_ts="1586334721" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="215770554608311405" xil_pn:start_ts="1586334721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1586335080" xil_pn:in_ck="1800065987466204287" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1586335080">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Laby51.vf"/>
      <outfile xil_pn:name="Laby51_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1586335082" xil_pn:in_ck="1800065987466204287" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-2280597832648882942" xil_pn:start_ts="1586335080">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
