

================================================================
== Vivado HLS Report for 'test'
================================================================
* Date:           Wed Nov 11 09:19:17 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.599 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) |  Iteration  |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |   Latency   |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+-------------+-----------+-----------+------+----------+
        |- prototype_x1           |     4108|     4108|          158|          -|          -|    26|    no    |
        | + prototype_y           |      156|      156|            1|          -|          -|   156|    no    |
        |- prototypeCounter_x2    |   259636|   259636|         9986|          -|          -|    26|    no    |
        | + prototypeCounter_y1   |     9984|     9984|            1|          -|          -|  9984|    no    |
        |- distance1_x10          |      156|      156|            1|          -|          -|   156|    no    |
        |- i4                     |        ?|        ?|            ?|          -|          -|  6238|    no    |
        | + i5                    |        ?|        ?|            ?|          -|          -|    26|    no    |
        |  ++ update2_x14         |      624|      624|            4|          -|          -|   156|    no    |
        |  ++ update3_x15         |        ?|        ?|            ?|          -|          -|   156|    no    |
        |   +++ update3_x15.1     |        ?|        ?|            1|          -|          -|     ?|    no    |
        |- distance1_x23          |      156|      156|            1|          -|          -|   156|    no    |
        |- i7                     |        ?|        ?|            ?|          -|          -|  1559|    no    |
        | + i8                    |        ?|        ?|            ?|          -|          -|    26|    no    |
        |  ++ update4_x27         |      312|      312|            2|          -|          -|   156|    no    |
        |  ++ update5_x28         |        ?|        ?|            ?|          -|          -|   156|    no    |
        |   +++ update5_x28.1     |        ?|        ?|            1|          -|          -|     ?|    no    |
        |- update_x35             |        ?|        ?|            ?|          -|          -|     ?|    no    |
        | + distance_x36          |      156|      156|            1|          -|          -|   156|    no    |
        | + pre_dist_x37          |      156|      156|            1|          -|          -|   156|    no    |
        | + hamming_dist_x38      |       26|       26|            1|          -|          -|    26|    no    |
        | + i10                   |        ?|        ?|            ?|          -|          -|  6238|    no    |
        |  ++ i11                 |        ?|        ?|            ?|          -|          -|    26|    no    |
        |   +++ update6_x39       |      624|      624|            4|          -|          -|   156|    no    |
        |   +++ update7_x40       |        ?|        ?|            ?|          -|          -|   156|    no    |
        |    ++++ update7_x40.1   |        ?|        ?|            1|          -|          -|     ?|    no    |
        |   +++ update_m          |      312|      312|            2|          -|          -|   156|    no    |
        |  ++ i12                 |       52|       52|            2|          -|          -|    26|    no    |
        |  ++ i13                 |   480012|   489996| 3077 ~ 3141 |          -|          -|   156|    no    |
        |   +++ i14               |     3072|     3136|   48 ~ 49   |          -|          -|    64|    no    |
        | + distance1_x46         |      156|      156|            1|          -|          -|   156|    no    |
        | + i15                   |        ?|        ?|            ?|          -|          -|  6238|    no    |
        |  ++ i16                 |        ?|        ?|            ?|          -|          -|    26|    no    |
        |   +++ update8_x50       |      624|      624|            4|          -|          -|   156|    no    |
        |   +++ update9_x51       |        ?|        ?|            ?|          -|          -|   156|    no    |
        |    ++++ update9_x51.1   |        ?|        ?|            1|          -|          -|     ?|    no    |
        | + distance1_x59         |      156|      156|            1|          -|          -|   156|    no    |
        | + i18                   |        ?|        ?|            ?|          -|          -|  1559|    no    |
        |  ++ i19                 |        ?|        ?|            ?|          -|          -|    26|    no    |
        |   +++ update10_x63      |      312|      312|            2|          -|          -|   156|    no    |
        |   +++ update11_x64      |        ?|        ?|            ?|          -|          -|   156|    no    |
        |    ++++ update11_x64.1  |        ?|        ?|            1|          -|          -|     ?|    no    |
        +-------------------------+---------+---------+-------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 119
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 6 5 
5 --> 5 4 
6 --> 7 
7 --> 7 8 
8 --> 9 17 
9 --> 10 8 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 9 
15 --> 16 
16 --> 16 14 
17 --> 17 18 
18 --> 19 25 
19 --> 20 18 
20 --> 21 22 
21 --> 20 
22 --> 23 19 
23 --> 24 
24 --> 24 22 
25 --> 26 
26 --> 26 27 
27 --> 27 28 
28 --> 28 29 
29 --> 30 102 
30 --> 31 40 
31 --> 32 35 
32 --> 33 
33 --> 34 
34 --> 31 
35 --> 36 38 
36 --> 37 
37 --> 37 35 
38 --> 39 30 
39 --> 38 
40 --> 41 42 
41 --> 40 
42 --> 43 48 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 29 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 48 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 100 101 
99 --> 101 
100 --> 101 
101 --> 52 
102 --> 102 103 
103 --> 104 112 
104 --> 105 103 
105 --> 106 109 
106 --> 107 
107 --> 108 
108 --> 105 
109 --> 110 104 
110 --> 111 
111 --> 111 109 
112 --> 112 113 
113 --> 114 25 
114 --> 115 113 
115 --> 116 117 
116 --> 115 
117 --> 118 114 
118 --> 119 
119 --> 119 117 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([259584 x i64]* %hcl_rdv3_V), !map !119"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6238 x i32]* %hcl_trainLabels_V), !map !126"   --->   Operation 121 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([973128 x i64]* %hcl_in_train_V), !map !132"   --->   Operation 122 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([243204 x i64]* %hcl_in_test_V), !map !138"   --->   Operation 123 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1559 x i32]* %hcl_testLabels_V), !map !144"   --->   Operation 124 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %hcl_epoch_V), !map !149"   --->   Operation 125 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @test_str) nounwind"   --->   Operation 126 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%hcl_epoch_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %hcl_epoch_V)"   --->   Operation 127 'read' 'hcl_epoch_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%prototype_V = alloca [4056 x i64], align 8" [HLSC_datapacking_64_bs.cpp:17]   --->   Operation 128 'alloca' 'prototype_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%prototypeCounter_V = alloca [259584 x i32], align 4" [HLSC_datapacking_64_bs.cpp:23]   --->   Operation 129 'alloca' 'prototypeCounter_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%compute1_V = alloca [26 x i32], align 4" [HLSC_datapacking_64_bs.cpp:31]   --->   Operation 130 'alloca' 'compute1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%distance1_V = alloca [156 x i64], align 8" [HLSC_datapacking_64_bs.cpp:90]   --->   Operation 131 'alloca' 'distance1_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%distance1_V_18 = alloca [156 x i64], align 8" [HLSC_datapacking_64_bs.cpp:161]   --->   Operation 132 'alloca' 'distance1_V_18' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%distance_V = alloca [156 x i64], align 8" [HLSC_datapacking_64_bs.cpp:232]   --->   Operation 133 'alloca' 'distance_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%pre_dist_V = alloca [156 x i32], align 4" [HLSC_datapacking_64_bs.cpp:236]   --->   Operation 134 'alloca' 'pre_dist_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%hamming_dist_V = alloca [26 x i32], align 4" [HLSC_datapacking_64_bs.cpp:240]   --->   Operation 135 'alloca' 'hamming_dist_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%distance1_V_19 = alloca [156 x i64], align 8" [HLSC_datapacking_64_bs.cpp:311]   --->   Operation 136 'alloca' 'distance1_V_19' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%distance1_V_20 = alloca [156 x i64], align 8" [HLSC_datapacking_64_bs.cpp:382]   --->   Operation 137 'alloca' 'distance1_V_20' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_1 : Operation 138 [1/1] (1.76ns)   --->   "br label %.preheader10352.i.i"   --->   Operation 138 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%p_0452_0_i_i = phi i5 [ %x1_V, %prototype_x1_end ], [ 0, %.preheader10352.preheader ]"   --->   Operation 139 'phi' 'p_0452_0_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%phi_mul = phi i12 [ %add_ln887, %prototype_x1_end ], [ 0, %.preheader10352.preheader ]" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 140 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (1.54ns)   --->   "%add_ln887 = add i12 %phi_mul, 156" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 141 'add' 'add_ln887' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (1.36ns)   --->   "%icmp_ln887 = icmp eq i5 %p_0452_0_i_i, -6" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 142 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 143 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.78ns)   --->   "%x1_V = add i5 %p_0452_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 144 'add' 'x1_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader10351.preheader, label %prototype_x1_begin" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 146 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str)" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 147 'specregionbegin' 'tmp' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (1.76ns)   --->   "br label %0" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 148 'br' <Predicate = (!icmp_ln887)> <Delay = 1.76>
ST_2 : Operation 149 [1/1] (1.76ns)   --->   "br label %.preheader10351" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 149 'br' <Predicate = (icmp_ln887)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.80>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%p_0442_0_i_i = phi i8 [ 0, %prototype_x1_begin ], [ %y_V, %1 ]"   --->   Operation 150 'phi' 'p_0442_0_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.55ns)   --->   "%icmp_ln887_2 = icmp eq i8 %p_0442_0_i_i, -100" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 151 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 152 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (1.91ns)   --->   "%y_V = add i8 %p_0442_0_i_i, 1" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 153 'add' 'y_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %prototype_x1_end, label %1" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1) nounwind" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 155 'specloopname' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i8 %p_0442_0_i_i to i12" [HLSC_datapacking_64_bs.cpp:20]   --->   Operation 156 'zext' 'zext_ln321' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (1.54ns)   --->   "%add_ln321 = add i12 %phi_mul, %zext_ln321" [HLSC_datapacking_64_bs.cpp:20]   --->   Operation 157 'add' 'add_ln321' <Predicate = (!icmp_ln887_2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln321_1 = zext i12 %add_ln321 to i64" [HLSC_datapacking_64_bs.cpp:20]   --->   Operation 158 'zext' 'zext_ln321_1' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%prototype_V_addr = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln321_1" [HLSC_datapacking_64_bs.cpp:20]   --->   Operation 159 'getelementptr' 'prototype_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr, i64 0, i8 -1)" [HLSC_datapacking_64_bs.cpp:20]   --->   Operation 160 'store' <Predicate = (!icmp_ln887_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "br label %0" [HLSC_datapacking_64_bs.cpp:19]   --->   Operation 161 'br' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str, i32 %tmp)" [HLSC_datapacking_64_bs.cpp:22]   --->   Operation 162 'specregionend' 'empty_21' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader10352.i.i" [HLSC_datapacking_64_bs.cpp:18]   --->   Operation 163 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.13>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%p_0408_0 = phi i5 [ %x2_V, %prototypeCounter_x2_end ], [ 0, %.preheader10351.preheader ]"   --->   Operation 164 'phi' 'p_0408_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%phi_mul9 = phi i18 [ %add_ln887_1, %prototypeCounter_x2_end ], [ 0, %.preheader10351.preheader ]" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 165 'phi' 'phi_mul9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (2.13ns)   --->   "%add_ln887_1 = add i18 %phi_mul9, 9984" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 166 'add' 'add_ln887_1' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 167 [1/1] (1.36ns)   --->   "%icmp_ln887_1 = icmp eq i5 %p_0408_0, -6" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 167 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 168 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (1.78ns)   --->   "%x2_V = add i5 %p_0408_0, 1" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 169 'add' 'x2_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %test_train_accu_x9_begin, label %prototypeCounter_x2_begin" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 170 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str2) nounwind" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 171 'specloopname' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str2)" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 172 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.76ns)   --->   "br label %2" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 173 'br' <Predicate = (!icmp_ln887_1)> <Delay = 1.76>
ST_4 : Operation 174 [2/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1([6238 x i32]* %hcl_trainLabels_V, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)"   --->   Operation 174 'call' <Predicate = (icmp_ln887_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 3> <Delay = 5.39>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%p_0398_0 = phi i14 [ 0, %prototypeCounter_x2_begin ], [ %y1_V, %3 ]"   --->   Operation 175 'phi' 'p_0398_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (2.20ns)   --->   "%icmp_ln887_3 = icmp eq i14 %p_0398_0, -6400" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 176 'icmp' 'icmp_ln887_3' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9984, i64 9984, i64 9984)"   --->   Operation 177 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (1.81ns)   --->   "%y1_V = add i14 %p_0398_0, 1" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 178 'add' 'y1_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_3, label %prototypeCounter_x2_end, label %3" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str3) nounwind" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 180 'specloopname' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i14 %p_0398_0 to i18" [HLSC_datapacking_64_bs.cpp:26]   --->   Operation 181 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (2.13ns)   --->   "%add_ln180 = add i18 %phi_mul9, %zext_ln180_1" [HLSC_datapacking_64_bs.cpp:26]   --->   Operation 182 'add' 'add_ln180' <Predicate = (!icmp_ln887_3)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i18 %add_ln180 to i64" [HLSC_datapacking_64_bs.cpp:26]   --->   Operation 183 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%prototypeCounter_V_a = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %zext_ln180_2" [HLSC_datapacking_64_bs.cpp:26]   --->   Operation 184 'getelementptr' 'prototypeCounter_V_a' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (3.25ns)   --->   "store i32 0, i32* %prototypeCounter_V_a, align 4" [HLSC_datapacking_64_bs.cpp:26]   --->   Operation 185 'store' <Predicate = (!icmp_ln887_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "br label %2" [HLSC_datapacking_64_bs.cpp:25]   --->   Operation 186 'br' <Predicate = (!icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str2, i32 %tmp_1)" [HLSC_datapacking_64_bs.cpp:28]   --->   Operation 187 'specregionend' 'empty_25' <Predicate = (icmp_ln887_3)> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "br label %.preheader10351" [HLSC_datapacking_64_bs.cpp:24]   --->   Operation 188 'br' <Predicate = (icmp_ln887_3)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 1.76>
ST_6 : Operation 189 [1/2] (0.00ns)   --->   "call fastcc void @dataflow_parent_loop.1([6238 x i32]* %hcl_trainLabels_V, [973128 x i64]* %hcl_in_train_V, [26 x i32]* %compute1_V, [259584 x i64]* %hcl_rdv3_V, [4056 x i64]* %prototype_V, [259584 x i32]* %prototypeCounter_V)"   --->   Operation 189 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str17)" [HLSC_datapacking_64_bs.cpp:89]   --->   Operation 190 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (1.76ns)   --->   "br label %.preheader10339.0" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 191 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 4> <Delay = 3.25>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%p_01382_0_0 = phi i8 [ %add_ln700, %8 ], [ 0, %test_train_accu_x9_begin ]" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 192 'phi' 'p_01382_0_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (1.55ns)   --->   "%icmp_ln887_4 = icmp eq i8 %p_01382_0_0, -100" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 193 'icmp' 'icmp_ln887_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 194 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (1.91ns)   --->   "%add_ln700 = add i8 %p_01382_0_0, 1" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 195 'add' 'add_ln700' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_4, label %.preheader10335.0.preheader, label %8" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str18) nounwind" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 197 'specloopname' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i8 %p_01382_0_0 to i64" [HLSC_datapacking_64_bs.cpp:92]   --->   Operation 198 'zext' 'zext_ln544' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%distance1_V_addr = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544" [HLSC_datapacking_64_bs.cpp:92]   --->   Operation 199 'getelementptr' 'distance1_V_addr' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 200 [1/1] (3.25ns)   --->   "store i64 0, i64* %distance1_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:92]   --->   Operation 200 'store' <Predicate = (!icmp_ln887_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "br label %.preheader10339.0" [HLSC_datapacking_64_bs.cpp:91]   --->   Operation 201 'br' <Predicate = (!icmp_ln887_4)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (1.76ns)   --->   "br label %.preheader10335.0" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 202 'br' <Predicate = (icmp_ln887_4)> <Delay = 1.76>

State 8 <SV = 5> <Delay = 2.19>
ST_8 : Operation 203 [1/1] (0.00ns)   --->   "%p_01427_0_0 = phi i13 [ %add_ln700_6, %i4_end ], [ 0, %.preheader10335.0.preheader ]" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 203 'phi' 'p_01427_0_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%phi_mul13 = phi i20 [ %add_ln106, %i4_end ], [ 0, %.preheader10335.0.preheader ]" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 204 'phi' 'phi_mul13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (2.19ns)   --->   "%add_ln106 = add i20 %phi_mul13, 156" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 205 'add' 'add_ln106' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [1/1] (2.09ns)   --->   "%icmp_ln106 = icmp eq i13 %p_01427_0_0, -1954" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 206 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)"   --->   Operation 207 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (1.67ns)   --->   "%add_ln700_6 = add i13 %p_01427_0_0, 1" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 208 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "br i1 %icmp_ln106, label %test_test_accu_x22_begin, label %i4_begin" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 209 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str22) nounwind" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 210 'specloopname' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str22)" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 211 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 212 [1/1] (1.76ns)   --->   "br label %4" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 212 'br' <Predicate = (!icmp_ln106)> <Delay = 1.76>
ST_8 : Operation 213 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str17, i32 %tmp_2)" [HLSC_datapacking_64_bs.cpp:158]   --->   Operation 213 'specregionend' 'empty_26' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str34)" [HLSC_datapacking_64_bs.cpp:160]   --->   Operation 214 'specregionbegin' 'tmp_6' <Predicate = (icmp_ln106)> <Delay = 0.00>
ST_8 : Operation 215 [1/1] (1.76ns)   --->   "br label %.preheader10324.0" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 215 'br' <Predicate = (icmp_ln106)> <Delay = 1.76>

State 9 <SV = 6> <Delay = 1.78>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%p_01417_0_0 = phi i5 [ 0, %i4_begin ], [ %add_ln700_9, %i5_end ]" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 216 'phi' 'p_01417_0_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (0.00ns)   --->   "%phi_mul11 = phi i12 [ 0, %i4_begin ], [ %add_ln107, %i5_end ]" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 217 'phi' 'phi_mul11' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 218 [1/1] (1.54ns)   --->   "%add_ln107 = add i12 %phi_mul11, 156" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 218 'add' 'add_ln107' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (1.36ns)   --->   "%icmp_ln107 = icmp eq i5 %p_01417_0_0, -6" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 219 'icmp' 'icmp_ln107' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 220 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 221 [1/1] (1.78ns)   --->   "%add_ln700_9 = add i5 %p_01417_0_0, 1" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 221 'add' 'add_ln700_9' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln107, label %i4_end, label %i5_begin" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str23) nounwind" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 223 'specloopname' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str23)" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 224 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 225 [1/1] (1.76ns)   --->   "br label %6" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 225 'br' <Predicate = (!icmp_ln107)> <Delay = 1.76>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str22, i32 %tmp_7)" [HLSC_datapacking_64_bs.cpp:149]   --->   Operation 226 'specregionend' 'empty_29' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader10335.0" [HLSC_datapacking_64_bs.cpp:106]   --->   Operation 227 'br' <Predicate = (icmp_ln107)> <Delay = 0.00>

State 10 <SV = 7> <Delay = 5.44>
ST_10 : Operation 228 [1/1] (0.00ns)   --->   "%p_01403_0_0 = phi i8 [ 0, %i5_begin ], [ %add_ln700_7, %7 ]" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 228 'phi' 'p_01403_0_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 229 [1/1] (1.55ns)   --->   "%icmp_ln887_6 = icmp eq i8 %p_01403_0_0, -100" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 229 'icmp' 'icmp_ln887_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 230 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 231 [1/1] (1.91ns)   --->   "%add_ln700_7 = add i8 %p_01403_0_0, 1" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 231 'add' 'add_ln700_7' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_6, label %.preheader10334.0.preheader, label %7" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 232 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln1357_1 = zext i8 %p_01403_0_0 to i20" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 233 'zext' 'zext_ln1357_1' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_10 : Operation 234 [1/1] (2.19ns)   --->   "%add_ln1357 = add i20 %phi_mul13, %zext_ln1357_1" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 234 'add' 'add_ln1357' <Predicate = (!icmp_ln887_6)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln1357_2 = zext i20 %add_ln1357 to i64" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 235 'zext' 'zext_ln1357_2' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns)   --->   "%hcl_in_train_V_addr = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_2" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 236 'getelementptr' 'hcl_in_train_V_addr' <Predicate = (!icmp_ln887_6)> <Delay = 0.00>
ST_10 : Operation 237 [4/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 237 'load' 'hcl_in_train_V_load' <Predicate = (!icmp_ln887_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_10 : Operation 238 [1/1] (1.76ns)   --->   "br label %.preheader10334.0" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 238 'br' <Predicate = (icmp_ln887_6)> <Delay = 1.76>

State 11 <SV = 8> <Delay = 3.25>
ST_11 : Operation 239 [3/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 239 'load' 'hcl_in_train_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 12 <SV = 9> <Delay = 4.80>
ST_12 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln1357 = zext i8 %p_01403_0_0 to i12" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 240 'zext' 'zext_ln1357' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 241 [1/1] (1.54ns)   --->   "%add_ln1357_1 = add i12 %phi_mul11, %zext_ln1357" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 241 'add' 'add_ln1357_1' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln1357_3 = zext i12 %add_ln1357_1 to i64" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 242 'zext' 'zext_ln1357_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.00ns)   --->   "%prototype_V_addr_1 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_3" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 243 'getelementptr' 'prototype_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 244 [2/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 244 'load' 'hcl_in_train_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_12 : Operation 245 [2/2] (3.25ns)   --->   "%prototype_V_load = load i64* %prototype_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 245 'load' 'prototype_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 13 <SV = 10> <Delay = 7.49>
ST_13 : Operation 246 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str24) nounwind" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 246 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i8 %p_01403_0_0 to i64" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 247 'zext' 'zext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/4] (3.25ns)   --->   "%hcl_in_train_V_load = load i64* %hcl_in_train_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 248 'load' 'hcl_in_train_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_13 : Operation 249 [1/2] (3.25ns)   --->   "%prototype_V_load = load i64* %prototype_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 249 'load' 'prototype_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_13 : Operation 250 [1/1] (0.99ns)   --->   "%xor_ln1357 = xor i64 %prototype_V_load, %hcl_in_train_V_load" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 250 'xor' 'xor_ln1357' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%distance1_V_addr_1 = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544_2" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 251 'getelementptr' 'distance1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (3.25ns)   --->   "store i64 %xor_ln1357, i64* %distance1_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:110]   --->   Operation 252 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_13 : Operation 253 [1/1] (0.00ns)   --->   "br label %6" [HLSC_datapacking_64_bs.cpp:109]   --->   Operation 253 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%p_01518_0_0 = phi i8 [ %add_ln700_12, %.preheader10334.0.loopexit ], [ 0, %.preheader10334.0.preheader ]" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 254 'phi' 'p_01518_0_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (1.55ns)   --->   "%icmp_ln113 = icmp eq i8 %p_01518_0_0, -100" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 255 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 256 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (1.91ns)   --->   "%add_ln700_12 = add i8 %p_01518_0_0, 1" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 257 'add' 'add_ln700_12' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %i5_end, label %.preheader10333.preheader.0" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 258 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i8 %p_01518_0_0 to i64" [HLSC_datapacking_64_bs.cpp:120]   --->   Operation 259 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%distance1_V_addr_2 = getelementptr [156 x i64]* %distance1_V, i64 0, i64 %zext_ln544_3" [HLSC_datapacking_64_bs.cpp:120]   --->   Operation 260 'getelementptr' 'distance1_V_addr_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_14 : Operation 261 [2/2] (3.25ns)   --->   "%distance1_V_load = load i64* %distance1_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:120]   --->   Operation 261 'load' 'distance1_V_load' <Predicate = (!icmp_ln113)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str23, i32 %tmp_9)" [HLSC_datapacking_64_bs.cpp:136]   --->   Operation 262 'specregionend' 'empty_31' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "br label %4" [HLSC_datapacking_64_bs.cpp:107]   --->   Operation 263 'br' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 15 <SV = 9> <Delay = 3.25>
ST_15 : Operation 264 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str25) nounwind" [HLSC_datapacking_64_bs.cpp:113]   --->   Operation 264 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 265 [1/2] (3.25ns)   --->   "%distance1_V_load = load i64* %distance1_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:120]   --->   Operation 265 'load' 'distance1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_15 : Operation 266 [1/1] (1.76ns)   --->   "br label %.preheader10332.0" [HLSC_datapacking_64_bs.cpp:122]   --->   Operation 266 'br' <Predicate = true> <Delay = 1.76>

State 16 <SV = 10> <Delay = 4.51>
ST_16 : Operation 267 [1/1] (0.00ns)   --->   "%p_01639_5_0 = phi i64 [ %and_ln214, %5 ], [ %distance1_V_load, %.preheader10333.preheader.0 ]" [HLSC_datapacking_64_bs.cpp:124]   --->   Operation 267 'phi' 'p_01639_5_0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 268 [1/1] (2.77ns)   --->   "%icmp_ln887_9 = icmp eq i64 %p_01639_5_0, 0" [HLSC_datapacking_64_bs.cpp:122]   --->   Operation 268 'icmp' 'icmp_ln887_9' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_9, label %.preheader10334.0.loopexit, label %5" [HLSC_datapacking_64_bs.cpp:122]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 270 [1/1] (3.52ns)   --->   "%add_ln214 = add i64 %p_01639_5_0, -1" [HLSC_datapacking_64_bs.cpp:124]   --->   Operation 270 'add' 'add_ln214' <Predicate = (!icmp_ln887_9)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 271 [1/1] (0.99ns)   --->   "%and_ln214 = and i64 %add_ln214, %p_01639_5_0" [HLSC_datapacking_64_bs.cpp:124]   --->   Operation 271 'and' 'and_ln214' <Predicate = (!icmp_ln887_9)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 272 [1/1] (0.00ns)   --->   "br label %.preheader10332.0" [HLSC_datapacking_64_bs.cpp:125]   --->   Operation 272 'br' <Predicate = (!icmp_ln887_9)> <Delay = 0.00>
ST_16 : Operation 273 [1/1] (0.00ns)   --->   "br label %.preheader10334.0"   --->   Operation 273 'br' <Predicate = (icmp_ln887_9)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%p_01949_0_0 = phi i8 [ %add_ln700_5, %13 ], [ 0, %test_test_accu_x22_begin ]" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 274 'phi' 'p_01949_0_0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (1.55ns)   --->   "%icmp_ln887_5 = icmp eq i8 %p_01949_0_0, -100" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 275 'icmp' 'icmp_ln887_5' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 276 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (1.91ns)   --->   "%add_ln700_5 = add i8 %p_01949_0_0, 1" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 277 'add' 'add_ln700_5' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_5, label %.preheader10320.0.preheader, label %13" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 278 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str35) nounwind" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 279 'specloopname' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i8 %p_01949_0_0 to i64" [HLSC_datapacking_64_bs.cpp:163]   --->   Operation 280 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%distance1_V_addr_46 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_1" [HLSC_datapacking_64_bs.cpp:163]   --->   Operation 281 'getelementptr' 'distance1_V_addr_46' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (3.25ns)   --->   "store i64 0, i64* %distance1_V_addr_46, align 8" [HLSC_datapacking_64_bs.cpp:163]   --->   Operation 282 'store' <Predicate = (!icmp_ln887_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_17 : Operation 283 [1/1] (0.00ns)   --->   "br label %.preheader10324.0" [HLSC_datapacking_64_bs.cpp:162]   --->   Operation 283 'br' <Predicate = (!icmp_ln887_5)> <Delay = 0.00>
ST_17 : Operation 284 [1/1] (1.76ns)   --->   "br label %.preheader10320.0" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 284 'br' <Predicate = (icmp_ln887_5)> <Delay = 1.76>

State 18 <SV = 7> <Delay = 2.13>
ST_18 : Operation 285 [1/1] (0.00ns)   --->   "%p_01994_0_0 = phi i11 [ %add_ln700_8, %i7_end ], [ 0, %.preheader10320.0.preheader ]" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 285 'phi' 'p_01994_0_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 286 [1/1] (0.00ns)   --->   "%phi_mul17 = phi i18 [ %add_ln177, %i7_end ], [ 0, %.preheader10320.0.preheader ]" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 286 'phi' 'phi_mul17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 287 [1/1] (2.13ns)   --->   "%add_ln177 = add i18 %phi_mul17, 156" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 287 'add' 'add_ln177' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 288 [1/1] (1.88ns)   --->   "%icmp_ln177 = icmp eq i11 %p_01994_0_0, -489" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 288 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 289 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1559, i64 1559, i64 1559)"   --->   Operation 289 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 290 [1/1] (1.63ns)   --->   "%add_ln700_8 = add i11 %p_01994_0_0, 1" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 290 'add' 'add_ln700_8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 291 [1/1] (0.00ns)   --->   "br i1 %icmp_ln177, label %test_test_accu_x22_end, label %i7_begin" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 291 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 292 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str39) nounwind" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 292 'specloopname' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_18 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str39)" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 293 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_18 : Operation 294 [1/1] (1.76ns)   --->   "br label %9" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 294 'br' <Predicate = (!icmp_ln177)> <Delay = 1.76>
ST_18 : Operation 295 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str34, i32 %tmp_6)" [HLSC_datapacking_64_bs.cpp:229]   --->   Operation 295 'specregionend' 'empty_34' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_18 : Operation 296 [1/1] (0.00ns)   --->   "%empty_35 = trunc i32 %hcl_epoch_V_read to i1"   --->   Operation 296 'trunc' 'empty_35' <Predicate = (icmp_ln177)> <Delay = 0.00>
ST_18 : Operation 297 [1/1] (1.76ns)   --->   "br label %.preheader10310" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 297 'br' <Predicate = (icmp_ln177)> <Delay = 1.76>

State 19 <SV = 8> <Delay = 1.78>
ST_19 : Operation 298 [1/1] (0.00ns)   --->   "%p_01984_0_0 = phi i5 [ 0, %i7_begin ], [ %add_ln700_10, %i8_end ]" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 298 'phi' 'p_01984_0_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 299 [1/1] (0.00ns)   --->   "%phi_mul15 = phi i12 [ 0, %i7_begin ], [ %add_ln178, %i8_end ]" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 299 'phi' 'phi_mul15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 300 [1/1] (1.54ns)   --->   "%add_ln178 = add i12 %phi_mul15, 156" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 300 'add' 'add_ln178' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 301 [1/1] (1.36ns)   --->   "%icmp_ln178 = icmp eq i5 %p_01984_0_0, -6" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 301 'icmp' 'icmp_ln178' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 302 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 302 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 303 [1/1] (1.78ns)   --->   "%add_ln700_10 = add i5 %p_01984_0_0, 1" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 303 'add' 'add_ln700_10' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 304 [1/1] (0.00ns)   --->   "br i1 %icmp_ln178, label %i7_end, label %i8_begin" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 304 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str40) nounwind" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 305 'specloopname' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str40)" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 306 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 307 [1/1] (1.76ns)   --->   "br label %11" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 307 'br' <Predicate = (!icmp_ln178)> <Delay = 1.76>
ST_19 : Operation 308 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str39, i32 %tmp_s)" [HLSC_datapacking_64_bs.cpp:220]   --->   Operation 308 'specregionend' 'empty_38' <Predicate = (icmp_ln178)> <Delay = 0.00>
ST_19 : Operation 309 [1/1] (0.00ns)   --->   "br label %.preheader10320.0" [HLSC_datapacking_64_bs.cpp:177]   --->   Operation 309 'br' <Predicate = (icmp_ln178)> <Delay = 0.00>

State 20 <SV = 9> <Delay = 5.39>
ST_20 : Operation 310 [1/1] (0.00ns)   --->   "%p_01970_0_0 = phi i8 [ 0, %i8_begin ], [ %add_ln700_11, %12 ]" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 310 'phi' 'p_01970_0_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 311 [1/1] (1.55ns)   --->   "%icmp_ln887_8 = icmp eq i8 %p_01970_0_0, -100" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 311 'icmp' 'icmp_ln887_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 312 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 312 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 313 [1/1] (1.91ns)   --->   "%add_ln700_11 = add i8 %p_01970_0_0, 1" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 313 'add' 'add_ln700_11' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 314 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_8, label %.preheader10319.0.preheader, label %12" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 314 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln1357_4 = zext i8 %p_01970_0_0 to i12" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 315 'zext' 'zext_ln1357_4' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 316 [1/1] (0.00ns)   --->   "%zext_ln1357_5 = zext i8 %p_01970_0_0 to i18" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 316 'zext' 'zext_ln1357_5' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 317 [1/1] (2.13ns)   --->   "%add_ln1357_2 = add i18 %phi_mul17, %zext_ln1357_5" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 317 'add' 'add_ln1357_2' <Predicate = (!icmp_ln887_8)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln1357_6 = zext i18 %add_ln1357_2 to i64" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 318 'zext' 'zext_ln1357_6' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 319 [1/1] (0.00ns)   --->   "%hcl_in_test_V_addr = getelementptr [243204 x i64]* %hcl_in_test_V, i64 0, i64 %zext_ln1357_6" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 319 'getelementptr' 'hcl_in_test_V_addr' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 320 [1/1] (1.54ns)   --->   "%add_ln1357_3 = add i12 %phi_mul15, %zext_ln1357_4" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 320 'add' 'add_ln1357_3' <Predicate = (!icmp_ln887_8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln1357_7 = zext i12 %add_ln1357_3 to i64" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 321 'zext' 'zext_ln1357_7' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 322 [1/1] (0.00ns)   --->   "%prototype_V_addr_2 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_7" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 322 'getelementptr' 'prototype_V_addr_2' <Predicate = (!icmp_ln887_8)> <Delay = 0.00>
ST_20 : Operation 323 [2/2] (3.25ns)   --->   "%hcl_in_test_V_load = load i64* %hcl_in_test_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 323 'load' 'hcl_in_test_V_load' <Predicate = (!icmp_ln887_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_20 : Operation 324 [2/2] (3.25ns)   --->   "%prototype_V_load_1 = load i64* %prototype_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 324 'load' 'prototype_V_load_1' <Predicate = (!icmp_ln887_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_20 : Operation 325 [1/1] (1.76ns)   --->   "br label %.preheader10319.0" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 325 'br' <Predicate = (icmp_ln887_8)> <Delay = 1.76>

State 21 <SV = 10> <Delay = 7.49>
ST_21 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str41) nounwind" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 326 'specloopname' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln544_5 = zext i8 %p_01970_0_0 to i64" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 327 'zext' 'zext_ln544_5' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/2] (3.25ns)   --->   "%hcl_in_test_V_load = load i64* %hcl_in_test_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 328 'load' 'hcl_in_test_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_21 : Operation 329 [1/2] (3.25ns)   --->   "%prototype_V_load_1 = load i64* %prototype_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 329 'load' 'prototype_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_21 : Operation 330 [1/1] (0.99ns)   --->   "%xor_ln1357_1 = xor i64 %prototype_V_load_1, %hcl_in_test_V_load" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 330 'xor' 'xor_ln1357_1' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 331 [1/1] (0.00ns)   --->   "%distance1_V_addr_1_44 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_5" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 331 'getelementptr' 'distance1_V_addr_1_44' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (3.25ns)   --->   "store i64 %xor_ln1357_1, i64* %distance1_V_addr_1_44, align 8" [HLSC_datapacking_64_bs.cpp:181]   --->   Operation 332 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_21 : Operation 333 [1/1] (0.00ns)   --->   "br label %11" [HLSC_datapacking_64_bs.cpp:180]   --->   Operation 333 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 10> <Delay = 3.25>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%p_02086_0_0 = phi i8 [ %add_ln700_15, %.preheader10319.0.loopexit ], [ 0, %.preheader10319.0.preheader ]" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 334 'phi' 'p_02086_0_0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (1.55ns)   --->   "%icmp_ln184 = icmp eq i8 %p_02086_0_0, -100" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 335 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 336 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (1.91ns)   --->   "%add_ln700_15 = add i8 %p_02086_0_0, 1" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 337 'add' 'add_ln700_15' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "br i1 %icmp_ln184, label %i8_end, label %.preheader10318.preheader.0" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 338 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln544_7 = zext i8 %p_02086_0_0 to i64" [HLSC_datapacking_64_bs.cpp:191]   --->   Operation 339 'zext' 'zext_ln544_7' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%distance1_V_addr_2_41 = getelementptr [156 x i64]* %distance1_V_18, i64 0, i64 %zext_ln544_7" [HLSC_datapacking_64_bs.cpp:191]   --->   Operation 340 'getelementptr' 'distance1_V_addr_2_41' <Predicate = (!icmp_ln184)> <Delay = 0.00>
ST_22 : Operation 341 [2/2] (3.25ns)   --->   "%distance1_V_load_42 = load i64* %distance1_V_addr_2_41, align 8" [HLSC_datapacking_64_bs.cpp:191]   --->   Operation 341 'load' 'distance1_V_load_42' <Predicate = (!icmp_ln184)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str40, i32 %tmp_4)" [HLSC_datapacking_64_bs.cpp:207]   --->   Operation 342 'specregionend' 'empty_40' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "br label %9" [HLSC_datapacking_64_bs.cpp:178]   --->   Operation 343 'br' <Predicate = (icmp_ln184)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.25>
ST_23 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str42) nounwind" [HLSC_datapacking_64_bs.cpp:184]   --->   Operation 344 'specloopname' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 345 [1/2] (3.25ns)   --->   "%distance1_V_load_42 = load i64* %distance1_V_addr_2_41, align 8" [HLSC_datapacking_64_bs.cpp:191]   --->   Operation 345 'load' 'distance1_V_load_42' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_23 : Operation 346 [1/1] (1.76ns)   --->   "br label %.preheader10317.0" [HLSC_datapacking_64_bs.cpp:193]   --->   Operation 346 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 12> <Delay = 4.51>
ST_24 : Operation 347 [1/1] (0.00ns)   --->   "%p_02115_5_0 = phi i64 [ %and_ln214_1, %10 ], [ %distance1_V_load_42, %.preheader10318.preheader.0 ]" [HLSC_datapacking_64_bs.cpp:195]   --->   Operation 347 'phi' 'p_02115_5_0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 348 [1/1] (2.77ns)   --->   "%icmp_ln887_12 = icmp eq i64 %p_02115_5_0, 0" [HLSC_datapacking_64_bs.cpp:193]   --->   Operation 348 'icmp' 'icmp_ln887_12' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 349 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_12, label %.preheader10319.0.loopexit, label %10" [HLSC_datapacking_64_bs.cpp:193]   --->   Operation 349 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 350 [1/1] (3.52ns)   --->   "%add_ln214_1 = add i64 %p_02115_5_0, -1" [HLSC_datapacking_64_bs.cpp:195]   --->   Operation 350 'add' 'add_ln214_1' <Predicate = (!icmp_ln887_12)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 351 [1/1] (0.99ns)   --->   "%and_ln214_1 = and i64 %add_ln214_1, %p_02115_5_0" [HLSC_datapacking_64_bs.cpp:195]   --->   Operation 351 'and' 'and_ln214_1' <Predicate = (!icmp_ln887_12)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 352 [1/1] (0.00ns)   --->   "br label %.preheader10317.0" [HLSC_datapacking_64_bs.cpp:196]   --->   Operation 352 'br' <Predicate = (!icmp_ln887_12)> <Delay = 0.00>
ST_24 : Operation 353 [1/1] (0.00ns)   --->   "br label %.preheader10319.0"   --->   Operation 353 'br' <Predicate = (icmp_ln887_12)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 1.76>
ST_25 : Operation 354 [1/1] (0.00ns)   --->   "%p_02378_0 = phi i1 [ %x35_V, %testing_update_x58_end ], [ false, %test_test_accu_x22_end ]"   --->   Operation 354 'phi' 'p_02378_0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 355 [1/1] (0.97ns)   --->   "%xor_ln231 = xor i1 %p_02378_0, %empty_35" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 355 'xor' 'xor_ln231' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 356 [1/1] (0.00ns)   --->   "br i1 %xor_ln231, label %update_x35_begin, label %47" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 356 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 357 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str51) nounwind" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 357 'specloopname' <Predicate = (xor_ln231)> <Delay = 0.00>
ST_25 : Operation 358 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str51)" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 358 'specregionbegin' 'tmp_3' <Predicate = (xor_ln231)> <Delay = 0.00>
ST_25 : Operation 359 [1/1] (1.76ns)   --->   "br label %.preheader10309" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 359 'br' <Predicate = (xor_ln231)> <Delay = 1.76>
ST_25 : Operation 360 [1/1] (0.00ns)   --->   "ret void" [HLSC_datapacking_64_bs.cpp:452]   --->   Operation 360 'ret' <Predicate = (!xor_ln231)> <Delay = 0.00>

State 26 <SV = 9> <Delay = 3.25>
ST_26 : Operation 361 [1/1] (0.00ns)   --->   "%p_02509_0 = phi i8 [ %x36_V, %14 ], [ 0, %update_x35_begin ]"   --->   Operation 361 'phi' 'p_02509_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 362 [1/1] (1.55ns)   --->   "%icmp_ln887_7 = icmp eq i8 %p_02509_0, -100" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 362 'icmp' 'icmp_ln887_7' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 363 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 363 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 364 [1/1] (1.91ns)   --->   "%x36_V = add i8 %p_02509_0, 1" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 364 'add' 'x36_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 365 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_7, label %.preheader10308.preheader, label %14" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 365 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 366 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str52) nounwind" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 366 'specloopname' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_26 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i8 %p_02509_0 to i64" [HLSC_datapacking_64_bs.cpp:234]   --->   Operation 367 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_26 : Operation 368 [1/1] (0.00ns)   --->   "%distance_V_addr = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_4" [HLSC_datapacking_64_bs.cpp:234]   --->   Operation 368 'getelementptr' 'distance_V_addr' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_26 : Operation 369 [1/1] (3.25ns)   --->   "store i64 0, i64* %distance_V_addr, align 8" [HLSC_datapacking_64_bs.cpp:234]   --->   Operation 369 'store' <Predicate = (!icmp_ln887_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_26 : Operation 370 [1/1] (0.00ns)   --->   "br label %.preheader10309" [HLSC_datapacking_64_bs.cpp:233]   --->   Operation 370 'br' <Predicate = (!icmp_ln887_7)> <Delay = 0.00>
ST_26 : Operation 371 [1/1] (1.76ns)   --->   "br label %.preheader10308" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 371 'br' <Predicate = (icmp_ln887_7)> <Delay = 1.76>

State 27 <SV = 10> <Delay = 3.25>
ST_27 : Operation 372 [1/1] (0.00ns)   --->   "%p_02482_0 = phi i8 [ %x37_V, %15 ], [ 0, %.preheader10308.preheader ]"   --->   Operation 372 'phi' 'p_02482_0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 373 [1/1] (1.55ns)   --->   "%icmp_ln887_10 = icmp eq i8 %p_02482_0, -100" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 373 'icmp' 'icmp_ln887_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 374 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 374 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 375 [1/1] (1.91ns)   --->   "%x37_V = add i8 %p_02482_0, 1" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 375 'add' 'x37_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_10, label %.preheader10307.preheader, label %15" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 376 'br' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str53) nounwind" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 377 'specloopname' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln544_6 = zext i8 %p_02482_0 to i64" [HLSC_datapacking_64_bs.cpp:238]   --->   Operation 378 'zext' 'zext_ln544_6' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (0.00ns)   --->   "%pre_dist_V_addr = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_6" [HLSC_datapacking_64_bs.cpp:238]   --->   Operation 379 'getelementptr' 'pre_dist_V_addr' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_27 : Operation 380 [1/1] (3.25ns)   --->   "store i32 0, i32* %pre_dist_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:238]   --->   Operation 380 'store' <Predicate = (!icmp_ln887_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_27 : Operation 381 [1/1] (0.00ns)   --->   "br label %.preheader10308" [HLSC_datapacking_64_bs.cpp:237]   --->   Operation 381 'br' <Predicate = (!icmp_ln887_10)> <Delay = 0.00>
ST_27 : Operation 382 [1/1] (1.76ns)   --->   "br label %.preheader10307" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 382 'br' <Predicate = (icmp_ln887_10)> <Delay = 1.76>

State 28 <SV = 11> <Delay = 2.32>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%p_02455_0 = phi i5 [ %x38_V, %16 ], [ 0, %.preheader10307.preheader ]"   --->   Operation 383 'phi' 'p_02455_0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (1.36ns)   --->   "%icmp_ln887_11 = icmp eq i5 %p_02455_0, -6" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 384 'icmp' 'icmp_ln887_11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 385 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 385 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 386 [1/1] (1.78ns)   --->   "%x38_V = add i5 %p_02455_0, 1" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 386 'add' 'x38_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_11, label %.preheader10306.preheader, label %16" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 387 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str54) nounwind" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 388 'specloopname' <Predicate = (!icmp_ln887_11)> <Delay = 0.00>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln544_8 = zext i5 %p_02455_0 to i64" [HLSC_datapacking_64_bs.cpp:242]   --->   Operation 389 'zext' 'zext_ln544_8' <Predicate = (!icmp_ln887_11)> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.00ns)   --->   "%hamming_dist_V_addr = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_8" [HLSC_datapacking_64_bs.cpp:242]   --->   Operation 390 'getelementptr' 'hamming_dist_V_addr' <Predicate = (!icmp_ln887_11)> <Delay = 0.00>
ST_28 : Operation 391 [1/1] (2.32ns)   --->   "store i32 0, i32* %hamming_dist_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:242]   --->   Operation 391 'store' <Predicate = (!icmp_ln887_11)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "br label %.preheader10307" [HLSC_datapacking_64_bs.cpp:241]   --->   Operation 392 'br' <Predicate = (!icmp_ln887_11)> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (1.76ns)   --->   "br label %.preheader10306" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 393 'br' <Predicate = (icmp_ln887_11)> <Delay = 1.76>

State 29 <SV = 12> <Delay = 2.19>
ST_29 : Operation 394 [1/1] (0.00ns)   --->   "%p_02587_0 = phi i13 [ %i10_V, %i10_end ], [ 0, %.preheader10306.preheader ]"   --->   Operation 394 'phi' 'p_02587_0' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 395 [1/1] (0.00ns)   --->   "%phi_mul21 = phi i20 [ %add_ln244, %i10_end ], [ 0, %.preheader10306.preheader ]" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 395 'phi' 'phi_mul21' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 396 [1/1] (2.19ns)   --->   "%add_ln244 = add i20 %phi_mul21, 156" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 396 'add' 'add_ln244' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 397 [1/1] (2.09ns)   --->   "%icmp_ln244 = icmp eq i13 %p_02587_0, -1954" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 397 'icmp' 'icmp_ln244' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)"   --->   Operation 398 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (1.67ns)   --->   "%i10_V = add i13 %p_02587_0, 1" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 399 'add' 'i10_V' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "br i1 %icmp_ln244, label %training_update_x45_begin, label %i10_begin" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 400 'br' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str55) nounwind" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 401 'specloopname' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str55)" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 402 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_29 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln544_9 = zext i13 %p_02587_0 to i64" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 403 'zext' 'zext_ln544_9' <Predicate = (!icmp_ln244)> <Delay = 0.00>
ST_29 : Operation 404 [1/1] (1.76ns)   --->   "br label %17" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 404 'br' <Predicate = (!icmp_ln244)> <Delay = 1.76>
ST_29 : Operation 405 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str67)" [HLSC_datapacking_64_bs.cpp:310]   --->   Operation 405 'specregionbegin' 'tmp_5' <Predicate = (icmp_ln244)> <Delay = 0.00>
ST_29 : Operation 406 [1/1] (1.76ns)   --->   "br label %.preheader10297.0" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 406 'br' <Predicate = (icmp_ln244)> <Delay = 1.76>

State 30 <SV = 13> <Delay = 1.78>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%p_02577_0 = phi i5 [ 0, %i10_begin ], [ %i11_V, %i11_end ]"   --->   Operation 407 'phi' 'p_02577_0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (0.00ns)   --->   "%phi_mul19 = phi i12 [ 0, %i10_begin ], [ %add_ln245, %i11_end ]" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 408 'phi' 'phi_mul19' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 409 [1/1] (1.54ns)   --->   "%add_ln245 = add i12 %phi_mul19, 156" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 409 'add' 'add_ln245' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 410 [1/1] (1.36ns)   --->   "%icmp_ln245 = icmp eq i5 %p_02577_0, -6" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 410 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 411 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 411 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 412 [1/1] (1.78ns)   --->   "%i11_V = add i5 %p_02577_0, 1" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 412 'add' 'i11_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 413 [1/1] (0.00ns)   --->   "br i1 %icmp_ln245, label %.preheader10299.preheader, label %i11_begin" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 413 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 414 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str56) nounwind" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 414 'specloopname' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_30 : Operation 415 [1/1] (0.00ns)   --->   "%tmp_10 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str56)" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 415 'specregionbegin' 'tmp_10' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_30 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln544_11 = zext i5 %p_02577_0 to i64" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 416 'zext' 'zext_ln544_11' <Predicate = (!icmp_ln245)> <Delay = 0.00>
ST_30 : Operation 417 [1/1] (1.76ns)   --->   "br label %18" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 417 'br' <Predicate = (!icmp_ln245)> <Delay = 1.76>
ST_30 : Operation 418 [1/1] (1.76ns)   --->   "br label %.preheader10299" [HLSC_datapacking_64_bs.cpp:281]   --->   Operation 418 'br' <Predicate = (icmp_ln245)> <Delay = 1.76>

State 31 <SV = 14> <Delay = 5.44>
ST_31 : Operation 419 [1/1] (0.00ns)   --->   "%p_02563_0 = phi i8 [ 0, %i11_begin ], [ %x39_V, %19 ]"   --->   Operation 419 'phi' 'p_02563_0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 420 [1/1] (1.55ns)   --->   "%icmp_ln887_15 = icmp eq i8 %p_02563_0, -100" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 420 'icmp' 'icmp_ln887_15' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 421 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 421 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 422 [1/1] (1.91ns)   --->   "%x39_V = add i8 %p_02563_0, 1" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 422 'add' 'x39_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 423 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_15, label %.preheader10305.preheader, label %19" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 423 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 424 [1/1] (0.00ns)   --->   "%zext_ln1357_9 = zext i8 %p_02563_0 to i20" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 424 'zext' 'zext_ln1357_9' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_31 : Operation 425 [1/1] (2.19ns)   --->   "%add_ln1357_4 = add i20 %phi_mul21, %zext_ln1357_9" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 425 'add' 'add_ln1357_4' <Predicate = (!icmp_ln887_15)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln1357_10 = zext i20 %add_ln1357_4 to i64" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 426 'zext' 'zext_ln1357_10' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_31 : Operation 427 [1/1] (0.00ns)   --->   "%hcl_in_train_V_addr_1 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_10" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 427 'getelementptr' 'hcl_in_train_V_addr_1' <Predicate = (!icmp_ln887_15)> <Delay = 0.00>
ST_31 : Operation 428 [4/4] (3.25ns)   --->   "%lhs_V = load i64* %hcl_in_train_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 428 'load' 'lhs_V' <Predicate = (!icmp_ln887_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_31 : Operation 429 [1/1] (1.76ns)   --->   "br label %.preheader10305" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 429 'br' <Predicate = (icmp_ln887_15)> <Delay = 1.76>

State 32 <SV = 15> <Delay = 3.25>
ST_32 : Operation 430 [3/4] (3.25ns)   --->   "%lhs_V = load i64* %hcl_in_train_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 430 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 33 <SV = 16> <Delay = 4.80>
ST_33 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln1357_8 = zext i8 %p_02563_0 to i12" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 431 'zext' 'zext_ln1357_8' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 432 [1/1] (1.54ns)   --->   "%add_ln1357_5 = add i12 %phi_mul19, %zext_ln1357_8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 432 'add' 'add_ln1357_5' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 433 [1/1] (0.00ns)   --->   "%zext_ln1357_11 = zext i12 %add_ln1357_5 to i64" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 433 'zext' 'zext_ln1357_11' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 434 [1/1] (0.00ns)   --->   "%prototype_V_addr_3 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_11" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 434 'getelementptr' 'prototype_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 435 [2/4] (3.25ns)   --->   "%lhs_V = load i64* %hcl_in_train_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 435 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_33 : Operation 436 [2/2] (3.25ns)   --->   "%rhs_V = load i64* %prototype_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 436 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 34 <SV = 17> <Delay = 7.49>
ST_34 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str57) nounwind" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 437 'specloopname' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 438 [1/1] (0.00ns)   --->   "%zext_ln544_13 = zext i8 %p_02563_0 to i64" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 438 'zext' 'zext_ln544_13' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 439 [1/4] (3.25ns)   --->   "%lhs_V = load i64* %hcl_in_train_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 439 'load' 'lhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_34 : Operation 440 [1/2] (3.25ns)   --->   "%rhs_V = load i64* %prototype_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 440 'load' 'rhs_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_34 : Operation 441 [1/1] (0.99ns)   --->   "%ret_V = xor i64 %rhs_V, %lhs_V" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 441 'xor' 'ret_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 442 [1/1] (0.00ns)   --->   "%distance_V_addr_1 = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_13" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 442 'getelementptr' 'distance_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 443 [1/1] (3.25ns)   --->   "store i64 %ret_V, i64* %distance_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:248]   --->   Operation 443 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_34 : Operation 444 [1/1] (0.00ns)   --->   "br label %18" [HLSC_datapacking_64_bs.cpp:247]   --->   Operation 444 'br' <Predicate = true> <Delay = 0.00>

State 35 <SV = 15> <Delay = 3.25>
ST_35 : Operation 445 [1/1] (0.00ns)   --->   "%p_02681_0 = phi i8 [ %x40_V, %21 ], [ 0, %.preheader10305.preheader ]"   --->   Operation 445 'phi' 'p_02681_0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 446 [1/1] (1.55ns)   --->   "%icmp_ln251 = icmp eq i8 %p_02681_0, -100" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 446 'icmp' 'icmp_ln251' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 447 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 447 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 448 [1/1] (1.91ns)   --->   "%x40_V = add i8 %p_02681_0, 1" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 448 'add' 'x40_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %icmp_ln251, label %.preheader10301.preheader, label %.preheader10304.preheader" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln544_15 = zext i8 %p_02681_0 to i64" [HLSC_datapacking_64_bs.cpp:258]   --->   Operation 450 'zext' 'zext_ln544_15' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_35 : Operation 451 [1/1] (0.00ns)   --->   "%distance_V_addr_2 = getelementptr [156 x i64]* %distance_V, i64 0, i64 %zext_ln544_15" [HLSC_datapacking_64_bs.cpp:258]   --->   Operation 451 'getelementptr' 'distance_V_addr_2' <Predicate = (!icmp_ln251)> <Delay = 0.00>
ST_35 : Operation 452 [2/2] (3.25ns)   --->   "%numb_V = load i64* %distance_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:258]   --->   Operation 452 'load' 'numb_V' <Predicate = (!icmp_ln251)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_35 : Operation 453 [1/1] (1.76ns)   --->   "br label %.preheader10301" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 453 'br' <Predicate = (icmp_ln251)> <Delay = 1.76>

State 36 <SV = 16> <Delay = 3.25>
ST_36 : Operation 454 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str58) nounwind" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 454 'specloopname' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 455 [1/2] (3.25ns)   --->   "%numb_V = load i64* %distance_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:258]   --->   Operation 455 'load' 'numb_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_36 : Operation 456 [1/1] (1.76ns)   --->   "br label %.preheader10303" [HLSC_datapacking_64_bs.cpp:260]   --->   Operation 456 'br' <Predicate = true> <Delay = 1.76>

State 37 <SV = 17> <Delay = 4.51>
ST_37 : Operation 457 [1/1] (0.00ns)   --->   "%p_02757_5 = phi i32 [ %count_V, %20 ], [ 0, %.preheader10304.preheader ]"   --->   Operation 457 'phi' 'p_02757_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 458 [1/1] (0.00ns)   --->   "%p_02708_5 = phi i64 [ %numb_V_1, %20 ], [ %numb_V, %.preheader10304.preheader ]"   --->   Operation 458 'phi' 'p_02708_5' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 459 [1/1] (2.77ns)   --->   "%icmp_ln887_21 = icmp eq i64 %p_02708_5, 0" [HLSC_datapacking_64_bs.cpp:260]   --->   Operation 459 'icmp' 'icmp_ln887_21' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 460 [1/1] (2.55ns)   --->   "%count_V = add i32 %p_02757_5, 1" [HLSC_datapacking_64_bs.cpp:261]   --->   Operation 460 'add' 'count_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 461 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_21, label %21, label %20" [HLSC_datapacking_64_bs.cpp:260]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 462 [1/1] (3.52ns)   --->   "%add_ln214_2 = add i64 %p_02708_5, -1" [HLSC_datapacking_64_bs.cpp:262]   --->   Operation 462 'add' 'add_ln214_2' <Predicate = (!icmp_ln887_21)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 463 [1/1] (0.99ns)   --->   "%numb_V_1 = and i64 %add_ln214_2, %p_02708_5" [HLSC_datapacking_64_bs.cpp:262]   --->   Operation 463 'and' 'numb_V_1' <Predicate = (!icmp_ln887_21)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 464 [1/1] (0.00ns)   --->   "br label %.preheader10303" [HLSC_datapacking_64_bs.cpp:263]   --->   Operation 464 'br' <Predicate = (!icmp_ln887_21)> <Delay = 0.00>
ST_37 : Operation 465 [1/1] (0.00ns)   --->   "%pre_dist_V_addr_2 = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_15" [HLSC_datapacking_64_bs.cpp:264]   --->   Operation 465 'getelementptr' 'pre_dist_V_addr_2' <Predicate = (icmp_ln887_21)> <Delay = 0.00>
ST_37 : Operation 466 [1/1] (3.25ns)   --->   "store i32 %p_02757_5, i32* %pre_dist_V_addr_2, align 4" [HLSC_datapacking_64_bs.cpp:264]   --->   Operation 466 'store' <Predicate = (icmp_ln887_21)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_37 : Operation 467 [1/1] (0.00ns)   --->   "br label %.preheader10305" [HLSC_datapacking_64_bs.cpp:251]   --->   Operation 467 'br' <Predicate = (icmp_ln887_21)> <Delay = 0.00>

State 38 <SV = 16> <Delay = 3.25>
ST_38 : Operation 468 [1/1] (0.00ns)   --->   "%p_02856_4 = phi i32 [ %sum_V, %22 ], [ 0, %.preheader10301.preheader ]"   --->   Operation 468 'phi' 'p_02856_4' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 469 [1/1] (0.00ns)   --->   "%p_02846_0 = phi i8 [ %m_V, %22 ], [ 0, %.preheader10301.preheader ]"   --->   Operation 469 'phi' 'p_02846_0' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 470 [1/1] (1.55ns)   --->   "%icmp_ln887_20 = icmp eq i8 %p_02846_0, -100" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 470 'icmp' 'icmp_ln887_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 471 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 471 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 472 [1/1] (1.91ns)   --->   "%m_V = add i8 %p_02846_0, 1" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 472 'add' 'm_V' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 473 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_20, label %i11_end, label %22" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 473 'br' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln544_17 = zext i8 %p_02846_0 to i64" [HLSC_datapacking_64_bs.cpp:271]   --->   Operation 474 'zext' 'zext_ln544_17' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_38 : Operation 475 [1/1] (0.00ns)   --->   "%pre_dist_V_addr_1 = getelementptr [156 x i32]* %pre_dist_V, i64 0, i64 %zext_ln544_17" [HLSC_datapacking_64_bs.cpp:271]   --->   Operation 475 'getelementptr' 'pre_dist_V_addr_1' <Predicate = (!icmp_ln887_20)> <Delay = 0.00>
ST_38 : Operation 476 [2/2] (3.25ns)   --->   "%pre_dist_V_load = load i32* %pre_dist_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:271]   --->   Operation 476 'load' 'pre_dist_V_load' <Predicate = (!icmp_ln887_20)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_38 : Operation 477 [1/1] (0.00ns)   --->   "%hamming_dist_V_addr_3 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_11" [HLSC_datapacking_64_bs.cpp:273]   --->   Operation 477 'getelementptr' 'hamming_dist_V_addr_3' <Predicate = (icmp_ln887_20)> <Delay = 0.00>
ST_38 : Operation 478 [1/1] (2.32ns)   --->   "store i32 %p_02856_4, i32* %hamming_dist_V_addr_3, align 4" [HLSC_datapacking_64_bs.cpp:273]   --->   Operation 478 'store' <Predicate = (icmp_ln887_20)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_38 : Operation 479 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str56, i32 %tmp_10)" [HLSC_datapacking_64_bs.cpp:274]   --->   Operation 479 'specregionend' 'empty_55' <Predicate = (icmp_ln887_20)> <Delay = 0.00>
ST_38 : Operation 480 [1/1] (0.00ns)   --->   "br label %17" [HLSC_datapacking_64_bs.cpp:245]   --->   Operation 480 'br' <Predicate = (icmp_ln887_20)> <Delay = 0.00>

State 39 <SV = 17> <Delay = 5.80>
ST_39 : Operation 481 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str62) nounwind" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 481 'specloopname' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 482 [1/2] (3.25ns)   --->   "%pre_dist_V_load = load i32* %pre_dist_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:271]   --->   Operation 482 'load' 'pre_dist_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_39 : Operation 483 [1/1] (2.55ns)   --->   "%sum_V = add i32 %pre_dist_V_load, %p_02856_4" [HLSC_datapacking_64_bs.cpp:271]   --->   Operation 483 'add' 'sum_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 484 [1/1] (0.00ns)   --->   "br label %.preheader10301" [HLSC_datapacking_64_bs.cpp:270]   --->   Operation 484 'br' <Predicate = true> <Delay = 0.00>

State 40 <SV = 14> <Delay = 3.25>
ST_40 : Operation 485 [1/1] (0.00ns)   --->   "%p_02932_3 = phi i32 [ %select_ln280, %23 ], [ 0, %.preheader10299.preheader ]" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 485 'phi' 'p_02932_3' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 486 [1/1] (0.00ns)   --->   "%pred_V = phi i5 [ %i12_V, %23 ], [ 0, %.preheader10299.preheader ]"   --->   Operation 486 'phi' 'pred_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 487 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i5 %pred_V to i32" [HLSC_datapacking_64_bs.cpp:281]   --->   Operation 487 'zext' 'zext_ln180' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 488 [1/1] (1.36ns)   --->   "%icmp_ln887_14 = icmp eq i5 %pred_V, -6" [HLSC_datapacking_64_bs.cpp:279]   --->   Operation 488 'icmp' 'icmp_ln887_14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 489 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 489 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 490 [1/1] (1.78ns)   --->   "%i12_V = add i5 %pred_V, 1" [HLSC_datapacking_64_bs.cpp:279]   --->   Operation 490 'add' 'i12_V' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 491 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_14, label %24, label %23" [HLSC_datapacking_64_bs.cpp:279]   --->   Operation 491 'br' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln544_12 = zext i5 %pred_V to i64" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 492 'zext' 'zext_ln544_12' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_40 : Operation 493 [1/1] (0.00ns)   --->   "%hamming_dist_V_addr_1 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %zext_ln544_12" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 493 'getelementptr' 'hamming_dist_V_addr_1' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_40 : Operation 494 [2/2] (2.32ns)   --->   "%hamming_dist_V_load = load i32* %hamming_dist_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 494 'load' 'hamming_dist_V_load' <Predicate = (!icmp_ln887_14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_40 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln544 = sext i32 %p_02932_3 to i64" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 495 'sext' 'sext_ln544' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_40 : Operation 496 [1/1] (0.00ns)   --->   "%hamming_dist_V_addr_2 = getelementptr [26 x i32]* %hamming_dist_V, i64 0, i64 %sext_ln544" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 496 'getelementptr' 'hamming_dist_V_addr_2' <Predicate = (!icmp_ln887_14)> <Delay = 0.00>
ST_40 : Operation 497 [2/2] (2.32ns)   --->   "%hamming_dist_V_load_1 = load i32* %hamming_dist_V_addr_2, align 4" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 497 'load' 'hamming_dist_V_load_1' <Predicate = (!icmp_ln887_14)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_40 : Operation 498 [1/1] (0.00ns)   --->   "%hcl_trainLabels_V_ad = getelementptr [6238 x i32]* %hcl_trainLabels_V, i64 0, i64 %zext_ln544_9" [HLSC_datapacking_64_bs.cpp:284]   --->   Operation 498 'getelementptr' 'hcl_trainLabels_V_ad' <Predicate = (icmp_ln887_14)> <Delay = 0.00>
ST_40 : Operation 499 [2/2] (3.25ns)   --->   "%hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4" [HLSC_datapacking_64_bs.cpp:284]   --->   Operation 499 'load' 'hcl_trainLabels_V_lo' <Predicate = (icmp_ln887_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 41 <SV = 15> <Delay = 5.49>
ST_41 : Operation 500 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str64) nounwind" [HLSC_datapacking_64_bs.cpp:279]   --->   Operation 500 'specloopname' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 501 [1/2] (2.32ns)   --->   "%hamming_dist_V_load = load i32* %hamming_dist_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 501 'load' 'hamming_dist_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_41 : Operation 502 [1/2] (2.32ns)   --->   "%hamming_dist_V_load_1 = load i32* %hamming_dist_V_addr_2, align 4" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 502 'load' 'hamming_dist_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_41 : Operation 503 [1/1] (2.47ns)   --->   "%icmp_ln887_16 = icmp slt i32 %hamming_dist_V_load, %hamming_dist_V_load_1" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 503 'icmp' 'icmp_ln887_16' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 504 [1/1] (0.69ns)   --->   "%select_ln280 = select i1 %icmp_ln887_16, i32 %zext_ln180, i32 %p_02932_3" [HLSC_datapacking_64_bs.cpp:280]   --->   Operation 504 'select' 'select_ln280' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 505 [1/1] (0.00ns)   --->   "br label %.preheader10299" [HLSC_datapacking_64_bs.cpp:279]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 15> <Delay = 5.72>
ST_42 : Operation 506 [1/2] (3.25ns)   --->   "%hcl_trainLabels_V_lo = load i32* %hcl_trainLabels_V_ad, align 4" [HLSC_datapacking_64_bs.cpp:284]   --->   Operation 506 'load' 'hcl_trainLabels_V_lo' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_42 : Operation 507 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %p_02932_3, %hcl_trainLabels_V_lo" [HLSC_datapacking_64_bs.cpp:284]   --->   Operation 507 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %i10_end, label %25" [HLSC_datapacking_64_bs.cpp:284]   --->   Operation 508 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln544_1 = sext i32 %hcl_trainLabels_V_lo to i64" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 509 'sext' 'sext_ln544_1' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_42 : Operation 510 [1/1] (0.00ns)   --->   "%compute1_V_addr = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %sext_ln544_1" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 510 'getelementptr' 'compute1_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_42 : Operation 511 [2/2] (2.32ns)   --->   "%compute1_V_load = load i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 511 'load' 'compute1_V_load' <Predicate = (!icmp_ln883)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 43 <SV = 16> <Delay = 7.19>
ST_43 : Operation 512 [1/2] (2.32ns)   --->   "%compute1_V_load = load i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 512 'load' 'compute1_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_43 : Operation 513 [1/1] (2.55ns)   --->   "%add_ln68 = add i32 1, %compute1_V_load" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 513 'add' 'add_ln68' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 514 [1/1] (2.32ns)   --->   "store i32 %add_ln68, i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:285]   --->   Operation 514 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 44 <SV = 17> <Delay = 2.32>
ST_44 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln544_2 = sext i32 %p_02932_3 to i64" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 515 'sext' 'sext_ln544_2' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 516 [1/1] (0.00ns)   --->   "%compute1_V_addr_1 = getelementptr [26 x i32]* %compute1_V, i64 0, i64 %sext_ln544_2" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 516 'getelementptr' 'compute1_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 517 [2/2] (2.32ns)   --->   "%compute1_V_load_1 = load i32* %compute1_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 517 'load' 'compute1_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 45 <SV = 18> <Delay = 8.09>
ST_45 : Operation 518 [1/2] (2.32ns)   --->   "%compute1_V_load_1 = load i32* %compute1_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 518 'load' 'compute1_V_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_45 : Operation 519 [1/1] (0.00ns)   --->   "%trunc_ln68 = trunc i32 %compute1_V_load_1 to i1" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 519 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 520 [1/1] (2.55ns)   --->   "%add_ln68_1 = add i32 -1, %compute1_V_load_1" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 520 'add' 'add_ln68_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 521 [1/1] (2.32ns)   --->   "store i32 %add_ln68_1, i32* %compute1_V_addr_1, align 4" [HLSC_datapacking_64_bs.cpp:286]   --->   Operation 521 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_45 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln68_1, i32 31)" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 522 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 523 [1/1] (2.55ns)   --->   "%sub_ln1371 = sub i32 1, %compute1_V_load_1" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 523 'sub' 'sub_ln1371' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 524 [1/1] (0.00ns)   --->   "%lshr_ln1371_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln1371, i32 1, i32 31)" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 524 'partselect' 'lshr_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln1371 = zext i31 %lshr_ln1371_1 to i32" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 525 'zext' 'zext_ln1371' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 526 [1/1] (2.52ns)   --->   "%sub_ln1371_1 = sub i32 0, %zext_ln1371" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 526 'sub' 'sub_ln1371_1' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 527 [1/1] (0.00ns)   --->   "%lshr_ln1371_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln68_1, i32 1, i32 31)" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 527 'partselect' 'lshr_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln1371_1 = zext i31 %lshr_ln1371_2 to i32" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 528 'zext' 'zext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 529 [1/1] (0.69ns)   --->   "%select_ln1371 = select i1 %tmp_17, i32 %sub_ln1371_1, i32 %zext_ln1371_1" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 529 'select' 'select_ln1371' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 46 <SV = 19> <Delay = 2.32>
ST_46 : Operation 530 [2/2] (2.32ns)   --->   "%compute1_V_load_2 = load i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:291]   --->   Operation 530 'load' 'compute1_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 47 <SV = 20> <Delay = 8.51>
ST_47 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln821 = trunc i32 %hcl_trainLabels_V_lo to i13" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 531 'trunc' 'trunc_ln821' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 532 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln821 = mul i13 156, %trunc_ln821" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 532 'mul' 'mul_ln821' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln791 = trunc i32 %p_02932_3 to i13" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 533 'trunc' 'trunc_ln791' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 534 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln791 = mul i13 156, %trunc_ln791" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 534 'mul' 'mul_ln791' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_47 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i32 %p_02932_3 to i33" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 535 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 536 [1/1] (8.51ns)   --->   "%mul_ln68 = mul i33 9984, %sext_ln68" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 536 'mul' 'mul_ln68' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 537 [1/1] (0.00ns)   --->   "%sext_ln879 = sext i33 %mul_ln68 to i34" [HLSC_datapacking_64_bs.cpp:298]   --->   Operation 537 'sext' 'sext_ln879' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln287 = sext i32 %select_ln1371 to i33" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 538 'sext' 'sext_ln287' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 539 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i32 %hcl_trainLabels_V_lo to i33" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 539 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 540 [1/1] (8.51ns)   --->   "%mul_ln68_1 = mul i33 9984, %sext_ln68_1" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 540 'mul' 'mul_ln68_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 541 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i33 %mul_ln68_1 to i34" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 541 'sext' 'sext_ln215' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 542 [1/2] (2.32ns)   --->   "%compute1_V_load_2 = load i32* %compute1_V_addr, align 4" [HLSC_datapacking_64_bs.cpp:291]   --->   Operation 542 'load' 'compute1_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_47 : Operation 543 [1/1] (0.00ns)   --->   "%empty_57 = trunc i32 %compute1_V_load_2 to i1" [HLSC_datapacking_64_bs.cpp:291]   --->   Operation 543 'trunc' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 544 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %compute1_V_load_2, i32 31)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 544 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 545 [1/1] (2.55ns)   --->   "%sub_ln1371_2 = sub i32 0, %compute1_V_load_2" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 545 'sub' 'sub_ln1371_2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 546 [1/1] (0.00ns)   --->   "%lshr_ln1371_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %sub_ln1371_2, i32 1, i32 31)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 546 'partselect' 'lshr_ln1371_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 547 [1/1] (0.00ns)   --->   "%zext_ln1371_2 = zext i31 %lshr_ln1371_4 to i32" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 547 'zext' 'zext_ln1371_2' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 548 [1/1] (2.52ns)   --->   "%sub_ln1371_3 = sub i32 0, %zext_ln1371_2" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 548 'sub' 'sub_ln1371_3' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 549 [1/1] (0.00ns)   --->   "%lshr_ln1371_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %compute1_V_load_2, i32 1, i32 31)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 549 'partselect' 'lshr_ln1371_5' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln1371_3 = zext i31 %lshr_ln1371_5 to i32" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 550 'zext' 'zext_ln1371_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 551 [1/1] (0.69ns)   --->   "%select_ln1371_1 = select i1 %tmp_18, i32 %sub_ln1371_3, i32 %zext_ln1371_3" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 551 'select' 'select_ln1371_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln215_1 = sext i32 %select_ln1371_1 to i33" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 552 'sext' 'sext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 553 [1/1] (1.76ns)   --->   "br label %26" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 553 'br' <Predicate = true> <Delay = 1.76>

State 48 <SV = 21> <Delay = 5.44>
ST_48 : Operation 554 [1/1] (0.00ns)   --->   "%p_02993_0 = phi i8 [ 0, %25 ], [ %i13_V, %i13_end ]"   --->   Operation 554 'phi' 'p_02993_0' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_48 : Operation 555 [1/1] (1.55ns)   --->   "%icmp_ln887_18 = icmp eq i8 %p_02993_0, -100" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 555 'icmp' 'icmp_ln887_18' <Predicate = (!icmp_ln883)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 556 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 556 'speclooptripcount' 'empty_58' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_48 : Operation 557 [1/1] (1.91ns)   --->   "%i13_V = add i8 %p_02993_0, 1" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 557 'add' 'i13_V' <Predicate = (!icmp_ln883)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 558 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_18, label %i10_end.loopexit, label %i13_begin" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 558 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_48 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i8 %p_02993_0 to i13" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 559 'zext' 'zext_ln791' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i8 %p_02993_0 to i20" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 560 'zext' 'zext_ln791_1' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 561 [1/1] (2.19ns)   --->   "%add_ln791 = add i20 %zext_ln791_1, %phi_mul21" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 561 'add' 'add_ln791' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i20 %add_ln791 to i64" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 562 'zext' 'zext_ln791_2' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 563 [1/1] (0.00ns)   --->   "%hcl_in_train_V_addr_2 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln791_2" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 563 'getelementptr' 'hcl_in_train_V_addr_2' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 564 [1/1] (1.67ns)   --->   "%add_ln791_1 = add i13 %zext_ln791, %mul_ln791" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 564 'add' 'add_ln791_1' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln791 = sext i13 %add_ln791_1 to i64" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 565 'sext' 'sext_ln791' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 566 [1/1] (0.00ns)   --->   "%prototype_V_addr_4 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln791" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 566 'getelementptr' 'prototype_V_addr_4' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 567 [1/1] (1.67ns)   --->   "%add_ln821 = add i13 %zext_ln791, %mul_ln821" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 567 'add' 'add_ln821' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 568 [1/1] (0.00ns)   --->   "%sext_ln821 = sext i13 %add_ln821 to i64" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 568 'sext' 'sext_ln821' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 569 [1/1] (0.00ns)   --->   "%prototype_V_addr_5 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %sext_ln821" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 569 'getelementptr' 'prototype_V_addr_5' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 570 [4/4] (3.25ns)   --->   "%p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 570 'load' 'p_Val2_s' <Predicate = (!icmp_ln883 & !icmp_ln887_18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_48 : Operation 571 [1/1] (0.00ns)   --->   "br label %i10_end"   --->   Operation 571 'br' <Predicate = (!icmp_ln883 & icmp_ln887_18)> <Delay = 0.00>
ST_48 : Operation 572 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str55, i32 %tmp_8)" [HLSC_datapacking_64_bs.cpp:308]   --->   Operation 572 'specregionend' 'empty_61' <Predicate = (icmp_ln887_18) | (icmp_ln883)> <Delay = 0.00>
ST_48 : Operation 573 [1/1] (0.00ns)   --->   "br label %.preheader10306" [HLSC_datapacking_64_bs.cpp:244]   --->   Operation 573 'br' <Predicate = (icmp_ln887_18) | (icmp_ln883)> <Delay = 0.00>

State 49 <SV = 22> <Delay = 3.25>
ST_49 : Operation 574 [3/4] (3.25ns)   --->   "%p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 574 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 50 <SV = 23> <Delay = 3.25>
ST_50 : Operation 575 [2/4] (3.25ns)   --->   "%p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 575 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 51 <SV = 24> <Delay = 3.25>
ST_51 : Operation 576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str65) nounwind" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 576 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_11 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str65)" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 577 'specregionbegin' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 578 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %p_02993_0, i6 0)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 578 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 579 [1/4] (3.25ns)   --->   "%p_Val2_s = load i64* %hcl_in_train_V_addr_2, align 8" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 579 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_51 : Operation 580 [1/1] (1.76ns)   --->   "br label %27" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 580 'br' <Predicate = true> <Delay = 1.76>

State 52 <SV = 25> <Delay = 8.59>
ST_52 : Operation 581 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i7 [ 0, %i13_begin ], [ %i14_V, %36 ]"   --->   Operation 581 'phi' 'bvh_d_index' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i7 %bvh_d_index to i32" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 582 'zext' 'zext_ln887' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 583 [1/1] (1.48ns)   --->   "%icmp_ln887_22 = icmp eq i7 %bvh_d_index, -64" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 583 'icmp' 'icmp_ln887_22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 584 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 584 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 585 [1/1] (1.87ns)   --->   "%i14_V = add i7 %bvh_d_index, 1" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 585 'add' 'i14_V' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 586 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_22, label %i13_end, label %28" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 586 'br' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 587 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i7 %bvh_d_index to i14" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 587 'zext' 'zext_ln215' <Predicate = (!icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 588 [1/1] (1.81ns)   --->   "%ret_V_1 = add i14 %zext_ln215, %shl_ln" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 588 'add' 'ret_V_1' <Predicate = (!icmp_ln887_22)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln1353 = zext i14 %ret_V_1 to i34" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 589 'zext' 'zext_ln1353' <Predicate = (!icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 590 [1/1] (2.59ns)   --->   "%ret_V_2 = add i34 %zext_ln1353, %sext_ln215" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 590 'add' 'ret_V_2' <Predicate = (!icmp_ln887_22)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 591 [38/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 591 'srem' 'srem_ln1372' <Predicate = (!icmp_ln887_22)> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 592 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_2, i32 33)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 592 'bitselect' 'tmp_19' <Predicate = (!icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 593 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 %zext_ln887)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 593 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 594 [1/1] (2.59ns)   --->   "%ret_V_3 = add i34 %zext_ln1353, %sext_ln879" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 594 'add' 'ret_V_3' <Predicate = (!icmp_ln887_22)> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 595 [38/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 595 'srem' 'srem_ln1372_1' <Predicate = (!icmp_ln887_22)> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i34.i32(i34 %ret_V_3, i32 33)" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 596 'bitselect' 'tmp_23' <Predicate = (!icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 597 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str65, i32 %tmp_11)" [HLSC_datapacking_64_bs.cpp:306]   --->   Operation 597 'specregionend' 'empty_60' <Predicate = (icmp_ln887_22)> <Delay = 0.00>
ST_52 : Operation 598 [1/1] (0.00ns)   --->   "br label %26" [HLSC_datapacking_64_bs.cpp:287]   --->   Operation 598 'br' <Predicate = (icmp_ln887_22)> <Delay = 0.00>

State 53 <SV = 26> <Delay = 8.48>
ST_53 : Operation 599 [37/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 599 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln1371 = sext i34 %ret_V_2 to i68" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 600 'sext' 'sext_ln1371' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 601 [1/1] (8.48ns)   --->   "%mul_ln1371 = mul i68 %sext_ln1371, 28192605841" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 601 'mul' 'mul_ln1371' <Predicate = true> <Delay = 8.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_22 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 602 'partselect' 'tmp_22' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_53 : Operation 603 [37/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 603 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1371_1 = sext i34 %ret_V_3 to i68" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 604 'sext' 'sext_ln1371_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 605 [1/1] (8.48ns)   --->   "%mul_ln1371_1 = mul i68 %sext_ln1371_1, 28192605841" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 605 'mul' 'mul_ln1371_1' <Predicate = true> <Delay = 8.48> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.48> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 606 [1/1] (0.00ns)   --->   "%tmp_26 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371_1, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 606 'partselect' 'tmp_26' <Predicate = (!tmp_23)> <Delay = 0.00>

State 54 <SV = 27> <Delay = 6.53>
ST_54 : Operation 607 [36/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 607 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 608 [1/1] (3.63ns)   --->   "%sub_ln1371_4 = sub i68 0, %mul_ln1371" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 608 'sub' 'sub_ln1371_4' <Predicate = (tmp_19)> <Delay = 3.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_1)   --->   "%tmp_20 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %sub_ln1371_4, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 609 'partselect' 'tmp_20' <Predicate = (tmp_19)> <Delay = 0.00>
ST_54 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_1)   --->   "%tmp_21 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 610 'partselect' 'tmp_21' <Predicate = false> <Delay = 0.00>
ST_54 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_1)   --->   "%select_ln1371_2 = select i1 %tmp_19, i19 %tmp_20, i19 %tmp_21" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 611 'select' 'select_ln1371_2' <Predicate = (tmp_19)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 612 [1/1] (2.16ns) (out node of the LUT)   --->   "%sub_ln68_1 = sub i19 0, %select_ln1371_2" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 612 'sub' 'sub_ln68_1' <Predicate = (tmp_19)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 613 [1/1] (0.73ns)   --->   "%select_ln1371_3 = select i1 %tmp_19, i19 %sub_ln68_1, i19 %tmp_22" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 613 'select' 'select_ln1371_3' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 614 [36/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 614 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 615 [1/1] (3.63ns)   --->   "%sub_ln1371_5 = sub i68 0, %mul_ln1371_1" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 615 'sub' 'sub_ln1371_5' <Predicate = (tmp_23)> <Delay = 3.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%tmp_24 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %sub_ln1371_5, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 616 'partselect' 'tmp_24' <Predicate = (tmp_23)> <Delay = 0.00>
ST_54 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%tmp_25 = call i19 @_ssdm_op_PartSelect.i19.i68.i32.i32(i68 %mul_ln1371_1, i32 48, i32 66)" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 617 'partselect' 'tmp_25' <Predicate = false> <Delay = 0.00>
ST_54 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%select_ln1371_4 = select i1 %tmp_23, i19 %tmp_24, i19 %tmp_25" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 618 'select' 'select_ln1371_4' <Predicate = (tmp_23)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_54 : Operation 619 [1/1] (2.16ns) (out node of the LUT)   --->   "%sub_ln68_2 = sub i19 0, %select_ln1371_4" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 619 'sub' 'sub_ln68_2' <Predicate = (tmp_23)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 620 [1/1] (0.73ns)   --->   "%select_ln1371_5 = select i1 %tmp_23, i19 %sub_ln68_2, i19 %tmp_26" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 620 'select' 'select_ln1371_5' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 55 <SV = 28> <Delay = 4.19>
ST_55 : Operation 621 [35/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 621 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 622 [35/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 622 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 29> <Delay = 4.19>
ST_56 : Operation 623 [34/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 623 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 624 [34/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 624 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 30> <Delay = 4.19>
ST_57 : Operation 625 [33/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 625 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 626 [33/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 626 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 31> <Delay = 4.19>
ST_58 : Operation 627 [32/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 627 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 628 [32/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 628 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 32> <Delay = 4.19>
ST_59 : Operation 629 [31/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 629 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 630 [31/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 630 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 33> <Delay = 4.19>
ST_60 : Operation 631 [30/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 631 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 632 [30/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 632 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 34> <Delay = 4.19>
ST_61 : Operation 633 [29/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 633 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 634 [29/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 634 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 35> <Delay = 4.19>
ST_62 : Operation 635 [28/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 635 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 636 [28/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 636 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 36> <Delay = 4.19>
ST_63 : Operation 637 [27/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 637 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 638 [27/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 638 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 37> <Delay = 4.19>
ST_64 : Operation 639 [26/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 639 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 640 [26/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 640 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 38> <Delay = 4.19>
ST_65 : Operation 641 [25/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 641 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 642 [25/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 642 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 39> <Delay = 4.19>
ST_66 : Operation 643 [24/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 643 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 644 [24/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 644 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 40> <Delay = 4.19>
ST_67 : Operation 645 [23/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 645 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 646 [23/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 646 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 41> <Delay = 4.19>
ST_68 : Operation 647 [22/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 647 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 648 [22/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 648 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 42> <Delay = 4.19>
ST_69 : Operation 649 [21/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 649 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 650 [21/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 650 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 43> <Delay = 4.19>
ST_70 : Operation 651 [20/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 651 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 652 [20/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 652 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 44> <Delay = 4.19>
ST_71 : Operation 653 [19/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 653 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 654 [19/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 654 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 45> <Delay = 4.19>
ST_72 : Operation 655 [18/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 655 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 656 [18/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 656 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 46> <Delay = 4.19>
ST_73 : Operation 657 [17/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 657 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 658 [17/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 658 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 47> <Delay = 4.19>
ST_74 : Operation 659 [16/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 659 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 660 [16/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 660 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 48> <Delay = 4.19>
ST_75 : Operation 661 [15/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 661 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 662 [15/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 662 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 49> <Delay = 4.19>
ST_76 : Operation 663 [14/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 663 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 664 [14/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 664 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 50> <Delay = 4.19>
ST_77 : Operation 665 [13/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 665 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 666 [13/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 666 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 51> <Delay = 4.19>
ST_78 : Operation 667 [12/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 667 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 668 [12/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 668 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 52> <Delay = 4.19>
ST_79 : Operation 669 [11/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 669 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 670 [11/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 670 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 53> <Delay = 4.19>
ST_80 : Operation 671 [10/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 671 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 672 [10/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 672 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 54> <Delay = 4.19>
ST_81 : Operation 673 [9/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 673 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 674 [9/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 674 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 55> <Delay = 4.19>
ST_82 : Operation 675 [8/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 675 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 676 [8/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 676 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 56> <Delay = 4.19>
ST_83 : Operation 677 [7/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 677 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 678 [7/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 678 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 57> <Delay = 4.19>
ST_84 : Operation 679 [6/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 679 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 680 [6/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 680 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 58> <Delay = 4.19>
ST_85 : Operation 681 [5/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 681 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 682 [5/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 682 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 59> <Delay = 4.19>
ST_86 : Operation 683 [4/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 683 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 684 [4/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 684 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 60> <Delay = 4.19>
ST_87 : Operation 685 [3/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 685 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 686 [3/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 686 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 61> <Delay = 4.19>
ST_88 : Operation 687 [2/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 687 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 688 [2/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 688 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 62> <Delay = 7.21>
ST_89 : Operation 689 [1/38] (4.19ns)   --->   "%srem_ln1372 = srem i34 %ret_V_2, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 689 'srem' 'srem_ln1372' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln1372 = trunc i34 %srem_ln1372 to i19" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 690 'trunc' 'trunc_ln1372' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 691 [1/1] (3.36ns) (grouped into DSP with root node add_ln68_5)   --->   "%mul_ln68_2 = mul i19 %select_ln1371_3, 9984" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 691 'mul' 'mul_ln68_2' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 692 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln68_5 = add i19 %mul_ln68_2, %trunc_ln1372" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 692 'add' 'add_ln68_5' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln68_2 = sext i19 %add_ln68_5 to i64" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 693 'sext' 'sext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 694 [1/1] (0.00ns)   --->   "%prototypeCounter_V_a_1 = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %sext_ln68_2" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 694 'getelementptr' 'prototypeCounter_V_a_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 695 [1/38] (4.19ns)   --->   "%srem_ln1372_1 = srem i34 %ret_V_3, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 695 'srem' 'srem_ln1372_1' <Predicate = true> <Delay = 4.19> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 37> <II = 19> <Delay = 4.19> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 696 [1/1] (0.00ns)   --->   "%trunc_ln1372_1 = trunc i34 %srem_ln1372_1 to i19" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 696 'trunc' 'trunc_ln1372_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 697 [1/1] (3.36ns) (grouped into DSP with root node add_ln68_6)   --->   "%mul_ln68_3 = mul i19 %select_ln1371_5, 9984" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 697 'mul' 'mul_ln68_3' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 698 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln68_6 = add i19 %mul_ln68_3, %trunc_ln1372_1" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 698 'add' 'add_ln68_6' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_89 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln68_3 = sext i19 %add_ln68_6 to i64" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 699 'sext' 'sext_ln68_3' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 700 [1/1] (0.00ns)   --->   "%prototypeCounter_V_a_2 = getelementptr [259584 x i32]* %prototypeCounter_V, i64 0, i64 %sext_ln68_3" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 700 'getelementptr' 'prototypeCounter_V_a_2' <Predicate = true> <Delay = 0.00>

State 90 <SV = 63> <Delay = 3.25>
ST_90 : Operation 701 [2/2] (3.25ns)   --->   "%prototypeCounter_V_l = load i32* %prototypeCounter_V_a_1, align 4" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 701 'load' 'prototypeCounter_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 91 <SV = 64> <Delay = 3.25>
ST_91 : Operation 702 [1/2] (3.25ns)   --->   "%prototypeCounter_V_l = load i32* %prototypeCounter_V_a_1, align 4" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 702 'load' 'prototypeCounter_V_l' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 92 <SV = 65> <Delay = 5.80>
ST_92 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i1 %p_Result_s to i32" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 703 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 704 [1/1] (2.55ns)   --->   "%add_ln68_4 = add i32 %zext_ln68, %prototypeCounter_V_l" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 704 'add' 'add_ln68_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 705 [1/1] (3.25ns)   --->   "store i32 %add_ln68_4, i32* %prototypeCounter_V_a_1, align 4" [HLSC_datapacking_64_bs.cpp:289]   --->   Operation 705 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 93 <SV = 66> <Delay = 3.25>
ST_93 : Operation 706 [2/2] (3.25ns)   --->   "%prototypeCounter_V_l_1 = load i32* %prototypeCounter_V_a_2, align 4" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 706 'load' 'prototypeCounter_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 94 <SV = 67> <Delay = 5.80>
ST_94 : Operation 707 [1/2] (3.25ns)   --->   "%prototypeCounter_V_l_1 = load i32* %prototypeCounter_V_a_2, align 4" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 707 'load' 'prototypeCounter_V_l_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_94 : Operation 708 [1/1] (2.55ns)   --->   "%sub_ln68 = sub i32 %prototypeCounter_V_l_1, %zext_ln68" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 708 'sub' 'sub_ln68' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 68> <Delay = 3.25>
ST_95 : Operation 709 [1/1] (3.25ns)   --->   "store i32 %sub_ln68, i32* %prototypeCounter_V_a_2, align 4" [HLSC_datapacking_64_bs.cpp:290]   --->   Operation 709 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 96 <SV = 69> <Delay = 3.25>
ST_96 : Operation 710 [2/2] (3.25ns)   --->   "%prototypeCounter_V_l_2 = load i32* %prototypeCounter_V_a_1, align 4" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 710 'load' 'prototypeCounter_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 97 <SV = 70> <Delay = 8.28>
ST_97 : Operation 711 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str66) nounwind" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 711 'specloopname' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 712 [1/2] (3.25ns)   --->   "%prototypeCounter_V_l_2 = load i32* %prototypeCounter_V_a_1, align 4" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 712 'load' 'prototypeCounter_V_l_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_97 : Operation 713 [1/1] (0.00ns)   --->   "br i1 %empty_57, label %31, label %29" [HLSC_datapacking_64_bs.cpp:291]   --->   Operation 713 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 714 [1/1] (2.47ns)   --->   "%icmp_ln879 = icmp eq i32 %prototypeCounter_V_l_2, %select_ln1371_1" [HLSC_datapacking_64_bs.cpp:292]   --->   Operation 714 'icmp' 'icmp_ln879' <Predicate = (!empty_57)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 715 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %30, label %._crit_edge" [HLSC_datapacking_64_bs.cpp:292]   --->   Operation 715 'br' <Predicate = (!empty_57)> <Delay = 0.00>
ST_97 : Operation 716 [2/2] (3.25ns)   --->   "%p_Val2_1 = load i64* %prototype_V_addr_5, align 8" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 716 'load' 'p_Val2_1' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_97 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i32 %prototypeCounter_V_l_2 to i33" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 717 'sext' 'sext_ln215_2' <Predicate = (empty_57)> <Delay = 0.00>
ST_97 : Operation 718 [1/1] (2.55ns)   --->   "%ret_V_4 = sub i33 %sext_ln215_2, %sext_ln215_1" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 718 'sub' 'ret_V_4' <Predicate = (empty_57)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 719 [1/1] (2.48ns)   --->   "%icmp_ln887_23 = icmp sgt i33 %ret_V_4, 0" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 719 'icmp' 'icmp_ln887_23' <Predicate = (empty_57)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 71> <Delay = 6.50>
ST_98 : Operation 720 [1/2] (3.25ns)   --->   "%p_Val2_1 = load i64* %prototype_V_addr_5, align 8" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 720 'load' 'p_Val2_1' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_98 : Operation 721 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 %zext_ln887)" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 721 'bitselect' 'p_Result_3' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 722 [1/1] (0.00ns)   --->   "%p_Repl2_1 = zext i1 %p_Result_3 to i64" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 722 'zext' 'p_Repl2_1' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 723 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_1)" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 723 'bitset' 'tmp_29' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 724 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 724 'specbramwithbyteenable' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_30 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 725 'partselect' 'tmp_30' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln821_2 = zext i4 %tmp_30 to i8" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 726 'zext' 'zext_ln821_2' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 727 [1/1] (2.39ns)   --->   "%shl_ln821_1 = shl i8 -1, %zext_ln821_2" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 727 'shl' 'shl_ln821_1' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 728 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_5, i64 %tmp_29, i8 %shl_ln821_1)" [HLSC_datapacking_64_bs.cpp:293]   --->   Operation 728 'store' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_98 : Operation 729 [1/1] (0.00ns)   --->   "br label %._crit_edge" [HLSC_datapacking_64_bs.cpp:294]   --->   Operation 729 'br' <Predicate = (!empty_57 & icmp_ln879)> <Delay = 0.00>
ST_98 : Operation 730 [1/1] (0.00ns)   --->   "br label %32" [HLSC_datapacking_64_bs.cpp:295]   --->   Operation 730 'br' <Predicate = (!empty_57)> <Delay = 0.00>
ST_98 : Operation 731 [1/1] (0.00ns)   --->   "%p_Repl2_s = zext i1 %icmp_ln887_23 to i64" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 731 'zext' 'p_Repl2_s' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 732 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_s)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 732 'bitset' 'tmp_27' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 733 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 733 'specbramwithbyteenable' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_28 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 734 'partselect' 'tmp_28' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 735 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i4 %tmp_28 to i8" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 735 'zext' 'zext_ln821' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 736 [1/1] (2.39ns)   --->   "%shl_ln821 = shl i8 -1, %zext_ln821" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 736 'shl' 'shl_ln821' <Predicate = (empty_57)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 737 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_5, i64 %tmp_27, i8 %shl_ln821)" [HLSC_datapacking_64_bs.cpp:296]   --->   Operation 737 'store' <Predicate = (empty_57)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_98 : Operation 738 [1/1] (0.00ns)   --->   "br label %32"   --->   Operation 738 'br' <Predicate = (empty_57)> <Delay = 0.00>
ST_98 : Operation 739 [1/1] (0.00ns)   --->   "br i1 %trunc_ln68, label %33, label %35" [HLSC_datapacking_64_bs.cpp:298]   --->   Operation 739 'br' <Predicate = true> <Delay = 0.00>
ST_98 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i32 %sub_ln68 to i33" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 740 'sext' 'sext_ln215_3' <Predicate = (!trunc_ln68)> <Delay = 0.00>
ST_98 : Operation 741 [1/1] (2.55ns)   --->   "%ret_V_6 = sub i33 %sext_ln215_3, %sext_ln287" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 741 'sub' 'ret_V_6' <Predicate = (!trunc_ln68)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 742 [1/1] (2.48ns)   --->   "%icmp_ln887_26 = icmp sgt i33 %ret_V_6, 0" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 742 'icmp' 'icmp_ln887_26' <Predicate = (!trunc_ln68)> <Delay = 2.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 743 [1/1] (2.47ns)   --->   "%icmp_ln879_1 = icmp eq i32 %sub_ln68, %select_ln1371" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 743 'icmp' 'icmp_ln879_1' <Predicate = (trunc_ln68)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 744 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %34, label %._crit_edge10357" [HLSC_datapacking_64_bs.cpp:299]   --->   Operation 744 'br' <Predicate = (trunc_ln68)> <Delay = 0.00>

State 99 <SV = 72> <Delay = 5.65>
ST_99 : Operation 745 [1/1] (0.00ns)   --->   "%p_Repl2_2 = zext i1 %icmp_ln887_26 to i64" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 745 'zext' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_2)" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 746 'bitset' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 747 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 747 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 748 [1/1] (0.00ns)   --->   "%tmp_32 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 748 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln821_4 = zext i4 %tmp_32 to i8" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 749 'zext' 'zext_ln821_4' <Predicate = true> <Delay = 0.00>
ST_99 : Operation 750 [1/1] (2.39ns)   --->   "%shl_ln821_2 = shl i8 -1, %zext_ln821_4" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 750 'shl' 'shl_ln821_2' <Predicate = true> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 751 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_4, i64 %tmp_31, i8 %shl_ln821_2)" [HLSC_datapacking_64_bs.cpp:303]   --->   Operation 751 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_99 : Operation 752 [1/1] (0.00ns)   --->   "br label %36"   --->   Operation 752 'br' <Predicate = true> <Delay = 0.00>

State 100 <SV = 72> <Delay = 3.25>
ST_100 : Operation 753 [2/2] (3.25ns)   --->   "%p_Val2_2 = load i64* %prototype_V_addr_4, align 8" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 753 'load' 'p_Val2_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_100 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_PartSelect.i4.i7.i32.i32(i7 %bvh_d_index, i32 3, i32 6)" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 754 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>

State 101 <SV = 73> <Delay = 6.50>
ST_101 : Operation 755 [1/2] (3.25ns)   --->   "%p_Val2_2 = load i64* %prototype_V_addr_4, align 8" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 755 'load' 'p_Val2_2' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_101 : Operation 756 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_2, i32 %zext_ln887)" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 756 'bitselect' 'p_Result_4' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 757 [1/1] (0.00ns)   --->   "%p_Repl2_3 = zext i1 %p_Result_4 to i64" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 757 'zext' 'p_Repl2_3' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitSet.i64.i64.i32.i64(i64 0, i32 %zext_ln887, i64 %p_Repl2_3)" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 758 'bitset' 'tmp_33' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 759 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([4056 x i64]* %prototype_V)" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 759 'specbramwithbyteenable' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln821_6 = zext i4 %tmp_34 to i8" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 760 'zext' 'zext_ln821_6' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 761 [1/1] (2.39ns)   --->   "%shl_ln821_3 = shl i8 -1, %zext_ln821_6" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 761 'shl' 'shl_ln821_3' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 2.39> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.39> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_101 : Operation 762 [1/1] (3.25ns)   --->   "call void @_ssdm_op_Write.bram.i64(i64* %prototype_V_addr_4, i64 %tmp_33, i8 %shl_ln821_3)" [HLSC_datapacking_64_bs.cpp:300]   --->   Operation 762 'store' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_101 : Operation 763 [1/1] (0.00ns)   --->   "br label %._crit_edge10357" [HLSC_datapacking_64_bs.cpp:301]   --->   Operation 763 'br' <Predicate = (trunc_ln68 & icmp_ln879_1)> <Delay = 0.00>
ST_101 : Operation 764 [1/1] (0.00ns)   --->   "br label %36" [HLSC_datapacking_64_bs.cpp:302]   --->   Operation 764 'br' <Predicate = (trunc_ln68)> <Delay = 0.00>
ST_101 : Operation 765 [1/1] (0.00ns)   --->   "br label %27" [HLSC_datapacking_64_bs.cpp:288]   --->   Operation 765 'br' <Predicate = true> <Delay = 0.00>

State 102 <SV = 13> <Delay = 3.25>
ST_102 : Operation 766 [1/1] (0.00ns)   --->   "%p_05511_0_0 = phi i8 [ %add_ln700_17, %41 ], [ 0, %training_update_x45_begin ]" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 766 'phi' 'p_05511_0_0' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 767 [1/1] (1.55ns)   --->   "%icmp_ln887_13 = icmp eq i8 %p_05511_0_0, -100" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 767 'icmp' 'icmp_ln887_13' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 768 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 768 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 769 [1/1] (1.91ns)   --->   "%add_ln700_17 = add i8 %p_05511_0_0, 1" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 769 'add' 'add_ln700_17' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_102 : Operation 770 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_13, label %.preheader10293.0.preheader, label %41" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 770 'br' <Predicate = true> <Delay = 0.00>
ST_102 : Operation 771 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str68) nounwind" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 771 'specloopname' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_102 : Operation 772 [1/1] (0.00ns)   --->   "%zext_ln544_10 = zext i8 %p_05511_0_0 to i64" [HLSC_datapacking_64_bs.cpp:313]   --->   Operation 772 'zext' 'zext_ln544_10' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_102 : Operation 773 [1/1] (0.00ns)   --->   "%distance1_V_addr_73 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_10" [HLSC_datapacking_64_bs.cpp:313]   --->   Operation 773 'getelementptr' 'distance1_V_addr_73' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_102 : Operation 774 [1/1] (3.25ns)   --->   "store i64 0, i64* %distance1_V_addr_73, align 8" [HLSC_datapacking_64_bs.cpp:313]   --->   Operation 774 'store' <Predicate = (!icmp_ln887_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_102 : Operation 775 [1/1] (0.00ns)   --->   "br label %.preheader10297.0" [HLSC_datapacking_64_bs.cpp:312]   --->   Operation 775 'br' <Predicate = (!icmp_ln887_13)> <Delay = 0.00>
ST_102 : Operation 776 [1/1] (1.76ns)   --->   "br label %.preheader10293.0" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 776 'br' <Predicate = (icmp_ln887_13)> <Delay = 1.76>

State 103 <SV = 14> <Delay = 2.19>
ST_103 : Operation 777 [1/1] (0.00ns)   --->   "%p_05558_0_0 = phi i13 [ %add_ln700_21, %i15_end ], [ 0, %.preheader10293.0.preheader ]" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 777 'phi' 'p_05558_0_0' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 778 [1/1] (0.00ns)   --->   "%phi_mul25 = phi i20 [ %add_ln327, %i15_end ], [ 0, %.preheader10293.0.preheader ]" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 778 'phi' 'phi_mul25' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 779 [1/1] (2.19ns)   --->   "%add_ln327 = add i20 %phi_mul25, 156" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 779 'add' 'add_ln327' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 780 [1/1] (2.09ns)   --->   "%icmp_ln327 = icmp eq i13 %p_05558_0_0, -1954" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 780 'icmp' 'icmp_ln327' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 781 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6238, i64 6238, i64 6238)"   --->   Operation 781 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 782 [1/1] (1.67ns)   --->   "%add_ln700_21 = add i13 %p_05558_0_0, 1" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 782 'add' 'add_ln700_21' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 783 [1/1] (0.00ns)   --->   "br i1 %icmp_ln327, label %testing_update_x58_begin, label %i15_begin" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 783 'br' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 784 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str72) nounwind" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 784 'specloopname' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_103 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str72)" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 785 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln327)> <Delay = 0.00>
ST_103 : Operation 786 [1/1] (1.76ns)   --->   "br label %37" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 786 'br' <Predicate = (!icmp_ln327)> <Delay = 1.76>
ST_103 : Operation 787 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str67, i32 %tmp_5)" [HLSC_datapacking_64_bs.cpp:379]   --->   Operation 787 'specregionend' 'empty_62' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_103 : Operation 788 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str84)" [HLSC_datapacking_64_bs.cpp:381]   --->   Operation 788 'specregionbegin' 'tmp_12' <Predicate = (icmp_ln327)> <Delay = 0.00>
ST_103 : Operation 789 [1/1] (1.76ns)   --->   "br label %.preheader10282.0" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 789 'br' <Predicate = (icmp_ln327)> <Delay = 1.76>

State 104 <SV = 15> <Delay = 1.78>
ST_104 : Operation 790 [1/1] (0.00ns)   --->   "%p_05701_0_0 = phi i5 [ 0, %i15_begin ], [ %add_ln700_25, %i16_end ]" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 790 'phi' 'p_05701_0_0' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 791 [1/1] (0.00ns)   --->   "%phi_mul23 = phi i12 [ 0, %i15_begin ], [ %add_ln328, %i16_end ]" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 791 'phi' 'phi_mul23' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 792 [1/1] (1.54ns)   --->   "%add_ln328 = add i12 %phi_mul23, 156" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 792 'add' 'add_ln328' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 793 [1/1] (1.36ns)   --->   "%icmp_ln328 = icmp eq i5 %p_05701_0_0, -6" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 793 'icmp' 'icmp_ln328' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 794 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 794 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 795 [1/1] (1.78ns)   --->   "%add_ln700_25 = add i5 %p_05701_0_0, 1" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 795 'add' 'add_ln700_25' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 796 [1/1] (0.00ns)   --->   "br i1 %icmp_ln328, label %i15_end, label %i16_begin" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 796 'br' <Predicate = true> <Delay = 0.00>
ST_104 : Operation 797 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str73) nounwind" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 797 'specloopname' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_104 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str73)" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 798 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln328)> <Delay = 0.00>
ST_104 : Operation 799 [1/1] (1.76ns)   --->   "br label %39" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 799 'br' <Predicate = (!icmp_ln328)> <Delay = 1.76>
ST_104 : Operation 800 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str72, i32 %tmp_13)" [HLSC_datapacking_64_bs.cpp:370]   --->   Operation 800 'specregionend' 'empty_65' <Predicate = (icmp_ln328)> <Delay = 0.00>
ST_104 : Operation 801 [1/1] (0.00ns)   --->   "br label %.preheader10293.0" [HLSC_datapacking_64_bs.cpp:327]   --->   Operation 801 'br' <Predicate = (icmp_ln328)> <Delay = 0.00>

State 105 <SV = 16> <Delay = 5.44>
ST_105 : Operation 802 [1/1] (0.00ns)   --->   "%p_05687_0_0 = phi i8 [ 0, %i16_begin ], [ %add_ln700_22, %40 ]" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 802 'phi' 'p_05687_0_0' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 803 [1/1] (1.55ns)   --->   "%icmp_ln887_19 = icmp eq i8 %p_05687_0_0, -100" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 803 'icmp' 'icmp_ln887_19' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 804 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 804 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 805 [1/1] (1.91ns)   --->   "%add_ln700_22 = add i8 %p_05687_0_0, 1" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 805 'add' 'add_ln700_22' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 806 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_19, label %.preheader10292.0.preheader, label %40" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 806 'br' <Predicate = true> <Delay = 0.00>
ST_105 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln1357_13 = zext i8 %p_05687_0_0 to i20" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 807 'zext' 'zext_ln1357_13' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_105 : Operation 808 [1/1] (2.19ns)   --->   "%add_ln1357_6 = add i20 %phi_mul25, %zext_ln1357_13" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 808 'add' 'add_ln1357_6' <Predicate = (!icmp_ln887_19)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 809 [1/1] (0.00ns)   --->   "%zext_ln1357_14 = zext i20 %add_ln1357_6 to i64" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 809 'zext' 'zext_ln1357_14' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_105 : Operation 810 [1/1] (0.00ns)   --->   "%hcl_in_train_V_addr_3 = getelementptr [973128 x i64]* %hcl_in_train_V, i64 0, i64 %zext_ln1357_14" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 810 'getelementptr' 'hcl_in_train_V_addr_3' <Predicate = (!icmp_ln887_19)> <Delay = 0.00>
ST_105 : Operation 811 [4/4] (3.25ns)   --->   "%hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 811 'load' 'hcl_in_train_V_load_3' <Predicate = (!icmp_ln887_19)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_105 : Operation 812 [1/1] (1.76ns)   --->   "br label %.preheader10292.0" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 812 'br' <Predicate = (icmp_ln887_19)> <Delay = 1.76>

State 106 <SV = 17> <Delay = 3.25>
ST_106 : Operation 813 [3/4] (3.25ns)   --->   "%hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 813 'load' 'hcl_in_train_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 107 <SV = 18> <Delay = 4.80>
ST_107 : Operation 814 [1/1] (0.00ns)   --->   "%zext_ln1357_12 = zext i8 %p_05687_0_0 to i12" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 814 'zext' 'zext_ln1357_12' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 815 [1/1] (1.54ns)   --->   "%add_ln1357_7 = add i12 %phi_mul23, %zext_ln1357_12" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 815 'add' 'add_ln1357_7' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln1357_15 = zext i12 %add_ln1357_7 to i64" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 816 'zext' 'zext_ln1357_15' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 817 [1/1] (0.00ns)   --->   "%prototype_V_addr_6 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_15" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 817 'getelementptr' 'prototype_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 818 [2/4] (3.25ns)   --->   "%hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 818 'load' 'hcl_in_train_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_107 : Operation 819 [2/2] (3.25ns)   --->   "%prototype_V_load_3 = load i64* %prototype_V_addr_6, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 819 'load' 'prototype_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>

State 108 <SV = 19> <Delay = 7.49>
ST_108 : Operation 820 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str74) nounwind" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 820 'specloopname' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 821 [1/1] (0.00ns)   --->   "%zext_ln544_16 = zext i8 %p_05687_0_0 to i64" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 821 'zext' 'zext_ln544_16' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 822 [1/4] (3.25ns)   --->   "%hcl_in_train_V_load_3 = load i64* %hcl_in_train_V_addr_3, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 822 'load' 'hcl_in_train_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_108 : Operation 823 [1/2] (3.25ns)   --->   "%prototype_V_load_3 = load i64* %prototype_V_addr_6, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 823 'load' 'prototype_V_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_108 : Operation 824 [1/1] (0.99ns)   --->   "%xor_ln1357_3 = xor i64 %prototype_V_load_3, %hcl_in_train_V_load_3" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 824 'xor' 'xor_ln1357_3' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 825 [1/1] (0.00ns)   --->   "%distance1_V_addr_1_71 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_16" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 825 'getelementptr' 'distance1_V_addr_1_71' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 826 [1/1] (3.25ns)   --->   "store i64 %xor_ln1357_3, i64* %distance1_V_addr_1_71, align 8" [HLSC_datapacking_64_bs.cpp:331]   --->   Operation 826 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_108 : Operation 827 [1/1] (0.00ns)   --->   "br label %39" [HLSC_datapacking_64_bs.cpp:330]   --->   Operation 827 'br' <Predicate = true> <Delay = 0.00>

State 109 <SV = 17> <Delay = 3.25>
ST_109 : Operation 828 [1/1] (0.00ns)   --->   "%p_05649_0_0 = phi i8 [ %add_ln700_31, %.preheader10292.0.loopexit ], [ 0, %.preheader10292.0.preheader ]" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 828 'phi' 'p_05649_0_0' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 829 [1/1] (1.55ns)   --->   "%icmp_ln334 = icmp eq i8 %p_05649_0_0, -100" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 829 'icmp' 'icmp_ln334' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 830 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 830 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 831 [1/1] (1.91ns)   --->   "%add_ln700_31 = add i8 %p_05649_0_0, 1" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 831 'add' 'add_ln700_31' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 832 [1/1] (0.00ns)   --->   "br i1 %icmp_ln334, label %i16_end, label %.preheader10291.preheader.0" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 832 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 833 [1/1] (0.00ns)   --->   "%zext_ln544_18 = zext i8 %p_05649_0_0 to i64" [HLSC_datapacking_64_bs.cpp:341]   --->   Operation 833 'zext' 'zext_ln544_18' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_109 : Operation 834 [1/1] (0.00ns)   --->   "%distance1_V_addr_2_68 = getelementptr [156 x i64]* %distance1_V_19, i64 0, i64 %zext_ln544_18" [HLSC_datapacking_64_bs.cpp:341]   --->   Operation 834 'getelementptr' 'distance1_V_addr_2_68' <Predicate = (!icmp_ln334)> <Delay = 0.00>
ST_109 : Operation 835 [2/2] (3.25ns)   --->   "%distance1_V_load_69 = load i64* %distance1_V_addr_2_68, align 8" [HLSC_datapacking_64_bs.cpp:341]   --->   Operation 835 'load' 'distance1_V_load_69' <Predicate = (!icmp_ln334)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_109 : Operation 836 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str73, i32 %tmp_14)" [HLSC_datapacking_64_bs.cpp:357]   --->   Operation 836 'specregionend' 'empty_67' <Predicate = (icmp_ln334)> <Delay = 0.00>
ST_109 : Operation 837 [1/1] (0.00ns)   --->   "br label %37" [HLSC_datapacking_64_bs.cpp:328]   --->   Operation 837 'br' <Predicate = (icmp_ln334)> <Delay = 0.00>

State 110 <SV = 18> <Delay = 3.25>
ST_110 : Operation 838 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str75) nounwind" [HLSC_datapacking_64_bs.cpp:334]   --->   Operation 838 'specloopname' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 839 [1/2] (3.25ns)   --->   "%distance1_V_load_69 = load i64* %distance1_V_addr_2_68, align 8" [HLSC_datapacking_64_bs.cpp:341]   --->   Operation 839 'load' 'distance1_V_load_69' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_110 : Operation 840 [1/1] (1.76ns)   --->   "br label %.preheader10290.0" [HLSC_datapacking_64_bs.cpp:343]   --->   Operation 840 'br' <Predicate = true> <Delay = 1.76>

State 111 <SV = 19> <Delay = 4.51>
ST_111 : Operation 841 [1/1] (0.00ns)   --->   "%p_05837_6_0 = phi i64 [ %and_ln214_3, %38 ], [ %distance1_V_load_69, %.preheader10291.preheader.0 ]" [HLSC_datapacking_64_bs.cpp:345]   --->   Operation 841 'phi' 'p_05837_6_0' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 842 [1/1] (2.77ns)   --->   "%icmp_ln887_25 = icmp eq i64 %p_05837_6_0, 0" [HLSC_datapacking_64_bs.cpp:343]   --->   Operation 842 'icmp' 'icmp_ln887_25' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 843 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_25, label %.preheader10292.0.loopexit, label %38" [HLSC_datapacking_64_bs.cpp:343]   --->   Operation 843 'br' <Predicate = true> <Delay = 0.00>
ST_111 : Operation 844 [1/1] (3.52ns)   --->   "%add_ln214_3 = add i64 %p_05837_6_0, -1" [HLSC_datapacking_64_bs.cpp:345]   --->   Operation 844 'add' 'add_ln214_3' <Predicate = (!icmp_ln887_25)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 845 [1/1] (0.99ns)   --->   "%and_ln214_3 = and i64 %add_ln214_3, %p_05837_6_0" [HLSC_datapacking_64_bs.cpp:345]   --->   Operation 845 'and' 'and_ln214_3' <Predicate = (!icmp_ln887_25)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_111 : Operation 846 [1/1] (0.00ns)   --->   "br label %.preheader10290.0" [HLSC_datapacking_64_bs.cpp:346]   --->   Operation 846 'br' <Predicate = (!icmp_ln887_25)> <Delay = 0.00>
ST_111 : Operation 847 [1/1] (0.00ns)   --->   "br label %.preheader10292.0"   --->   Operation 847 'br' <Predicate = (icmp_ln887_25)> <Delay = 0.00>

State 112 <SV = 15> <Delay = 3.25>
ST_112 : Operation 848 [1/1] (0.00ns)   --->   "%p_06080_0_0 = phi i8 [ %add_ln700_20, %46 ], [ 0, %testing_update_x58_begin ]" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 848 'phi' 'p_06080_0_0' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 849 [1/1] (1.55ns)   --->   "%icmp_ln887_17 = icmp eq i8 %p_06080_0_0, -100" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 849 'icmp' 'icmp_ln887_17' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 850 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 850 'speclooptripcount' 'empty_85' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 851 [1/1] (1.91ns)   --->   "%add_ln700_20 = add i8 %p_06080_0_0, 1" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 851 'add' 'add_ln700_20' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_112 : Operation 852 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_17, label %.preheader10278.0.preheader, label %46" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 852 'br' <Predicate = true> <Delay = 0.00>
ST_112 : Operation 853 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str85) nounwind" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 853 'specloopname' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_112 : Operation 854 [1/1] (0.00ns)   --->   "%zext_ln544_14 = zext i8 %p_06080_0_0 to i64" [HLSC_datapacking_64_bs.cpp:384]   --->   Operation 854 'zext' 'zext_ln544_14' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_112 : Operation 855 [1/1] (0.00ns)   --->   "%distance1_V_addr_86 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_14" [HLSC_datapacking_64_bs.cpp:384]   --->   Operation 855 'getelementptr' 'distance1_V_addr_86' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_112 : Operation 856 [1/1] (3.25ns)   --->   "store i64 0, i64* %distance1_V_addr_86, align 8" [HLSC_datapacking_64_bs.cpp:384]   --->   Operation 856 'store' <Predicate = (!icmp_ln887_17)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_112 : Operation 857 [1/1] (0.00ns)   --->   "br label %.preheader10282.0" [HLSC_datapacking_64_bs.cpp:383]   --->   Operation 857 'br' <Predicate = (!icmp_ln887_17)> <Delay = 0.00>
ST_112 : Operation 858 [1/1] (1.76ns)   --->   "br label %.preheader10278.0" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 858 'br' <Predicate = (icmp_ln887_17)> <Delay = 1.76>

State 113 <SV = 16> <Delay = 2.13>
ST_113 : Operation 859 [1/1] (0.00ns)   --->   "%p_06126_0_0 = phi i11 [ %add_ln700_28, %i18_end ], [ 0, %.preheader10278.0.preheader ]" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 859 'phi' 'p_06126_0_0' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 860 [1/1] (0.00ns)   --->   "%phi_mul29 = phi i18 [ %add_ln398, %i18_end ], [ 0, %.preheader10278.0.preheader ]" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 860 'phi' 'phi_mul29' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 861 [1/1] (2.13ns)   --->   "%add_ln398 = add i18 %phi_mul29, 156" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 861 'add' 'add_ln398' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 862 [1/1] (1.88ns)   --->   "%icmp_ln398 = icmp eq i11 %p_06126_0_0, -489" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 862 'icmp' 'icmp_ln398' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 863 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1559, i64 1559, i64 1559)"   --->   Operation 863 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 864 [1/1] (1.63ns)   --->   "%add_ln700_28 = add i11 %p_06126_0_0, 1" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 864 'add' 'add_ln700_28' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 865 [1/1] (0.00ns)   --->   "br i1 %icmp_ln398, label %testing_update_x58_end, label %i18_begin" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 865 'br' <Predicate = true> <Delay = 0.00>
ST_113 : Operation 866 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str89) nounwind" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 866 'specloopname' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_113 : Operation 867 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str89)" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 867 'specregionbegin' 'tmp_15' <Predicate = (!icmp_ln398)> <Delay = 0.00>
ST_113 : Operation 868 [1/1] (1.76ns)   --->   "br label %42" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 868 'br' <Predicate = (!icmp_ln398)> <Delay = 1.76>
ST_113 : Operation 869 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str84, i32 %tmp_12)" [HLSC_datapacking_64_bs.cpp:450]   --->   Operation 869 'specregionend' 'empty_74' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_113 : Operation 870 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str51, i32 %tmp_3)" [HLSC_datapacking_64_bs.cpp:451]   --->   Operation 870 'specregionend' 'empty_75' <Predicate = (icmp_ln398)> <Delay = 0.00>
ST_113 : Operation 871 [1/1] (0.97ns)   --->   "%x35_V = xor i1 %p_02378_0, true" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 871 'xor' 'x35_V' <Predicate = (icmp_ln398)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_113 : Operation 872 [1/1] (0.00ns)   --->   "br label %.preheader10310" [HLSC_datapacking_64_bs.cpp:231]   --->   Operation 872 'br' <Predicate = (icmp_ln398)> <Delay = 0.00>

State 114 <SV = 17> <Delay = 1.78>
ST_114 : Operation 873 [1/1] (0.00ns)   --->   "%p_06190_0_0 = phi i5 [ 0, %i18_begin ], [ %add_ln700_32, %i19_end ]" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 873 'phi' 'p_06190_0_0' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 874 [1/1] (0.00ns)   --->   "%phi_mul27 = phi i12 [ 0, %i18_begin ], [ %add_ln399, %i19_end ]" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 874 'phi' 'phi_mul27' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 875 [1/1] (1.54ns)   --->   "%add_ln399 = add i12 %phi_mul27, 156" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 875 'add' 'add_ln399' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 876 [1/1] (1.36ns)   --->   "%icmp_ln399 = icmp eq i5 %p_06190_0_0, -6" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 876 'icmp' 'icmp_ln399' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 877 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26)"   --->   Operation 877 'speclooptripcount' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 878 [1/1] (1.78ns)   --->   "%add_ln700_32 = add i5 %p_06190_0_0, 1" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 878 'add' 'add_ln700_32' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_114 : Operation 879 [1/1] (0.00ns)   --->   "br i1 %icmp_ln399, label %i18_end, label %i19_begin" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 879 'br' <Predicate = true> <Delay = 0.00>
ST_114 : Operation 880 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str90) nounwind" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 880 'specloopname' <Predicate = (!icmp_ln399)> <Delay = 0.00>
ST_114 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_16 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str90)" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 881 'specregionbegin' 'tmp_16' <Predicate = (!icmp_ln399)> <Delay = 0.00>
ST_114 : Operation 882 [1/1] (1.76ns)   --->   "br label %44" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 882 'br' <Predicate = (!icmp_ln399)> <Delay = 1.76>
ST_114 : Operation 883 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str89, i32 %tmp_15)" [HLSC_datapacking_64_bs.cpp:441]   --->   Operation 883 'specregionend' 'empty_78' <Predicate = (icmp_ln399)> <Delay = 0.00>
ST_114 : Operation 884 [1/1] (0.00ns)   --->   "br label %.preheader10278.0" [HLSC_datapacking_64_bs.cpp:398]   --->   Operation 884 'br' <Predicate = (icmp_ln399)> <Delay = 0.00>

State 115 <SV = 18> <Delay = 5.39>
ST_115 : Operation 885 [1/1] (0.00ns)   --->   "%p_06255_0_0 = phi i8 [ 0, %i19_begin ], [ %add_ln700_30, %45 ]" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 885 'phi' 'p_06255_0_0' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 886 [1/1] (1.55ns)   --->   "%icmp_ln887_24 = icmp eq i8 %p_06255_0_0, -100" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 886 'icmp' 'icmp_ln887_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 887 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 887 'speclooptripcount' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 888 [1/1] (1.91ns)   --->   "%add_ln700_30 = add i8 %p_06255_0_0, 1" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 888 'add' 'add_ln700_30' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 889 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_24, label %.preheader10277.0.preheader, label %45" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 889 'br' <Predicate = true> <Delay = 0.00>
ST_115 : Operation 890 [1/1] (0.00ns)   --->   "%zext_ln1357_16 = zext i8 %p_06255_0_0 to i12" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 890 'zext' 'zext_ln1357_16' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 891 [1/1] (0.00ns)   --->   "%zext_ln1357_17 = zext i8 %p_06255_0_0 to i18" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 891 'zext' 'zext_ln1357_17' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 892 [1/1] (2.13ns)   --->   "%add_ln1357_8 = add i18 %phi_mul29, %zext_ln1357_17" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 892 'add' 'add_ln1357_8' <Predicate = (!icmp_ln887_24)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 893 [1/1] (0.00ns)   --->   "%zext_ln1357_18 = zext i18 %add_ln1357_8 to i64" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 893 'zext' 'zext_ln1357_18' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 894 [1/1] (0.00ns)   --->   "%hcl_in_test_V_addr_1 = getelementptr [243204 x i64]* %hcl_in_test_V, i64 0, i64 %zext_ln1357_18" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 894 'getelementptr' 'hcl_in_test_V_addr_1' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 895 [1/1] (1.54ns)   --->   "%add_ln1357_9 = add i12 %phi_mul27, %zext_ln1357_16" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 895 'add' 'add_ln1357_9' <Predicate = (!icmp_ln887_24)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_115 : Operation 896 [1/1] (0.00ns)   --->   "%zext_ln1357_19 = zext i12 %add_ln1357_9 to i64" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 896 'zext' 'zext_ln1357_19' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 897 [1/1] (0.00ns)   --->   "%prototype_V_addr_7 = getelementptr [4056 x i64]* %prototype_V, i64 0, i64 %zext_ln1357_19" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 897 'getelementptr' 'prototype_V_addr_7' <Predicate = (!icmp_ln887_24)> <Delay = 0.00>
ST_115 : Operation 898 [2/2] (3.25ns)   --->   "%hcl_in_test_V_load_1 = load i64* %hcl_in_test_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 898 'load' 'hcl_in_test_V_load_1' <Predicate = (!icmp_ln887_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_115 : Operation 899 [2/2] (3.25ns)   --->   "%prototype_V_load_5 = load i64* %prototype_V_addr_7, align 8" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 899 'load' 'prototype_V_load_5' <Predicate = (!icmp_ln887_24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_115 : Operation 900 [1/1] (1.76ns)   --->   "br label %.preheader10277.0" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 900 'br' <Predicate = (icmp_ln887_24)> <Delay = 1.76>

State 116 <SV = 19> <Delay = 7.49>
ST_116 : Operation 901 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str91) nounwind" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 901 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 902 [1/1] (0.00ns)   --->   "%zext_ln544_19 = zext i8 %p_06255_0_0 to i64" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 902 'zext' 'zext_ln544_19' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 903 [1/2] (3.25ns)   --->   "%hcl_in_test_V_load_1 = load i64* %hcl_in_test_V_addr_1, align 8" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 903 'load' 'hcl_in_test_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_116 : Operation 904 [1/2] (3.25ns)   --->   "%prototype_V_load_5 = load i64* %prototype_V_addr_7, align 8" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 904 'load' 'prototype_V_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_116 : Operation 905 [1/1] (0.99ns)   --->   "%xor_ln1357_4 = xor i64 %prototype_V_load_5, %hcl_in_test_V_load_1" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 905 'xor' 'xor_ln1357_4' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 906 [1/1] (0.00ns)   --->   "%distance1_V_addr_1_84 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_19" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 906 'getelementptr' 'distance1_V_addr_1_84' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 907 [1/1] (3.25ns)   --->   "store i64 %xor_ln1357_4, i64* %distance1_V_addr_1_84, align 8" [HLSC_datapacking_64_bs.cpp:402]   --->   Operation 907 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_116 : Operation 908 [1/1] (0.00ns)   --->   "br label %44" [HLSC_datapacking_64_bs.cpp:401]   --->   Operation 908 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 19> <Delay = 3.25>
ST_117 : Operation 909 [1/1] (0.00ns)   --->   "%p_06217_0_0 = phi i8 [ %add_ln700_34, %.preheader10277.0.loopexit ], [ 0, %.preheader10277.0.preheader ]" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 909 'phi' 'p_06217_0_0' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 910 [1/1] (1.55ns)   --->   "%icmp_ln405 = icmp eq i8 %p_06217_0_0, -100" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 910 'icmp' 'icmp_ln405' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 911 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 156, i64 156, i64 156)"   --->   Operation 911 'speclooptripcount' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 912 [1/1] (1.91ns)   --->   "%add_ln700_34 = add i8 %p_06217_0_0, 1" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 912 'add' 'add_ln700_34' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_117 : Operation 913 [1/1] (0.00ns)   --->   "br i1 %icmp_ln405, label %i19_end, label %.preheader10276.preheader.0" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 913 'br' <Predicate = true> <Delay = 0.00>
ST_117 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln544_20 = zext i8 %p_06217_0_0 to i64" [HLSC_datapacking_64_bs.cpp:412]   --->   Operation 914 'zext' 'zext_ln544_20' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_117 : Operation 915 [1/1] (0.00ns)   --->   "%distance1_V_addr_2_81 = getelementptr [156 x i64]* %distance1_V_20, i64 0, i64 %zext_ln544_20" [HLSC_datapacking_64_bs.cpp:412]   --->   Operation 915 'getelementptr' 'distance1_V_addr_2_81' <Predicate = (!icmp_ln405)> <Delay = 0.00>
ST_117 : Operation 916 [2/2] (3.25ns)   --->   "%distance1_V_load_82 = load i64* %distance1_V_addr_2_81, align 8" [HLSC_datapacking_64_bs.cpp:412]   --->   Operation 916 'load' 'distance1_V_load_82' <Predicate = (!icmp_ln405)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_117 : Operation 917 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str90, i32 %tmp_16)" [HLSC_datapacking_64_bs.cpp:428]   --->   Operation 917 'specregionend' 'empty_80' <Predicate = (icmp_ln405)> <Delay = 0.00>
ST_117 : Operation 918 [1/1] (0.00ns)   --->   "br label %42" [HLSC_datapacking_64_bs.cpp:399]   --->   Operation 918 'br' <Predicate = (icmp_ln405)> <Delay = 0.00>

State 118 <SV = 20> <Delay = 3.25>
ST_118 : Operation 919 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str92) nounwind" [HLSC_datapacking_64_bs.cpp:405]   --->   Operation 919 'specloopname' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 920 [1/2] (3.25ns)   --->   "%distance1_V_load_82 = load i64* %distance1_V_addr_2_81, align 8" [HLSC_datapacking_64_bs.cpp:412]   --->   Operation 920 'load' 'distance1_V_load_82' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 156> <RAM>
ST_118 : Operation 921 [1/1] (1.76ns)   --->   "br label %.preheader10275.0" [HLSC_datapacking_64_bs.cpp:414]   --->   Operation 921 'br' <Predicate = true> <Delay = 1.76>

State 119 <SV = 21> <Delay = 4.51>
ST_119 : Operation 922 [1/1] (0.00ns)   --->   "%p_06407_6_0 = phi i64 [ %and_ln214_4, %43 ], [ %distance1_V_load_82, %.preheader10276.preheader.0 ]" [HLSC_datapacking_64_bs.cpp:416]   --->   Operation 922 'phi' 'p_06407_6_0' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 923 [1/1] (2.77ns)   --->   "%icmp_ln887_27 = icmp eq i64 %p_06407_6_0, 0" [HLSC_datapacking_64_bs.cpp:414]   --->   Operation 923 'icmp' 'icmp_ln887_27' <Predicate = true> <Delay = 2.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 924 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_27, label %.preheader10277.0.loopexit, label %43" [HLSC_datapacking_64_bs.cpp:414]   --->   Operation 924 'br' <Predicate = true> <Delay = 0.00>
ST_119 : Operation 925 [1/1] (3.52ns)   --->   "%add_ln214_4 = add i64 %p_06407_6_0, -1" [HLSC_datapacking_64_bs.cpp:416]   --->   Operation 925 'add' 'add_ln214_4' <Predicate = (!icmp_ln887_27)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 926 [1/1] (0.99ns)   --->   "%and_ln214_4 = and i64 %add_ln214_4, %p_06407_6_0" [HLSC_datapacking_64_bs.cpp:416]   --->   Operation 926 'and' 'and_ln214_4' <Predicate = (!icmp_ln887_27)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 927 [1/1] (0.00ns)   --->   "br label %.preheader10275.0" [HLSC_datapacking_64_bs.cpp:417]   --->   Operation 927 'br' <Predicate = (!icmp_ln887_27)> <Delay = 0.00>
ST_119 : Operation 928 [1/1] (0.00ns)   --->   "br label %.preheader10277.0"   --->   Operation 928 'br' <Predicate = (icmp_ln887_27)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x1.V') with incoming values : ('x1.V', HLSC_datapacking_64_bs.cpp:18) [27]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('x1.V') with incoming values : ('x1.V', HLSC_datapacking_64_bs.cpp:18) [27]  (0 ns)
	'add' operation ('x1.V', HLSC_datapacking_64_bs.cpp:18) [32]  (1.78 ns)

 <State 3>: 4.8ns
The critical path consists of the following:
	'phi' operation ('y.V') with incoming values : ('y.V', HLSC_datapacking_64_bs.cpp:19) [39]  (0 ns)
	'add' operation ('add_ln321', HLSC_datapacking_64_bs.cpp:20) [47]  (1.55 ns)
	'getelementptr' operation ('prototype_V_addr', HLSC_datapacking_64_bs.cpp:20) [49]  (0 ns)
	'store' operation ('store_ln20', HLSC_datapacking_64_bs.cpp:20) of constant <constant:_ssdm_op_Write.bram.i64> on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [50]  (3.25 ns)

 <State 4>: 2.14ns
The critical path consists of the following:
	'phi' operation ('phi_mul9', HLSC_datapacking_64_bs.cpp:24) with incoming values : ('add_ln887_1', HLSC_datapacking_64_bs.cpp:24) [59]  (0 ns)
	'add' operation ('add_ln887_1', HLSC_datapacking_64_bs.cpp:24) [60]  (2.14 ns)

 <State 5>: 5.39ns
The critical path consists of the following:
	'phi' operation ('y1.V') with incoming values : ('y1.V', HLSC_datapacking_64_bs.cpp:25) [70]  (0 ns)
	'add' operation ('add_ln180', HLSC_datapacking_64_bs.cpp:26) [78]  (2.14 ns)
	'getelementptr' operation ('prototypeCounter_V_a', HLSC_datapacking_64_bs.cpp:26) [80]  (0 ns)
	'store' operation ('store_ln26', HLSC_datapacking_64_bs.cpp:26) of constant 0 on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [81]  (3.25 ns)

 <State 6>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_01382_0_0', HLSC_datapacking_64_bs.cpp:91) with incoming values : ('add_ln700', HLSC_datapacking_64_bs.cpp:91) [91]  (1.77 ns)

 <State 7>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_01382_0_0', HLSC_datapacking_64_bs.cpp:91) with incoming values : ('add_ln700', HLSC_datapacking_64_bs.cpp:91) [91]  (0 ns)
	'getelementptr' operation ('distance1_V_addr', HLSC_datapacking_64_bs.cpp:92) [99]  (0 ns)
	'store' operation ('store_ln92', HLSC_datapacking_64_bs.cpp:92) of constant 0 on array 'distance1.V', HLSC_datapacking_64_bs.cpp:90 [100]  (3.25 ns)

 <State 8>: 2.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul13', HLSC_datapacking_64_bs.cpp:106) with incoming values : ('add_ln106', HLSC_datapacking_64_bs.cpp:106) [106]  (0 ns)
	'add' operation ('add_ln106', HLSC_datapacking_64_bs.cpp:106) [107]  (2.2 ns)

 <State 9>: 1.78ns
The critical path consists of the following:
	'phi' operation ('p_01417_0_0', HLSC_datapacking_64_bs.cpp:107) with incoming values : ('add_ln700_9', HLSC_datapacking_64_bs.cpp:107) [117]  (0 ns)
	'add' operation ('add_ln700_9', HLSC_datapacking_64_bs.cpp:107) [122]  (1.78 ns)

 <State 10>: 5.45ns
The critical path consists of the following:
	'phi' operation ('p_01403_0_0', HLSC_datapacking_64_bs.cpp:109) with incoming values : ('add_ln700_7', HLSC_datapacking_64_bs.cpp:109) [129]  (0 ns)
	'add' operation ('add_ln1357', HLSC_datapacking_64_bs.cpp:110) [139]  (2.2 ns)
	'getelementptr' operation ('hcl_in_train_V_addr', HLSC_datapacking_64_bs.cpp:110) [141]  (0 ns)
	'load' operation ('hcl_in_train_V_load', HLSC_datapacking_64_bs.cpp:110) on array 'hcl_in_train_V' [145]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('hcl_in_train_V_load', HLSC_datapacking_64_bs.cpp:110) on array 'hcl_in_train_V' [145]  (3.25 ns)

 <State 12>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln1357_1', HLSC_datapacking_64_bs.cpp:110) [142]  (1.55 ns)
	'getelementptr' operation ('prototype_V_addr_1', HLSC_datapacking_64_bs.cpp:110) [144]  (0 ns)
	'load' operation ('prototype_V_load', HLSC_datapacking_64_bs.cpp:110) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [146]  (3.25 ns)

 <State 13>: 7.5ns
The critical path consists of the following:
	'load' operation ('hcl_in_train_V_load', HLSC_datapacking_64_bs.cpp:110) on array 'hcl_in_train_V' [145]  (3.25 ns)
	'xor' operation ('xor_ln1357', HLSC_datapacking_64_bs.cpp:110) [147]  (0.99 ns)
	'store' operation ('store_ln110', HLSC_datapacking_64_bs.cpp:110) of variable 'xor_ln1357', HLSC_datapacking_64_bs.cpp:110 on array 'distance1.V', HLSC_datapacking_64_bs.cpp:90 [149]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_01518_0_0', HLSC_datapacking_64_bs.cpp:113) with incoming values : ('add_ln700_12', HLSC_datapacking_64_bs.cpp:113) [154]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_2', HLSC_datapacking_64_bs.cpp:120) [162]  (0 ns)
	'load' operation ('distance1_V_load', HLSC_datapacking_64_bs.cpp:120) on array 'distance1.V', HLSC_datapacking_64_bs.cpp:90 [163]  (3.25 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'load' operation ('distance1_V_load', HLSC_datapacking_64_bs.cpp:120) on array 'distance1.V', HLSC_datapacking_64_bs.cpp:90 [163]  (3.25 ns)

 <State 16>: 4.51ns
The critical path consists of the following:
	'phi' operation ('p_01639_5_0', HLSC_datapacking_64_bs.cpp:124) with incoming values : ('distance1_V_load', HLSC_datapacking_64_bs.cpp:120) ('and_ln214', HLSC_datapacking_64_bs.cpp:124) [166]  (0 ns)
	'add' operation ('add_ln214', HLSC_datapacking_64_bs.cpp:124) [170]  (3.52 ns)
	'and' operation ('and_ln214', HLSC_datapacking_64_bs.cpp:124) [171]  (0.99 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_01949_0_0', HLSC_datapacking_64_bs.cpp:162) with incoming values : ('add_ln700_5', HLSC_datapacking_64_bs.cpp:162) [186]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_46', HLSC_datapacking_64_bs.cpp:163) [194]  (0 ns)
	'store' operation ('store_ln163', HLSC_datapacking_64_bs.cpp:163) of constant 0 on array 'distance1_.V', HLSC_datapacking_64_bs.cpp:161 [195]  (3.25 ns)

 <State 18>: 2.14ns
The critical path consists of the following:
	'phi' operation ('phi_mul17', HLSC_datapacking_64_bs.cpp:177) with incoming values : ('add_ln177', HLSC_datapacking_64_bs.cpp:177) [201]  (0 ns)
	'add' operation ('add_ln177', HLSC_datapacking_64_bs.cpp:177) [202]  (2.14 ns)

 <State 19>: 1.78ns
The critical path consists of the following:
	'phi' operation ('p_01984_0_0', HLSC_datapacking_64_bs.cpp:178) with incoming values : ('add_ln700_10', HLSC_datapacking_64_bs.cpp:178) [212]  (0 ns)
	'add' operation ('add_ln700_10', HLSC_datapacking_64_bs.cpp:178) [217]  (1.78 ns)

 <State 20>: 5.39ns
The critical path consists of the following:
	'phi' operation ('p_01970_0_0', HLSC_datapacking_64_bs.cpp:180) with incoming values : ('add_ln700_11', HLSC_datapacking_64_bs.cpp:180) [224]  (0 ns)
	'add' operation ('add_ln1357_2', HLSC_datapacking_64_bs.cpp:181) [234]  (2.14 ns)
	'getelementptr' operation ('hcl_in_test_V_addr', HLSC_datapacking_64_bs.cpp:181) [236]  (0 ns)
	'load' operation ('hcl_in_test_V_load', HLSC_datapacking_64_bs.cpp:181) on array 'hcl_in_test_V' [240]  (3.25 ns)

 <State 21>: 7.5ns
The critical path consists of the following:
	'load' operation ('hcl_in_test_V_load', HLSC_datapacking_64_bs.cpp:181) on array 'hcl_in_test_V' [240]  (3.25 ns)
	'xor' operation ('xor_ln1357_1', HLSC_datapacking_64_bs.cpp:181) [242]  (0.99 ns)
	'store' operation ('store_ln181', HLSC_datapacking_64_bs.cpp:181) of variable 'xor_ln1357_1', HLSC_datapacking_64_bs.cpp:181 on array 'distance1_.V', HLSC_datapacking_64_bs.cpp:161 [244]  (3.25 ns)

 <State 22>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_02086_0_0', HLSC_datapacking_64_bs.cpp:184) with incoming values : ('add_ln700_15', HLSC_datapacking_64_bs.cpp:184) [249]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_2_41', HLSC_datapacking_64_bs.cpp:191) [257]  (0 ns)
	'load' operation ('distance1_V_load_42', HLSC_datapacking_64_bs.cpp:191) on array 'distance1_.V', HLSC_datapacking_64_bs.cpp:161 [258]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('distance1_V_load_42', HLSC_datapacking_64_bs.cpp:191) on array 'distance1_.V', HLSC_datapacking_64_bs.cpp:161 [258]  (3.25 ns)

 <State 24>: 4.51ns
The critical path consists of the following:
	'phi' operation ('p_02115_5_0', HLSC_datapacking_64_bs.cpp:195) with incoming values : ('distance1_V_load_42', HLSC_datapacking_64_bs.cpp:191) ('and_ln214_1', HLSC_datapacking_64_bs.cpp:195) [261]  (0 ns)
	'add' operation ('add_ln214_1', HLSC_datapacking_64_bs.cpp:195) [265]  (3.52 ns)
	'and' operation ('and_ln214_1', HLSC_datapacking_64_bs.cpp:195) [266]  (0.99 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('x36.V') with incoming values : ('x36.V', HLSC_datapacking_64_bs.cpp:233) [289]  (1.77 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x36.V') with incoming values : ('x36.V', HLSC_datapacking_64_bs.cpp:233) [289]  (0 ns)
	'getelementptr' operation ('distance_V_addr', HLSC_datapacking_64_bs.cpp:234) [297]  (0 ns)
	'store' operation ('store_ln234', HLSC_datapacking_64_bs.cpp:234) of constant 0 on array 'distance.V', HLSC_datapacking_64_bs.cpp:232 [298]  (3.25 ns)

 <State 27>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x37.V') with incoming values : ('x37.V', HLSC_datapacking_64_bs.cpp:237) [303]  (0 ns)
	'getelementptr' operation ('pre_dist_V_addr', HLSC_datapacking_64_bs.cpp:238) [311]  (0 ns)
	'store' operation ('store_ln238', HLSC_datapacking_64_bs.cpp:238) of constant 0 on array 'pre_dist.V', HLSC_datapacking_64_bs.cpp:236 [312]  (3.25 ns)

 <State 28>: 2.32ns
The critical path consists of the following:
	'phi' operation ('x38.V') with incoming values : ('x38.V', HLSC_datapacking_64_bs.cpp:241) [317]  (0 ns)
	'getelementptr' operation ('hamming_dist_V_addr', HLSC_datapacking_64_bs.cpp:242) [325]  (0 ns)
	'store' operation ('store_ln242', HLSC_datapacking_64_bs.cpp:242) of constant 0 on array 'hamming_dist.V', HLSC_datapacking_64_bs.cpp:240 [326]  (2.32 ns)

 <State 29>: 2.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul21', HLSC_datapacking_64_bs.cpp:244) with incoming values : ('add_ln244', HLSC_datapacking_64_bs.cpp:244) [332]  (0 ns)
	'add' operation ('add_ln244', HLSC_datapacking_64_bs.cpp:244) [333]  (2.2 ns)

 <State 30>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i11.V') with incoming values : ('i11.V', HLSC_datapacking_64_bs.cpp:245) [344]  (0 ns)
	'add' operation ('i11.V', HLSC_datapacking_64_bs.cpp:245) [349]  (1.78 ns)

 <State 31>: 5.45ns
The critical path consists of the following:
	'phi' operation ('x39.V') with incoming values : ('x39.V', HLSC_datapacking_64_bs.cpp:247) [357]  (0 ns)
	'add' operation ('add_ln1357_4', HLSC_datapacking_64_bs.cpp:248) [367]  (2.2 ns)
	'getelementptr' operation ('hcl_in_train_V_addr_1', HLSC_datapacking_64_bs.cpp:248) [369]  (0 ns)
	'load' operation ('lhs.V', HLSC_datapacking_64_bs.cpp:248) on array 'hcl_in_train_V' [373]  (3.25 ns)

 <State 32>: 3.25ns
The critical path consists of the following:
	'load' operation ('lhs.V', HLSC_datapacking_64_bs.cpp:248) on array 'hcl_in_train_V' [373]  (3.25 ns)

 <State 33>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln1357_5', HLSC_datapacking_64_bs.cpp:248) [370]  (1.55 ns)
	'getelementptr' operation ('prototype_V_addr_3', HLSC_datapacking_64_bs.cpp:248) [372]  (0 ns)
	'load' operation ('rhs.V', HLSC_datapacking_64_bs.cpp:248) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [374]  (3.25 ns)

 <State 34>: 7.5ns
The critical path consists of the following:
	'load' operation ('lhs.V', HLSC_datapacking_64_bs.cpp:248) on array 'hcl_in_train_V' [373]  (3.25 ns)
	'xor' operation ('ret.V', HLSC_datapacking_64_bs.cpp:248) [375]  (0.99 ns)
	'store' operation ('store_ln248', HLSC_datapacking_64_bs.cpp:248) of variable 'ret.V', HLSC_datapacking_64_bs.cpp:248 on array 'distance.V', HLSC_datapacking_64_bs.cpp:232 [377]  (3.25 ns)

 <State 35>: 3.25ns
The critical path consists of the following:
	'phi' operation ('x40.V') with incoming values : ('x40.V', HLSC_datapacking_64_bs.cpp:251) [382]  (0 ns)
	'getelementptr' operation ('distance_V_addr_2', HLSC_datapacking_64_bs.cpp:258) [390]  (0 ns)
	'load' operation ('numb__.V', HLSC_datapacking_64_bs.cpp:258) on array 'distance.V', HLSC_datapacking_64_bs.cpp:232 [391]  (3.25 ns)

 <State 36>: 3.25ns
The critical path consists of the following:
	'load' operation ('numb__.V', HLSC_datapacking_64_bs.cpp:258) on array 'distance.V', HLSC_datapacking_64_bs.cpp:232 [391]  (3.25 ns)

 <State 37>: 4.51ns
The critical path consists of the following:
	'phi' operation ('numb__.V') with incoming values : ('numb__.V', HLSC_datapacking_64_bs.cpp:258) ('numb__.V', HLSC_datapacking_64_bs.cpp:262) [395]  (0 ns)
	'add' operation ('add_ln214_2', HLSC_datapacking_64_bs.cpp:262) [400]  (3.52 ns)
	'and' operation ('numb__.V', HLSC_datapacking_64_bs.cpp:262) [401]  (0.99 ns)

 <State 38>: 3.25ns
The critical path consists of the following:
	'phi' operation ('m.V') with incoming values : ('m.V', HLSC_datapacking_64_bs.cpp:270) [411]  (0 ns)
	'getelementptr' operation ('pre_dist_V_addr_1', HLSC_datapacking_64_bs.cpp:271) [419]  (0 ns)
	'load' operation ('pre_dist_V_load', HLSC_datapacking_64_bs.cpp:271) on array 'pre_dist.V', HLSC_datapacking_64_bs.cpp:236 [420]  (3.25 ns)

 <State 39>: 5.81ns
The critical path consists of the following:
	'load' operation ('pre_dist_V_load', HLSC_datapacking_64_bs.cpp:271) on array 'pre_dist.V', HLSC_datapacking_64_bs.cpp:236 [420]  (3.25 ns)
	'add' operation ('sum___.V', HLSC_datapacking_64_bs.cpp:271) [421]  (2.55 ns)

 <State 40>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('hcl_trainLabels_V_ad', HLSC_datapacking_64_bs.cpp:284) [450]  (0 ns)
	'load' operation ('hcl_trainLabels_V_lo', HLSC_datapacking_64_bs.cpp:284) on array 'hcl_trainLabels_V' [451]  (3.25 ns)

 <State 41>: 5.49ns
The critical path consists of the following:
	'load' operation ('hamming_dist_V_load', HLSC_datapacking_64_bs.cpp:280) on array 'hamming_dist.V', HLSC_datapacking_64_bs.cpp:240 [442]  (2.32 ns)
	'icmp' operation ('icmp_ln887_16', HLSC_datapacking_64_bs.cpp:280) [446]  (2.47 ns)
	'select' operation ('select_ln280', HLSC_datapacking_64_bs.cpp:280) [447]  (0.698 ns)

 <State 42>: 5.73ns
The critical path consists of the following:
	'load' operation ('hcl_trainLabels_V_lo', HLSC_datapacking_64_bs.cpp:284) on array 'hcl_trainLabels_V' [451]  (3.25 ns)
	'icmp' operation ('icmp_ln883', HLSC_datapacking_64_bs.cpp:284) [452]  (2.47 ns)

 <State 43>: 7.2ns
The critical path consists of the following:
	'load' operation ('compute1_V_load', HLSC_datapacking_64_bs.cpp:285) on array 'compute1.V', HLSC_datapacking_64_bs.cpp:31 [459]  (2.32 ns)
	'add' operation ('add_ln68', HLSC_datapacking_64_bs.cpp:285) [460]  (2.55 ns)
	'store' operation ('store_ln285', HLSC_datapacking_64_bs.cpp:285) of variable 'add_ln68', HLSC_datapacking_64_bs.cpp:285 on array 'compute1.V', HLSC_datapacking_64_bs.cpp:31 [461]  (2.32 ns)

 <State 44>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('compute1_V_addr_1', HLSC_datapacking_64_bs.cpp:286) [465]  (0 ns)
	'load' operation ('compute1_V_load_1', HLSC_datapacking_64_bs.cpp:286) on array 'compute1.V', HLSC_datapacking_64_bs.cpp:31 [466]  (2.32 ns)

 <State 45>: 8.09ns
The critical path consists of the following:
	'load' operation ('compute1_V_load_1', HLSC_datapacking_64_bs.cpp:286) on array 'compute1.V', HLSC_datapacking_64_bs.cpp:31 [466]  (2.32 ns)
	'sub' operation ('sub_ln1371', HLSC_datapacking_64_bs.cpp:299) [474]  (2.55 ns)
	'sub' operation ('sub_ln1371_1', HLSC_datapacking_64_bs.cpp:299) [477]  (2.52 ns)
	'select' operation ('select_ln1371', HLSC_datapacking_64_bs.cpp:299) [480]  (0.698 ns)

 <State 46>: 2.32ns
The critical path consists of the following:
	'load' operation ('compute1_V_load_2', HLSC_datapacking_64_bs.cpp:291) on array 'compute1.V', HLSC_datapacking_64_bs.cpp:31 [485]  (2.32 ns)

 <State 47>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln68', HLSC_datapacking_64_bs.cpp:290) [471]  (8.51 ns)

 <State 48>: 5.45ns
The critical path consists of the following:
	'phi' operation ('i13.V') with incoming values : ('i13.V', HLSC_datapacking_64_bs.cpp:287) [498]  (0 ns)
	'add' operation ('add_ln791', HLSC_datapacking_64_bs.cpp:289) [509]  (2.2 ns)
	'getelementptr' operation ('hcl_in_train_V_addr_2', HLSC_datapacking_64_bs.cpp:289) [511]  (0 ns)
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:289) on array 'hcl_in_train_V' [518]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:289) on array 'hcl_in_train_V' [518]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:289) on array 'hcl_in_train_V' [518]  (3.25 ns)

 <State 51>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:289) on array 'hcl_in_train_V' [518]  (3.25 ns)

 <State 52>: 8.6ns
The critical path consists of the following:
	'phi' operation ('i14.V') with incoming values : ('i14.V', HLSC_datapacking_64_bs.cpp:288) [521]  (0 ns)
	'add' operation ('ret.V', HLSC_datapacking_64_bs.cpp:289) [530]  (1.81 ns)
	'add' operation ('ret.V', HLSC_datapacking_64_bs.cpp:289) [532]  (2.59 ns)
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 53>: 8.48ns
The critical path consists of the following:
	'mul' operation ('mul_ln1371', HLSC_datapacking_64_bs.cpp:289) [536]  (8.48 ns)

 <State 54>: 6.53ns
The critical path consists of the following:
	'sub' operation ('sub_ln1371_4', HLSC_datapacking_64_bs.cpp:289) [537]  (3.63 ns)
	'select' operation ('select_ln1371_2', HLSC_datapacking_64_bs.cpp:289) [541]  (0 ns)
	'sub' operation ('sub_ln68_1', HLSC_datapacking_64_bs.cpp:289) [542]  (2.17 ns)
	'select' operation ('select_ln1371_3', HLSC_datapacking_64_bs.cpp:289) [544]  (0.732 ns)

 <State 55>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 56>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 57>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 58>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 59>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 60>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 61>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 62>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 63>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 64>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 65>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 66>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 67>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 68>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 69>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 70>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 71>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 72>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 73>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 74>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 75>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 76>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 77>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 78>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 79>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 80>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 81>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 82>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 83>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 84>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 85>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 86>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 87>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 88>: 4.19ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)

 <State 89>: 7.21ns
The critical path consists of the following:
	'srem' operation ('srem_ln1372', HLSC_datapacking_64_bs.cpp:289) [533]  (4.19 ns)
	'add' operation of DSP[546] ('add_ln68_5', HLSC_datapacking_64_bs.cpp:289) [546]  (3.02 ns)

 <State 90>: 3.25ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l', HLSC_datapacking_64_bs.cpp:289) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [549]  (3.25 ns)

 <State 91>: 3.25ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l', HLSC_datapacking_64_bs.cpp:289) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [549]  (3.25 ns)

 <State 92>: 5.81ns
The critical path consists of the following:
	'add' operation ('add_ln68_4', HLSC_datapacking_64_bs.cpp:289) [552]  (2.55 ns)
	'store' operation ('store_ln289', HLSC_datapacking_64_bs.cpp:289) of variable 'add_ln68_4', HLSC_datapacking_64_bs.cpp:289 on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [553]  (3.25 ns)

 <State 93>: 3.25ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l_1', HLSC_datapacking_64_bs.cpp:290) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [571]  (3.25 ns)

 <State 94>: 5.81ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l_1', HLSC_datapacking_64_bs.cpp:290) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [571]  (3.25 ns)
	'sub' operation ('sub_ln68', HLSC_datapacking_64_bs.cpp:290) [572]  (2.55 ns)

 <State 95>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln290', HLSC_datapacking_64_bs.cpp:290) of variable 'sub_ln68', HLSC_datapacking_64_bs.cpp:290 on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [573]  (3.25 ns)

 <State 96>: 3.25ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l_2', HLSC_datapacking_64_bs.cpp:296) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [574]  (3.25 ns)

 <State 97>: 8.29ns
The critical path consists of the following:
	'load' operation ('prototypeCounter_V_l_2', HLSC_datapacking_64_bs.cpp:296) on array 'prototypeCounter.V', HLSC_datapacking_64_bs.cpp:23 [574]  (3.25 ns)
	'sub' operation ('ret.V', HLSC_datapacking_64_bs.cpp:296) [594]  (2.55 ns)
	'icmp' operation ('icmp_ln887_23', HLSC_datapacking_64_bs.cpp:296) [595]  (2.48 ns)

 <State 98>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:293) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [580]  (3.25 ns)
	'store' operation ('store_ln293', HLSC_datapacking_64_bs.cpp:293) of constant <constant:_ssdm_op_Write.bram.i64> on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [588]  (3.25 ns)

 <State 99>: 5.65ns
The critical path consists of the following:
	'shl' operation ('shl_ln821_2', HLSC_datapacking_64_bs.cpp:303) [615]  (2.4 ns)
	'store' operation ('store_ln303', HLSC_datapacking_64_bs.cpp:303) of constant <constant:_ssdm_op_Write.bram.i64> on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [616]  (3.25 ns)

 <State 100>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:300) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [622]  (3.25 ns)

 <State 101>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', HLSC_datapacking_64_bs.cpp:300) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [622]  (3.25 ns)
	'store' operation ('store_ln300', HLSC_datapacking_64_bs.cpp:300) of constant <constant:_ssdm_op_Write.bram.i64> on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [630]  (3.25 ns)

 <State 102>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_05511_0_0', HLSC_datapacking_64_bs.cpp:312) with incoming values : ('add_ln700_17', HLSC_datapacking_64_bs.cpp:312) [648]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_73', HLSC_datapacking_64_bs.cpp:313) [656]  (0 ns)
	'store' operation ('store_ln313', HLSC_datapacking_64_bs.cpp:313) of constant 0 on array 'distance1__.V', HLSC_datapacking_64_bs.cpp:311 [657]  (3.25 ns)

 <State 103>: 2.2ns
The critical path consists of the following:
	'phi' operation ('phi_mul25', HLSC_datapacking_64_bs.cpp:327) with incoming values : ('add_ln327', HLSC_datapacking_64_bs.cpp:327) [663]  (0 ns)
	'add' operation ('add_ln327', HLSC_datapacking_64_bs.cpp:327) [664]  (2.2 ns)

 <State 104>: 1.78ns
The critical path consists of the following:
	'phi' operation ('p_05701_0_0', HLSC_datapacking_64_bs.cpp:328) with incoming values : ('add_ln700_25', HLSC_datapacking_64_bs.cpp:328) [674]  (0 ns)
	'add' operation ('add_ln700_25', HLSC_datapacking_64_bs.cpp:328) [679]  (1.78 ns)

 <State 105>: 5.45ns
The critical path consists of the following:
	'phi' operation ('p_05687_0_0', HLSC_datapacking_64_bs.cpp:330) with incoming values : ('add_ln700_22', HLSC_datapacking_64_bs.cpp:330) [686]  (0 ns)
	'add' operation ('add_ln1357_6', HLSC_datapacking_64_bs.cpp:331) [696]  (2.2 ns)
	'getelementptr' operation ('hcl_in_train_V_addr_3', HLSC_datapacking_64_bs.cpp:331) [698]  (0 ns)
	'load' operation ('hcl_in_train_V_load_3', HLSC_datapacking_64_bs.cpp:331) on array 'hcl_in_train_V' [702]  (3.25 ns)

 <State 106>: 3.25ns
The critical path consists of the following:
	'load' operation ('hcl_in_train_V_load_3', HLSC_datapacking_64_bs.cpp:331) on array 'hcl_in_train_V' [702]  (3.25 ns)

 <State 107>: 4.8ns
The critical path consists of the following:
	'add' operation ('add_ln1357_7', HLSC_datapacking_64_bs.cpp:331) [699]  (1.55 ns)
	'getelementptr' operation ('prototype_V_addr_6', HLSC_datapacking_64_bs.cpp:331) [701]  (0 ns)
	'load' operation ('prototype_V_load_3', HLSC_datapacking_64_bs.cpp:331) on array 'prototype.V', HLSC_datapacking_64_bs.cpp:17 [703]  (3.25 ns)

 <State 108>: 7.5ns
The critical path consists of the following:
	'load' operation ('hcl_in_train_V_load_3', HLSC_datapacking_64_bs.cpp:331) on array 'hcl_in_train_V' [702]  (3.25 ns)
	'xor' operation ('xor_ln1357_3', HLSC_datapacking_64_bs.cpp:331) [704]  (0.99 ns)
	'store' operation ('store_ln331', HLSC_datapacking_64_bs.cpp:331) of variable 'xor_ln1357_3', HLSC_datapacking_64_bs.cpp:331 on array 'distance1__.V', HLSC_datapacking_64_bs.cpp:311 [706]  (3.25 ns)

 <State 109>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_05649_0_0', HLSC_datapacking_64_bs.cpp:334) with incoming values : ('add_ln700_31', HLSC_datapacking_64_bs.cpp:334) [711]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_2_68', HLSC_datapacking_64_bs.cpp:341) [719]  (0 ns)
	'load' operation ('distance1_V_load_69', HLSC_datapacking_64_bs.cpp:341) on array 'distance1__.V', HLSC_datapacking_64_bs.cpp:311 [720]  (3.25 ns)

 <State 110>: 3.25ns
The critical path consists of the following:
	'load' operation ('distance1_V_load_69', HLSC_datapacking_64_bs.cpp:341) on array 'distance1__.V', HLSC_datapacking_64_bs.cpp:311 [720]  (3.25 ns)

 <State 111>: 4.51ns
The critical path consists of the following:
	'phi' operation ('p_05837_6_0', HLSC_datapacking_64_bs.cpp:345) with incoming values : ('distance1_V_load_69', HLSC_datapacking_64_bs.cpp:341) ('and_ln214_3', HLSC_datapacking_64_bs.cpp:345) [723]  (0 ns)
	'add' operation ('add_ln214_3', HLSC_datapacking_64_bs.cpp:345) [727]  (3.52 ns)
	'and' operation ('and_ln214_3', HLSC_datapacking_64_bs.cpp:345) [728]  (0.99 ns)

 <State 112>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_06080_0_0', HLSC_datapacking_64_bs.cpp:383) with incoming values : ('add_ln700_20', HLSC_datapacking_64_bs.cpp:383) [743]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_86', HLSC_datapacking_64_bs.cpp:384) [751]  (0 ns)
	'store' operation ('store_ln384', HLSC_datapacking_64_bs.cpp:384) of constant 0 on array 'distance1___.V', HLSC_datapacking_64_bs.cpp:382 [752]  (3.25 ns)

 <State 113>: 2.14ns
The critical path consists of the following:
	'phi' operation ('phi_mul29', HLSC_datapacking_64_bs.cpp:398) with incoming values : ('add_ln398', HLSC_datapacking_64_bs.cpp:398) [758]  (0 ns)
	'add' operation ('add_ln398', HLSC_datapacking_64_bs.cpp:398) [759]  (2.14 ns)

 <State 114>: 1.78ns
The critical path consists of the following:
	'phi' operation ('p_06190_0_0', HLSC_datapacking_64_bs.cpp:399) with incoming values : ('add_ln700_32', HLSC_datapacking_64_bs.cpp:399) [769]  (0 ns)
	'add' operation ('add_ln700_32', HLSC_datapacking_64_bs.cpp:399) [774]  (1.78 ns)

 <State 115>: 5.39ns
The critical path consists of the following:
	'phi' operation ('p_06255_0_0', HLSC_datapacking_64_bs.cpp:401) with incoming values : ('add_ln700_30', HLSC_datapacking_64_bs.cpp:401) [781]  (0 ns)
	'add' operation ('add_ln1357_8', HLSC_datapacking_64_bs.cpp:402) [791]  (2.14 ns)
	'getelementptr' operation ('hcl_in_test_V_addr_1', HLSC_datapacking_64_bs.cpp:402) [793]  (0 ns)
	'load' operation ('hcl_in_test_V_load_1', HLSC_datapacking_64_bs.cpp:402) on array 'hcl_in_test_V' [797]  (3.25 ns)

 <State 116>: 7.5ns
The critical path consists of the following:
	'load' operation ('hcl_in_test_V_load_1', HLSC_datapacking_64_bs.cpp:402) on array 'hcl_in_test_V' [797]  (3.25 ns)
	'xor' operation ('xor_ln1357_4', HLSC_datapacking_64_bs.cpp:402) [799]  (0.99 ns)
	'store' operation ('store_ln402', HLSC_datapacking_64_bs.cpp:402) of variable 'xor_ln1357_4', HLSC_datapacking_64_bs.cpp:402 on array 'distance1___.V', HLSC_datapacking_64_bs.cpp:382 [801]  (3.25 ns)

 <State 117>: 3.25ns
The critical path consists of the following:
	'phi' operation ('p_06217_0_0', HLSC_datapacking_64_bs.cpp:405) with incoming values : ('add_ln700_34', HLSC_datapacking_64_bs.cpp:405) [806]  (0 ns)
	'getelementptr' operation ('distance1_V_addr_2_81', HLSC_datapacking_64_bs.cpp:412) [814]  (0 ns)
	'load' operation ('distance1_V_load_82', HLSC_datapacking_64_bs.cpp:412) on array 'distance1___.V', HLSC_datapacking_64_bs.cpp:382 [815]  (3.25 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'load' operation ('distance1_V_load_82', HLSC_datapacking_64_bs.cpp:412) on array 'distance1___.V', HLSC_datapacking_64_bs.cpp:382 [815]  (3.25 ns)

 <State 119>: 4.51ns
The critical path consists of the following:
	'phi' operation ('p_06407_6_0', HLSC_datapacking_64_bs.cpp:416) with incoming values : ('distance1_V_load_82', HLSC_datapacking_64_bs.cpp:412) ('and_ln214_4', HLSC_datapacking_64_bs.cpp:416) [818]  (0 ns)
	'add' operation ('add_ln214_4', HLSC_datapacking_64_bs.cpp:416) [822]  (3.52 ns)
	'and' operation ('and_ln214_4', HLSC_datapacking_64_bs.cpp:416) [823]  (0.99 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
