# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../3_cases.srcs/sources_1/new/cases.vhd" \
"../../../../3_cases.srcs/sim_1/new/cases_sim.vhd" \

# Do not sort compile order
nosort
