Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Dec 16 03:27:39 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_BIN_timing_summary_routed.rpt -pb TOP_BIN_timing_summary_routed.pb -rpx TOP_BIN_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_BIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay              20          
TIMING-20  Warning   Non-clocked latch                          1           
ULMTCS-2   Warning   Control Sets use limits require reduction  1           
LATCH-1    Advisory  Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.561        0.000                      0                18375        0.077        0.000                      0                18375        4.500        0.000                       0                  9207  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.561        0.000                      0                18375        0.077        0.000                      0                18375        4.500        0.000                       0                  9207  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell184/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 0.666ns (7.398%)  route 8.336ns (92.602%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       7.992    13.826    fsm_inst/Q[1]
    SLICE_X74Y199        LUT4 (Prop_lut4_I0_O)        0.148    13.974 r  fsm_inst/cell_state[0]_i_1__4467/O
                         net (fo=1, routed)           0.344    14.318    inst_grid/cell184/cell_state_reg[0]_6
    SLICE_X73Y199        FDRE                                         r  inst_grid/cell184/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.721    15.143    inst_grid/cell184/clk
    SLICE_X73Y199        FDRE                                         r  inst_grid/cell184/cell_state_reg[0]/C
                         clock pessimism              0.180    15.323    
                         clock uncertainty           -0.035    15.288    
    SLICE_X73Y199        FDRE (Setup_fdre_C_CE)      -0.409    14.879    inst_grid/cell184/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.879    
                         arrival time                         -14.318    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.774ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell473/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.788ns  (logic 0.668ns (7.601%)  route 8.120ns (92.399%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       7.778    13.612    fsm_inst/Q[1]
    SLICE_X80Y196        LUT4 (Prop_lut4_I0_O)        0.150    13.762 r  fsm_inst/cell_state[0]_i_1__4127/O
                         net (fo=1, routed)           0.342    14.104    inst_grid/cell473/cell_state_reg[0]_6
    SLICE_X79Y196        FDRE                                         r  inst_grid/cell473/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.720    15.142    inst_grid/cell473/clk
    SLICE_X79Y196        FDRE                                         r  inst_grid/cell473/cell_state_reg[0]/C
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.409    14.878    inst_grid/cell473/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -14.104    
  -------------------------------------------------------------------
                         slack                                  0.774    

Slack (MET) :             0.789ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell185/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.014ns  (logic 0.642ns (7.122%)  route 8.372ns (92.878%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 15.142 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       7.992    13.826    fsm_inst/Q[1]
    SLICE_X74Y199        LUT4 (Prop_lut4_I0_O)        0.124    13.950 r  fsm_inst/cell_state[0]_i_1__4466/O
                         net (fo=1, routed)           0.379    14.329    inst_grid/cell185/cell_state_reg[0]_6
    SLICE_X74Y199        FDRE                                         r  inst_grid/cell185/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.720    15.142    inst_grid/cell185/clk
    SLICE_X74Y199        FDRE                                         r  inst_grid/cell185/cell_state_reg[0]/C
                         clock pessimism              0.180    15.322    
                         clock uncertainty           -0.035    15.287    
    SLICE_X74Y199        FDRE (Setup_fdre_C_CE)      -0.169    15.118    inst_grid/cell185/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.329    
  -------------------------------------------------------------------
                         slack                                  0.789    

Slack (MET) :             0.790ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2169/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.744ns  (logic 0.668ns (7.639%)  route 8.076ns (92.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.076ns = ( 15.076 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       6.930    12.764    fsm_inst/Q[1]
    SLICE_X41Y182        LUT4 (Prop_lut4_I0_O)        0.150    12.914 r  fsm_inst/cell_state[0]_i_1__2413/O
                         net (fo=1, routed)           1.146    14.060    inst_grid/cell2169/cell_state_reg[0]_8
    SLICE_X62Y176        FDRE                                         r  inst_grid/cell2169/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.654    15.076    inst_grid/cell2169/clk
    SLICE_X62Y176        FDRE                                         r  inst_grid/cell2169/cell_state_reg[0]/C
                         clock pessimism              0.180    15.256    
                         clock uncertainty           -0.035    15.221    
    SLICE_X62Y176        FDRE (Setup_fdre_C_CE)      -0.371    14.850    inst_grid/cell2169/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.060    
  -------------------------------------------------------------------
                         slack                                  0.790    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell757/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.751ns  (logic 0.668ns (7.634%)  route 8.083ns (92.366%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       7.417    13.251    fsm_inst/Q[1]
    SLICE_X77Y192        LUT4 (Prop_lut4_I0_O)        0.150    13.401 r  fsm_inst/cell_state[0]_i_1__4139/O
                         net (fo=1, routed)           0.665    14.066    inst_grid/cell757/cell_state_reg[0]_8
    SLICE_X77Y192        FDRE                                         r  inst_grid/cell757/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.718    15.140    inst_grid/cell757/clk
    SLICE_X77Y192        FDRE                                         r  inst_grid/cell757/cell_state_reg[0]/C
                         clock pessimism              0.180    15.320    
                         clock uncertainty           -0.035    15.285    
    SLICE_X77Y192        FDRE (Setup_fdre_C_CE)      -0.407    14.878    inst_grid/cell757/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.878    
                         arrival time                         -14.066    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell94/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.704ns (7.670%)  route 8.474ns (92.330%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.143ns = ( 15.143 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X1Y80          FDRE                                         r  fsm_inst/operation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  fsm_inst/operation_reg[2]/Q
                         net (fo=18144, routed)       8.178    13.950    inst_grid/cell189/Q[2]
    SLICE_X81Y199        LUT5 (Prop_lut5_I3_O)        0.124    14.074 r  inst_grid/cell189/cell_state[0]_i_4__4511/O
                         net (fo=1, routed)           0.296    14.370    fsm_inst/cell_state_reg[0]_4557
    SLICE_X81Y199        LUT5 (Prop_lut5_I0_O)        0.124    14.494 r  fsm_inst/cell_state[0]_i_2__4510/O
                         net (fo=1, routed)           0.000    14.494    inst_grid/cell94/next_cell_state_138
    SLICE_X81Y199        FDRE                                         r  inst_grid/cell94/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.721    15.143    inst_grid/cell94/clk
    SLICE_X81Y199        FDRE                                         r  inst_grid/cell94/cell_state_reg[0]/C
                         clock pessimism              0.180    15.323    
                         clock uncertainty           -0.035    15.288    
    SLICE_X81Y199        FDRE (Setup_fdre_C_D)        0.029    15.317    inst_grid/cell94/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.317    
                         arrival time                         -14.494    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell450/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.620ns  (logic 0.604ns (7.007%)  route 8.016ns (92.993%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X1Y80          FDRE                                         r  fsm_inst/operation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  fsm_inst/operation_reg[2]/Q
                         net (fo=18144, routed)       7.288    13.060    fsm_inst/Q[2]
    SLICE_X50Y190        LUT4 (Prop_lut4_I3_O)        0.148    13.208 r  fsm_inst/cell_state[0]_i_1__3105/O
                         net (fo=1, routed)           0.728    13.936    inst_grid/cell450/cell_state_reg[0]_8
    SLICE_X44Y194        FDRE                                         r  inst_grid/cell450/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.673    15.095    inst_grid/cell450/clk
    SLICE_X44Y194        FDRE                                         r  inst_grid/cell450/cell_state_reg[0]/C
                         clock pessimism              0.180    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X44Y194        FDRE (Setup_fdre_C_CE)      -0.409    14.831    inst_grid/cell450/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -13.936    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell460/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 0.642ns (7.283%)  route 8.173ns (92.717%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.089ns = ( 15.089 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       7.407    13.241    fsm_inst/Q[1]
    SLICE_X64Y189        LUT4 (Prop_lut4_I0_O)        0.124    13.365 r  fsm_inst/cell_state[0]_i_1__4188/O
                         net (fo=1, routed)           0.766    14.131    inst_grid/cell460/cell_state_reg[0]_8
    SLICE_X60Y195        FDRE                                         r  inst_grid/cell460/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.667    15.089    inst_grid/cell460/clk
    SLICE_X60Y195        FDRE                                         r  inst_grid/cell460/cell_state_reg[0]/C
                         clock pessimism              0.180    15.269    
                         clock uncertainty           -0.035    15.234    
    SLICE_X60Y195        FDRE (Setup_fdre_C_CE)      -0.169    15.065    inst_grid/cell460/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -14.131    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.940ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2754/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 0.606ns (7.038%)  route 8.005ns (92.962%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.128ns = ( 15.128 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X1Y80          FDRE                                         r  fsm_inst/operation_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 f  fsm_inst/operation_reg[2]/Q
                         net (fo=18144, routed)       7.305    13.077    fsm_inst/Q[2]
    SLICE_X81Y177        LUT4 (Prop_lut4_I3_O)        0.150    13.227 r  fsm_inst/cell_state[0]_i_1__4365/O
                         net (fo=1, routed)           0.699    13.926    inst_grid/cell2754/cell_state_reg[0]_5
    SLICE_X81Y172        FDRE                                         r  inst_grid/cell2754/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.706    15.128    inst_grid/cell2754/clk
    SLICE_X81Y172        FDRE                                         r  inst_grid/cell2754/cell_state_reg[0]/C
                         clock pessimism              0.180    15.308    
                         clock uncertainty           -0.035    15.273    
    SLICE_X81Y172        FDRE (Setup_fdre_C_CE)      -0.407    14.866    inst_grid/cell2754/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -13.926    
  -------------------------------------------------------------------
                         slack                                  0.940    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell153/cell_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.642ns (7.308%)  route 8.143ns (92.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.105ns = ( 15.105 - 10.000 ) 
    Source Clock Delay      (SCD):    5.316ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X2Y80          FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.518     5.834 f  fsm_inst/operation_reg[1]/Q
                         net (fo=18050, routed)       6.930    12.764    fsm_inst/Q[1]
    SLICE_X41Y182        LUT4 (Prop_lut4_I0_O)        0.124    12.888 r  fsm_inst/cell_state[0]_i_1__2412/O
                         net (fo=1, routed)           1.213    14.101    inst_grid/cell153/cell_state_reg[0]_6
    SLICE_X22Y199        FDRE                                         r  inst_grid/cell153/cell_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.683    15.105    inst_grid/cell153/clk
    SLICE_X22Y199        FDRE                                         r  inst_grid/cell153/cell_state_reg[0]/C
                         clock pessimism              0.180    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X22Y199        FDRE (Setup_fdre_C_CE)      -0.205    15.045    inst_grid/cell153/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -14.101    
  -------------------------------------------------------------------
                         slack                                  0.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_grid/cell6617/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6712/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.132%)  route 0.299ns (58.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.075ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.566     1.485    inst_grid/cell6617/clk
    SLICE_X46Y54         FDRE                                         r  inst_grid/cell6617/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y54         FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_grid/cell6617/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.299     1.948    inst_grid/cell6617/cell_state_reg[0]_0
    SLICE_X45Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.993 r  inst_grid/cell6617/cell_state[0]_i_2__268/O
                         net (fo=1, routed)           0.000     1.993    inst_grid/cell6712/next_cell_state_0
    SLICE_X45Y48         FDRE                                         r  inst_grid/cell6712/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.910     2.075    inst_grid/cell6712/clk
    SLICE_X45Y48         FDRE                                         r  inst_grid/cell6712/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.824    
    SLICE_X45Y48         FDRE (Hold_fdre_C_D)         0.092     1.916    inst_grid/cell6712/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 inst_grid/cell0/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell95/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.186ns (34.837%)  route 0.348ns (65.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.599     1.518    inst_grid/cell0/clk
    SLICE_X0Y148         FDRE                                         r  inst_grid/cell0/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_grid/cell0/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.348     2.007    inst_grid/cell0/cell_state_reg[0]_0
    SLICE_X0Y155         LUT6 (Prop_lut6_I0_O)        0.045     2.052 r  inst_grid/cell0/cell_state[0]_i_2__7308/O
                         net (fo=1, routed)           0.000     2.052    inst_grid/cell95/next_cell_state_0
    SLICE_X0Y155         FDRE                                         r  inst_grid/cell95/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.957     2.122    inst_grid/cell95/clk
    SLICE_X0Y155         FDRE                                         r  inst_grid/cell95/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X0Y155         FDRE (Hold_fdre_C_D)         0.092     1.964    inst_grid/cell95/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 inst_grid/cell1781/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1876/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.443%)  route 0.263ns (58.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.628     1.548    inst_grid/cell1781/clk
    SLICE_X51Y174        FDRE                                         r  inst_grid/cell1781/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y174        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  inst_grid/cell1781/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.263     1.952    inst_grid/cell1781/cell_state_reg[0]_0
    SLICE_X55Y173        LUT6 (Prop_lut6_I0_O)        0.045     1.997 r  inst_grid/cell1781/cell_state[0]_i_2__2757/O
                         net (fo=1, routed)           0.000     1.997    inst_grid/cell1876/next_cell_state_0
    SLICE_X55Y173        FDRE                                         r  inst_grid/cell1876/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.899     2.064    inst_grid/cell1876/clk
    SLICE_X55Y173        FDRE                                         r  inst_grid/cell1876/cell_state_reg[0]/C
                         clock pessimism             -0.255     1.810    
    SLICE_X55Y173        FDRE (Hold_fdre_C_D)         0.092     1.902    inst_grid/cell1876/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.902    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_grid/cell4733/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell4828/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.911%)  route 0.302ns (59.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.563     1.482    inst_grid/cell4733/clk
    SLICE_X70Y101        FDRE                                         r  inst_grid/cell4733/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y101        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  inst_grid/cell4733/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.302     1.948    inst_grid/cell4733/cell_state_reg[0]_0
    SLICE_X70Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.993 r  inst_grid/cell4733/cell_state[0]_i_2__2222/O
                         net (fo=1, routed)           0.000     1.993    inst_grid/cell4828/next_cell_state_0
    SLICE_X70Y99         FDRE                                         r  inst_grid/cell4828/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.841     2.006    inst_grid/cell4828/clk
    SLICE_X70Y99         FDRE                                         r  inst_grid/cell4828/cell_state_reg[0]/C
                         clock pessimism             -0.245     1.760    
    SLICE_X70Y99         FDRE (Hold_fdre_C_D)         0.121     1.881    inst_grid/cell4828/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 inst_grid/cell0/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.360%)  route 0.372ns (66.640%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.599     1.518    inst_grid/cell0/clk
    SLICE_X0Y148         FDRE                                         r  inst_grid/cell0/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  inst_grid/cell0/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.372     2.031    inst_grid/cell0/cell_state_reg[0]_0
    SLICE_X1Y156         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  inst_grid/cell0/cell_state[0]_i_2__7402/O
                         net (fo=1, routed)           0.000     2.076    inst_grid/cell1/next_cell_state_1
    SLICE_X1Y156         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.957     2.122    inst_grid/cell1/clk
    SLICE_X1Y156         FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.872    
    SLICE_X1Y156         FDRE (Hold_fdre_C_D)         0.092     1.964    inst_grid/cell1/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 fsm_inst/operation_reg[0]_replica_13/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3379/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.844%)  route 0.281ns (60.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.547     1.466    fsm_inst/clk
    SLICE_X51Y123        FDRE                                         r  fsm_inst/operation_reg[0]_replica_13/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y123        FDRE (Prop_fdre_C_Q)         0.141     1.607 r  fsm_inst/operation_reg[0]_replica_13/Q
                         net (fo=222, routed)         0.281     1.888    inst_grid/cell3284/Q[0]_repN_13_alias
    SLICE_X53Y126        LUT6 (Prop_lut6_I1_O)        0.045     1.933 r  inst_grid/cell3284/cell_state[0]_i_2__3377/O
                         net (fo=1, routed)           0.000     1.933    inst_grid/cell3379/next_cell_state_0
    SLICE_X53Y126        FDRE                                         r  inst_grid/cell3379/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.812     1.978    inst_grid/cell3379/clk
    SLICE_X53Y126        FDRE                                         r  inst_grid/cell3379/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.727    
    SLICE_X53Y126        FDRE (Hold_fdre_C_D)         0.091     1.818    inst_grid/cell3379/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 inst_grid/cell8348/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell8443/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.209ns (37.831%)  route 0.343ns (62.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.569     1.488    inst_grid/cell8348/clk
    SLICE_X70Y50         FDRE                                         r  inst_grid/cell8348/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.164     1.652 r  inst_grid/cell8348/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.343     1.996    inst_grid/cell8348/cell_state_reg[0]_0
    SLICE_X71Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.041 r  inst_grid/cell8348/cell_state[0]_i_2__1475/O
                         net (fo=1, routed)           0.000     2.041    inst_grid/cell8443/next_cell_state_0
    SLICE_X71Y49         FDRE                                         r  inst_grid/cell8443/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.911     2.076    inst_grid/cell8443/clk
    SLICE_X71Y49         FDRE                                         r  inst_grid/cell8443/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.825    
    SLICE_X71Y49         FDRE (Hold_fdre_C_D)         0.092     1.917    inst_grid/cell8443/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 inst_grid/cell8769/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell8864/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.102%)  route 0.276ns (56.898%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.632     1.552    inst_grid/cell8769/clk
    SLICE_X50Y1          FDRE                                         r  inst_grid/cell8769/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDRE (Prop_fdre_C_Q)         0.164     1.716 r  inst_grid/cell8769/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.276     1.992    inst_grid/cell8769/cell_state_reg[0]_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I0_O)        0.045     2.037 r  inst_grid/cell8769/cell_state[0]_i_2__8862/O
                         net (fo=1, routed)           0.000     2.037    inst_grid/cell8864/next_cell_state
    SLICE_X53Y1          FDRE                                         r  inst_grid/cell8864/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.905     2.070    inst_grid/cell8864/clk
    SLICE_X53Y1          FDRE                                         r  inst_grid/cell8864/cell_state_reg[0]/C
                         clock pessimism             -0.254     1.816    
    SLICE_X53Y1          FDRE (Hold_fdre_C_D)         0.092     1.908    inst_grid/cell8864/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.908    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 inst_grid/cell6025/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell6120/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.209ns (35.477%)  route 0.380ns (64.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.572     1.491    inst_grid/cell6025/clk
    SLICE_X30Y50         FDRE                                         r  inst_grid/cell6025/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164     1.655 r  inst_grid/cell6025/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.380     2.035    inst_grid/cell6025/cell_state_reg[0]_0
    SLICE_X30Y47         LUT6 (Prop_lut6_I0_O)        0.045     2.080 r  inst_grid/cell6025/cell_state[0]_i_2__6099/O
                         net (fo=1, routed)           0.000     2.080    inst_grid/cell6120/next_cell_state_0
    SLICE_X30Y47         FDRE                                         r  inst_grid/cell6120/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.913     2.078    inst_grid/cell6120/clk
    SLICE_X30Y47         FDRE                                         r  inst_grid/cell6120/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.827    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120     1.947    inst_grid/cell6120/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 inst_grid/cell2023/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2118/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.186ns (45.515%)  route 0.223ns (54.485%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.565ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.645     1.565    inst_grid/cell2023/clk
    SLICE_X43Y150        FDRE                                         r  inst_grid/cell2023/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y150        FDRE (Prop_fdre_C_Q)         0.141     1.706 r  inst_grid/cell2023/cell_state_reg[0]/Q
                         net (fo=20, routed)          0.223     1.928    inst_grid/cell2023/cell_state_reg[0]_0
    SLICE_X43Y148        LUT6 (Prop_lut6_I0_O)        0.045     1.973 r  inst_grid/cell2023/cell_state[0]_i_2__5291/O
                         net (fo=1, routed)           0.000     1.973    inst_grid/cell2118/next_cell_state_0
    SLICE_X43Y148        FDRE                                         r  inst_grid/cell2118/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.833     1.998    inst_grid/cell2118/clk
    SLICE_X43Y148        FDRE                                         r  inst_grid/cell2118/cell_state_reg[0]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X43Y148        FDRE (Hold_fdre_C_D)         0.092     1.839    inst_grid/cell2118/cell_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y82     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     BTN/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     BTN/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     BTN/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     BTN/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     BTN/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     BTN/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y83     BTN/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76     BTN/delay_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     BTN/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y82     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     BTN/FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.261ns  (logic 1.604ns (49.173%)  route 1.657ns (50.827%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           1.279     2.758    fsm_inst/SW_IBUF[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     2.882 r  fsm_inst/trigger_reg_i_1/O
                         net (fo=1, routed)           0.379     3.261    fsm_inst_n_7638
    SLICE_X1Y81          LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.292ns (31.078%)  route 0.648ns (68.922%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.533     0.780    fsm_inst/SW_IBUF[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.045     0.825 r  fsm_inst/trigger_reg_i_1/O
                         net (fo=1, routed)           0.116     0.941    fsm_inst_n_7638
    SLICE_X1Y81          LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 4.135ns (40.825%)  route 5.994ns (59.175%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.710     5.313    uart_inst/uart_tx_blk/clk
    SLICE_X7Y78          FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.456     5.769 r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.981     6.750    uart_inst/uart_tx_blk/tx_data_reg[0]
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.124     6.874 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           5.012    11.887    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    15.442 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000    15.442    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.536ns  (logic 4.363ns (51.108%)  route 4.173ns (48.892%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.712     5.315    fsm_inst/clk
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     5.771 r  fsm_inst/FSM_onehot_state_reg[4]/Q
                         net (fo=6, routed)           1.301     7.071    fsm_inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X1Y81          LUT3 (Prop_lut3_I0_O)        0.152     7.223 r  fsm_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.873    10.096    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.755    13.851 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.851    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.789ns  (logic 4.100ns (52.642%)  route 3.689ns (47.358%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.713     5.316    fsm_inst/clk
    SLICE_X0Y80          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  fsm_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.895     6.666    fsm_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X1Y80          LUT3 (Prop_lut3_I2_O)        0.124     6.790 r  fsm_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.794     9.584    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520    13.105 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.105    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.315ns  (logic 4.115ns (56.256%)  route 3.200ns (43.744%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.714     5.317    fsm_inst/clk
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  fsm_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.729     6.502    fsm_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y81          LUT3 (Prop_lut3_I2_O)        0.124     6.626 r  fsm_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.470     9.097    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.632 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.632    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 4.007ns (70.374%)  route 1.687ns (29.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.716     5.319    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.456     5.775 r  LED_reg[3]/Q
                         net (fo=2, routed)           1.687     7.461    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.012 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.012    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/rx_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.642ns (19.265%)  route 2.691ns (80.735%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.702     5.304    uart_inst/clk
    SLICE_X2Y115         FDRE                                         r  uart_inst/rx_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.518     5.822 r  uart_inst/rx_ready_reg/Q
                         net (fo=1, routed)           2.312     8.134    fsm_inst/rx_ready
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.124     8.258 r  fsm_inst/trigger_reg_i_1/O
                         net (fo=1, routed)           0.379     8.637    fsm_inst_n_7638
    SLICE_X1Y81          LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.423ns  (logic 0.186ns (43.921%)  route 0.237ns (56.079%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.597     1.516    fsm_inst/clk
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  fsm_inst/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           0.121     1.779    fsm_inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045     1.824 r  fsm_inst/trigger_reg_i_1/O
                         net (fo=1, routed)           0.116     1.940    fsm_inst_n_7638
    SLICE_X1Y81          LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.392ns (79.560%)  route 0.358ns (20.440%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.598     1.517    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  LED_reg[3]/Q
                         net (fo=2, routed)           0.358     2.016    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.267 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.267    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.323ns  (logic 1.462ns (62.935%)  route 0.861ns (37.065%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.596     1.515    fsm_inst/clk
    SLICE_X0Y80          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.128     1.643 r  fsm_inst/FSM_onehot_state_reg[6]/Q
                         net (fo=7, routed)           0.188     1.831    fsm_inst/FSM_onehot_state_reg_n_0_[6]
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.098     1.929 r  fsm_inst/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.673     2.602    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.839 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.839    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.434ns  (logic 1.407ns (57.810%)  route 1.027ns (42.190%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.595     1.514    fsm_inst/clk
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  fsm_inst/FSM_onehot_state_reg[3]/Q
                         net (fo=19, routed)          0.209     1.864    fsm_inst/FSM_onehot_state_reg_n_0_[3]
    SLICE_X1Y80          LUT3 (Prop_lut3_I0_O)        0.045     1.909 r  fsm_inst/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.818     2.727    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.949 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.949    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.671ns  (logic 1.498ns (56.096%)  route 1.173ns (43.904%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.596     1.515    fsm_inst/clk
    SLICE_X0Y80          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  fsm_inst/FSM_onehot_state_reg[5]/Q
                         net (fo=7, routed)           0.338     1.994    fsm_inst/FSM_onehot_state_reg_n_0_[5]
    SLICE_X1Y81          LUT3 (Prop_lut3_I2_O)        0.042     2.036 r  fsm_inst/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.835     2.871    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.315     4.186 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.186    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_usb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.444ns  (logic 1.442ns (41.863%)  route 2.002ns (58.137%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.593     1.512    uart_inst/uart_tx_blk/clk
    SLICE_X4Y78          FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  uart_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=3, routed)           0.065     1.718    uart_inst/uart_tx_blk/counter[1]
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.763 r  uart_inst/uart_tx_blk/uart_tx_usb_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.937     3.701    uart_tx_usb_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     4.957 r  uart_tx_usb_OBUF_inst/O
                         net (fo=0)                   0.000     4.957    uart_tx_usb
    D4                                                                r  uart_tx_usb (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          9333 Endpoints
Min Delay          9333 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8776/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.480ns  (logic 1.631ns (11.264%)  route 12.849ns (88.736%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.473    14.480    inst_grid/cell8776/cell_state_reg[0]_7
    SLICE_X68Y0          FDRE                                         r  inst_grid/cell8776/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.678     5.100    inst_grid/cell8776/clk
    SLICE_X68Y0          FDRE                                         r  inst_grid/cell8776/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8872/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.447ns  (logic 1.631ns (11.290%)  route 12.816ns (88.710%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.440    14.447    inst_grid/cell8872/cell_state_reg[0]_5
    SLICE_X70Y1          FDRE                                         r  inst_grid/cell8872/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.678     5.100    inst_grid/cell8872/clk
    SLICE_X70Y1          FDRE                                         r  inst_grid/cell8872/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8972/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.350ns  (logic 1.631ns (11.366%)  route 12.719ns (88.634%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.343    14.350    inst_grid/cell8972/cell_state_reg[0]_5
    SLICE_X81Y1          FDRE                                         r  inst_grid/cell8972/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.728     5.150    inst_grid/cell8972/clk
    SLICE_X81Y1          FDRE                                         r  inst_grid/cell8972/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8207/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.281ns  (logic 1.631ns (11.421%)  route 12.650ns (88.579%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.274    14.281    inst_grid/cell8207/cell_state_reg[0]_7
    SLICE_X68Y6          FDRE                                         r  inst_grid/cell8207/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.677     5.099    inst_grid/cell8207/clk
    SLICE_X68Y6          FDRE                                         r  inst_grid/cell8207/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8208/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.277ns  (logic 1.631ns (11.424%)  route 12.646ns (88.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.269    14.277    inst_grid/cell8208/cell_state_reg[0]_7
    SLICE_X69Y6          FDRE                                         r  inst_grid/cell8208/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.677     5.099    inst_grid/cell8208/clk
    SLICE_X69Y6          FDRE                                         r  inst_grid/cell8208/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8113/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.248ns  (logic 1.631ns (11.447%)  route 12.617ns (88.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.241    14.248    inst_grid/cell8113/cell_state_reg[0]_7
    SLICE_X70Y7          FDRE                                         r  inst_grid/cell8113/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.676     5.098    inst_grid/cell8113/clk
    SLICE_X70Y7          FDRE                                         r  inst_grid/cell8113/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8209/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.248ns  (logic 1.631ns (11.447%)  route 12.617ns (88.553%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.241    14.248    inst_grid/cell8209/cell_state_reg[0]_7
    SLICE_X71Y7          FDRE                                         r  inst_grid/cell8209/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.676     5.098    inst_grid/cell8209/clk
    SLICE_X71Y7          FDRE                                         r  inst_grid/cell8209/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8687/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.196ns  (logic 1.631ns (11.489%)  route 12.565ns (88.511%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.189    14.196    inst_grid/cell8687/cell_state_reg[0]_7
    SLICE_X78Y2          FDRE                                         r  inst_grid/cell8687/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.728     5.150    inst_grid/cell8687/clk
    SLICE_X78Y2          FDRE                                         r  inst_grid/cell8687/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8584/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.177ns  (logic 1.631ns (11.505%)  route 12.546ns (88.495%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.170    14.177    inst_grid/cell8584/cell_state_reg[0]_7
    SLICE_X63Y3          FDRE                                         r  inst_grid/cell8584/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.676     5.098    inst_grid/cell8584/clk
    SLICE_X63Y3          FDRE                                         r  inst_grid/cell8584/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell8878/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.161ns  (logic 1.631ns (11.518%)  route 12.530ns (88.482%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=1, routed)           1.376     2.883    inst_grid/cell3800/CPU_RESETN_IBUF
    SLICE_X0Y146         LUT1 (Prop_lut1_I0_O)        0.124     3.007 r  inst_grid/cell3800/cell_state[0]_i_1__7564/O
                         net (fo=9148, routed)       11.154    14.161    inst_grid/cell8878/cell_state_reg[0]_5
    SLICE_X80Y3          FDRE                                         r  inst_grid/cell8878/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        1.727     5.149    inst_grid/cell8878/clk
    SLICE_X80Y3          FDRE                                         r  inst_grid/cell8878/cell_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            BTN/PB_sync_aux_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.581ns  (logic 0.244ns (42.054%)  route 0.337ns (57.946%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  BTNC_IBUF_inst/O
                         net (fo=1, routed)           0.337     0.581    BTN/BTNC_IBUF
    SLICE_X2Y83          FDRE                                         r  BTN/PB_sync_aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.870     2.035    BTN/clk
    SLICE_X2Y83          FDRE                                         r  BTN/PB_sync_aux_reg/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            LED_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.639ns  (logic 0.158ns (24.728%)  route 0.481ns (75.272%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trigger_reg/Q
                         net (fo=3, routed)           0.481     0.639    trigger
    SLICE_X0Y82          FDRE                                         r  LED_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.869     2.034    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y82          FDRE                                         r  LED_reg[3]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.844ns  (logic 0.293ns (34.714%)  route 0.551ns (65.286%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trigger_reg/Q
                         net (fo=3, routed)           0.294     0.452    fsm_inst/trigger
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.497 r  fsm_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=4, routed)           0.124     0.621    fsm_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.666 f  fsm_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=4, routed)           0.133     0.799    fsm_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I2_O)        0.045     0.844 r  fsm_inst/FSM_onehot_state[4]_i_1__1/O
                         net (fo=1, routed)           0.000     0.844    fsm_inst/FSM_onehot_state[4]_i_1__1_n_0
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.866     2.031    fsm_inst/clk
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[4]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.845ns  (logic 0.293ns (34.672%)  route 0.552ns (65.328%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  trigger_reg/Q
                         net (fo=3, routed)           0.294     0.452    fsm_inst/trigger
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.497 f  fsm_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=4, routed)           0.124     0.621    fsm_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     0.666 r  fsm_inst/FSM_onehot_state[4]_i_3/O
                         net (fo=4, routed)           0.134     0.800    fsm_inst/FSM_onehot_state[4]_i_3_n_0
    SLICE_X0Y79          LUT5 (Prop_lut5_I0_O)        0.045     0.845 r  fsm_inst/FSM_onehot_state[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.845    fsm_inst/FSM_onehot_state[3]_i_1__0_n_0
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.866     2.031    fsm_inst/clk
    SLICE_X0Y79          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.292ns (32.141%)  route 0.617ns (67.859%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.617     0.865    fsm_inst/SW_IBUF[1]
    SLICE_X0Y80          LUT4 (Prop_lut4_I1_O)        0.045     0.910 r  fsm_inst/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     0.910    fsm_inst/FSM_onehot_state[5]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.867     2.032    fsm_inst/clk
    SLICE_X0Y80          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[5]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.248ns (25.549%)  route 0.723ns (74.451%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trigger_reg/Q
                         net (fo=3, routed)           0.294     0.452    fsm_inst/trigger
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.497 r  fsm_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=4, routed)           0.429     0.926    fsm_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X0Y81          LUT5 (Prop_lut5_I2_O)        0.045     0.971 r  fsm_inst/FSM_onehot_state[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.971    fsm_inst/FSM_onehot_state[2]_i_1__1_n_0
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.868     2.033    fsm_inst/clk
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm_inst/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.292ns (30.114%)  route 0.679ns (69.886%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.679     0.926    fsm_inst/SW_IBUF[1]
    SLICE_X0Y80          LUT6 (Prop_lut6_I4_O)        0.045     0.971 r  fsm_inst/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.971    fsm_inst/FSM_onehot_state[0]_i_1__0_n_0
    SLICE_X0Y80          FDSE                                         r  fsm_inst/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.867     2.032    fsm_inst/clk
    SLICE_X0Y80          FDSE                                         r  fsm_inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.010ns  (logic 0.248ns (24.555%)  route 0.762ns (75.445%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  trigger_reg/Q
                         net (fo=3, routed)           0.294     0.452    fsm_inst/trigger
    SLICE_X1Y80          LUT4 (Prop_lut4_I2_O)        0.045     0.497 f  fsm_inst/FSM_onehot_state[2]_i_3/O
                         net (fo=4, routed)           0.468     0.965    fsm_inst/FSM_onehot_state[2]_i_3_n_0
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.045     1.010 r  fsm_inst/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.010    fsm_inst/FSM_onehot_state[1]_i_1__0_n_0
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.868     2.033    fsm_inst/clk
    SLICE_X0Y81          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            fsm_inst/operation_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.032ns  (logic 0.295ns (28.620%)  route 0.737ns (71.380%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 f  SW_IBUF[1]_inst/O
                         net (fo=8, routed)           0.617     0.865    fsm_inst/SW_IBUF[1]
    SLICE_X0Y80          LUT5 (Prop_lut5_I1_O)        0.048     0.913 r  fsm_inst/operation[2]_i_2/O
                         net (fo=1, routed)           0.119     1.032    fsm_inst/operation[2]_i_2_n_0
    SLICE_X1Y80          FDRE                                         r  fsm_inst/operation_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.867     2.032    fsm_inst/clk
    SLICE_X1Y80          FDRE                                         r  fsm_inst/operation_reg[2]/C

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.115ns  (logic 0.203ns (18.207%)  route 0.912ns (81.793%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X1Y81          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  trigger_reg/Q
                         net (fo=3, routed)           0.519     0.677    fsm_inst/trigger
    SLICE_X1Y81          LUT6 (Prop_lut6_I1_O)        0.045     0.722 r  fsm_inst/tx_data_reg[0]_i_1/O
                         net (fo=2, routed)           0.393     1.115    uart_inst/uart_tx_blk/tx_data_reg_reg[0]_0
    SLICE_X7Y78          FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=9206, routed)        0.862     2.027    uart_inst/uart_tx_blk/clk
    SLICE_X7Y78          FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C





