INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.sim/sim_1/impl/func/xsim/rndGaussGen2_TB_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataAcquisition_imp_11FS564
INFO: [VRFC 10-311] analyzing module PS7_imp_1QJPAX8
INFO: [VRFC 10-311] analyzing module SignalGenerator_imp_XB4TXX
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_15HE6GA
INFO: [VRFC 10-311] analyzing module system
INFO: [VRFC 10-311] analyzing module system_auto_pc_0
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_b_channel
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator_1
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd_2
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_r_channel
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_register_slice_v2_1_21_axi_register_slice
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice_0
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module system_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized2
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_GPIO_Core
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_address_decoder
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_axi_gpio
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_axi_lite_ipif
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_cdc_sync
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module system_axi_gpio_0_0_slave_attachment
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_adc_0_0_axis_red_pitaya_adc
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_0_0
INFO: [VRFC 10-311] analyzing module system_axis_red_pitaya_dac_0_0_axis_red_pitaya_dac
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module system_clk_wiz_0_0_system_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module system_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module system_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module system_rndGaussGen2_0_0
INFO: [VRFC 10-311] analyzing module system_rndGaussGen2_0_0_rndGaussGen2
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_cdc_sync
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_cdc_sync_0
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_lpf
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_proc_sys_reset
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_sequence_psr
INFO: [VRFC 10-311] analyzing module system_rst_ps7_0_125M_0_upcnt_n
INFO: [VRFC 10-311] analyzing module system_util_ds_buf_1_0
INFO: [VRFC 10-311] analyzing module system_util_ds_buf_1_0_util_ds_buf
INFO: [VRFC 10-311] analyzing module system_util_ds_buf_2_0
INFO: [VRFC 10-311] analyzing module system_util_ds_buf_2_0_util_ds_buf
INFO: [VRFC 10-311] analyzing module system_wrapper
INFO: [VRFC 10-311] analyzing module system_xlconcat_0_0
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sources_1/new/rndGaussGen2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rndGaussGen2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/tandeitnik/Documents/redpitaya_guide-master/tmp/cores/randomGaussianGenerator/randomGaussianGenerator.srcs/sim_1/new/rndGaussGen2_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rndGaussGen2_TB'
