Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Mar 18 23:40:18 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rs232_reciver_timing_summary_routed.rpt -pb rs232_reciver_timing_summary_routed.pb -rpx rs232_reciver_timing_summary_routed.rpx -warn_on_violation
| Design       : rs232_reciver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    46          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (46)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (85)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (46)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: baudrate_comp/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display_comp/clock_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (85)
-------------------------------------------------
 There are 85 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.324        0.000                      0                   28        0.263        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.324        0.000                      0                   28        0.263        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.324ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.669ns  (logic 2.005ns (42.939%)  route 2.664ns (57.061%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          1.215     9.872    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.996 r  display_comp/clock_divider/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     9.996    display_comp/clock_divider/counter[1]_i_1__0_n_0
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.029    15.320    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.996    
  -------------------------------------------------------------------
                         slack                                  5.324    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.507ns  (logic 2.005ns (44.485%)  route 2.502ns (55.515%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          1.053     9.710    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.834 r  display_comp/clock_divider/counter[13]_i_1/O
                         net (fo=1, routed)           0.000     9.834    display_comp/clock_divider/counter[13]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  display_comp/clock_divider/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  display_comp/clock_divider/counter_reg[13]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.029    15.296    display_comp/clock_divider/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.500ns  (logic 2.005ns (44.557%)  route 2.495ns (55.443%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          1.046     9.703    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.124     9.827 r  display_comp/clock_divider/counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.827    display_comp/clock_divider/counter[14]_i_1_n_0
    SLICE_X4Y98          FDCE                                         r  display_comp/clock_divider/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y98          FDCE                                         r  display_comp/clock_divider/counter_reg[14]/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X4Y98          FDCE (Setup_fdce_C_D)        0.031    15.298    display_comp/clock_divider/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -9.827    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.536ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.481ns  (logic 2.005ns (44.744%)  route 2.476ns (55.256%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          1.027     9.684    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X6Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.808 r  display_comp/clock_divider/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.808    display_comp/clock_divider/counter[0]_i_1__0_n_0
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.077    15.343    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.536    

Slack (MET) :             5.680ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 2.005ns (46.221%)  route 2.333ns (53.779%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 r  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 r  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          0.884     9.541    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X6Y97          LUT6 (Prop_lut6_I2_O)        0.124     9.665 r  display_comp/clock_divider/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     9.665    display_comp/clock_divider/clk_out_i_1__0_n_0
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/C
                         clock pessimism              0.276    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X6Y97          FDCE (Setup_fdce_C_D)        0.077    15.344    display_comp/clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.293ns  (logic 2.005ns (46.702%)  route 2.288ns (53.298%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          0.839     9.496    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I3_O)        0.124     9.620 r  display_comp/clock_divider/counter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.620    display_comp/clock_divider/counter[2]_i_1__0_n_0
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    15.322    display_comp/clock_divider/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.620    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.734ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.262ns  (logic 2.116ns (49.643%)  route 2.146ns (50.357%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  display_comp/clock_divider/counter4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    display_comp/clock_divider/counter4_carry__1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  display_comp/clock_divider/counter4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.281    display_comp/clock_divider/counter4_carry__2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.552 f  display_comp/clock_divider/counter_reg[16]_i_2/CO[0]
                         net (fo=18, routed)          1.664     9.216    display_comp/clock_divider/counter_reg[16]_i_2_n_3
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.373     9.589 r  display_comp/clock_divider/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     9.589    display_comp/clock_divider/counter[4]_i_1__0_n_0
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[4]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.032    15.323    display_comp/clock_divider/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  5.734    

Slack (MET) :             5.735ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 2.116ns (49.658%)  route 2.145ns (50.342%))
  Logic Levels:           6  (CARRY4=5 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.167 r  display_comp/clock_divider/counter4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.167    display_comp/clock_divider/counter4_carry__1_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.281 r  display_comp/clock_divider/counter4_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.281    display_comp/clock_divider/counter4_carry__2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.552 f  display_comp/clock_divider/counter_reg[16]_i_2/CO[0]
                         net (fo=18, routed)          1.663     9.215    display_comp/clock_divider/counter_reg[16]_i_2_n_3
    SLICE_X4Y95          LUT6 (Prop_lut6_I1_O)        0.373     9.588 r  display_comp/clock_divider/counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.588    display_comp/clock_divider/counter[3]_i_1__0_n_0
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[3]/C
                         clock pessimism              0.301    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X4Y95          FDCE (Setup_fdce_C_D)        0.031    15.322    display_comp/clock_divider/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.322    
                         arrival time                          -9.588    
  -------------------------------------------------------------------
                         slack                                  5.735    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 display_comp/clock_divider/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.192ns  (logic 2.005ns (47.831%)  route 2.187ns (52.169%))
  Logic Levels:           5  (CARRY4=3 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  display_comp/clock_divider/counter_reg[2]/Q
                         net (fo=1, routed)           0.482     6.265    display_comp/clock_divider/counter_reg_n_0_[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.939 r  display_comp/clock_divider/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.939    display_comp/clock_divider/counter4_carry_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.053 r  display_comp/clock_divider/counter4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.053    display_comp/clock_divider/counter4_carry__0_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.387 f  display_comp/clock_divider/counter4_carry__1/O[1]
                         net (fo=2, routed)           0.967     8.354    display_comp/clock_divider/counter4_carry__1_n_6
    SLICE_X4Y96          LUT6 (Prop_lut6_I4_O)        0.303     8.657 f  display_comp/clock_divider/counter[16]_i_4/O
                         net (fo=18, routed)          0.738     9.395    display_comp/clock_divider/counter[16]_i_4_n_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I3_O)        0.124     9.519 r  display_comp/clock_divider/counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     9.519    display_comp/clock_divider/counter[6]_i_1__0_n_0
    SLICE_X4Y96          FDCE                                         r  display_comp/clock_divider/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.603    15.026    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  display_comp/clock_divider/counter_reg[6]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDCE (Setup_fdce_C_D)        0.031    15.297    display_comp/clock_divider/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.783ns  (required time - arrival time)
  Source:                 baudrate_comp/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.751ns (41.820%)  route 2.436ns (58.180%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.235ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.632     5.235    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  baudrate_comp/counter_reg[2]/Q
                         net (fo=1, routed)           0.612     6.303    baudrate_comp/counter[2]
    SLICE_X50Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.960 r  baudrate_comp/counter4_carry/CO[3]
                         net (fo=1, routed)           0.000     6.960    baudrate_comp/counter4_carry_n_0
    SLICE_X50Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.179 f  baudrate_comp/counter4_carry__0/O[0]
                         net (fo=2, routed)           0.817     7.996    baudrate_comp/counter4[5]
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.295     8.291 r  baudrate_comp/counter[8]_i_3/O
                         net (fo=9, routed)           1.007     9.298    baudrate_comp/counter[8]_i_3_n_0
    SLICE_X51Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.422 r  baudrate_comp/clk_out_i_1/O
                         net (fo=1, routed)           0.000     9.422    baudrate_comp/clk_out_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512    14.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/C
                         clock pessimism              0.276    15.211    
                         clock uncertainty           -0.035    15.175    
    SLICE_X51Y98         FDCE (Setup_fdce_C_D)        0.029    15.204    baudrate_comp/clk_out_reg
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  5.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_comp/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  baudrate_comp/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.795    baudrate_comp/counter[0]
    SLICE_X51Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.840 r  baudrate_comp/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.840    baudrate_comp/p_0_in[0]
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.836     2.001    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[0]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.091     1.576    baudrate_comp/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrate_comp/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  baudrate_comp/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.795    baudrate_comp/clk_o
    SLICE_X51Y98         LUT6 (Prop_lut6_I5_O)        0.045     1.840 r  baudrate_comp/clk_out_i_1/O
                         net (fo=1, routed)           0.000     1.840    baudrate_comp/clk_out_i_1_n_0
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.836     2.001    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y98         FDCE (Hold_fdce_C_D)         0.091     1.576    baudrate_comp/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.164     1.686 f  display_comp/clock_divider/counter_reg[0]/Q
                         net (fo=2, routed)           0.175     1.862    display_comp/clock_divider/counter_reg_n_0_[0]
    SLICE_X6Y95          LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  display_comp/clock_divider/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.907    display_comp/clock_divider/counter[0]_i_1__0_n_0
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X6Y95          FDCE (Hold_fdce_C_D)         0.120     1.642    display_comp/clock_divider/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/clk_out_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/clk_out_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  display_comp/clock_divider/clk_out_reg/Q
                         net (fo=15, routed)          0.187     1.875    display_comp/clock_divider/CLK
    SLICE_X6Y97          LUT6 (Prop_lut6_I5_O)        0.045     1.920 r  display_comp/clock_divider/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.920    display_comp/clock_divider/clk_out_i_1__0_n_0
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/C
                         clock pessimism             -0.516     1.523    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.120     1.643    display_comp/clock_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.360ns (61.260%)  route 0.228ns (38.740%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  display_comp/clock_divider/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  display_comp/clock_divider/counter_reg[11]/Q
                         net (fo=1, routed)           0.051     1.715    display_comp/clock_divider/counter_reg_n_0_[11]
    SLICE_X5Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.826 r  display_comp/clock_divider/counter4_carry__1/O[2]
                         net (fo=2, routed)           0.177     2.003    display_comp/clock_divider/counter4_carry__1_n_5
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.108     2.111 r  display_comp/clock_divider/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     2.111    display_comp/clock_divider/counter[11]_i_1_n_0
    SLICE_X4Y97          FDCE                                         r  display_comp/clock_divider/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y97          FDCE                                         r  display_comp/clock_divider/counter_reg[11]/C
                         clock pessimism             -0.516     1.523    
    SLICE_X4Y97          FDCE (Hold_fdce_C_D)         0.092     1.615    display_comp/clock_divider/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.515ns  (arrival time - required time)
  Source:                 display_comp/clock_divider/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_comp/clock_divider/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.363ns (59.879%)  route 0.243ns (40.121%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  display_comp/clock_divider/counter_reg[1]/Q
                         net (fo=1, routed)           0.086     1.749    display_comp/clock_divider/counter_reg_n_0_[1]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  display_comp/clock_divider/counter4_carry/O[0]
                         net (fo=1, routed)           0.158     2.022    display_comp/clock_divider/counter4_carry_n_7
    SLICE_X4Y95          LUT6 (Prop_lut6_I0_O)        0.107     2.129 r  display_comp/clock_divider/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.129    display_comp/clock_divider/counter[1]_i_1__0_n_0
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y95          FDCE (Hold_fdce_C_D)         0.091     1.613    display_comp/clock_divider/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.515    

Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 baudrate_comp/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.399ns (64.023%)  route 0.224ns (35.977%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  baudrate_comp/counter_reg[5]/Q
                         net (fo=1, routed)           0.056     1.682    baudrate_comp/counter[5]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.832 f  baudrate_comp/counter4_carry__0/O[1]
                         net (fo=9, routed)           0.168     2.001    baudrate_comp/counter4[6]
    SLICE_X51Y97         LUT6 (Prop_lut6_I5_O)        0.108     2.109 r  baudrate_comp/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     2.109    baudrate_comp/p_0_in[5]
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.836     2.001    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.092     1.577    baudrate_comp/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.537ns  (arrival time - required time)
  Source:                 baudrate_comp/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.231ns (35.872%)  route 0.413ns (64.128%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  baudrate_comp/counter_reg[0]/Q
                         net (fo=3, routed)           0.297     1.923    baudrate_comp/counter[0]
    SLICE_X51Y96         LUT6 (Prop_lut6_I1_O)        0.045     1.968 r  baudrate_comp/counter[8]_i_3/O
                         net (fo=9, routed)           0.116     2.084    baudrate_comp/counter[8]_i_3_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I4_O)        0.045     2.129 r  baudrate_comp/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.129    baudrate_comp/p_0_in[3]
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.835     2.000    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[3]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.092     1.592    baudrate_comp/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 baudrate_comp/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.396ns (61.279%)  route 0.250ns (38.721%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  baudrate_comp/counter_reg[5]/Q
                         net (fo=1, routed)           0.056     1.682    baudrate_comp/counter[5]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.832 f  baudrate_comp/counter4_carry__0/O[1]
                         net (fo=9, routed)           0.194     2.027    baudrate_comp/counter4[6]
    SLICE_X51Y97         LUT5 (Prop_lut5_I4_O)        0.105     2.132 r  baudrate_comp/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     2.132    baudrate_comp/p_0_in[8]
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.836     2.001    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[8]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.107     1.592    baudrate_comp/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 baudrate_comp/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrate_comp/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.399ns (61.458%)  route 0.250ns (38.542%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.566     1.485    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  baudrate_comp/counter_reg[5]/Q
                         net (fo=1, routed)           0.056     1.682    baudrate_comp/counter[5]
    SLICE_X50Y97         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     1.832 r  baudrate_comp/counter4_carry__0/O[1]
                         net (fo=9, routed)           0.194     2.027    baudrate_comp/counter4[6]
    SLICE_X51Y97         LUT5 (Prop_lut5_I4_O)        0.108     2.135 r  baudrate_comp/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     2.135    baudrate_comp/p_0_in[6]
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.836     2.001    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[6]/C
                         clock pessimism             -0.515     1.485    
    SLICE_X51Y97         FDCE (Hold_fdce_C_D)         0.092     1.577    baudrate_comp/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.557    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    baudrate_comp/clk_out_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    baudrate_comp/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    baudrate_comp/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    baudrate_comp/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y96    baudrate_comp/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    baudrate_comp/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    baudrate_comp/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y97    baudrate_comp/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y98    baudrate_comp/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    baudrate_comp/clk_out_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    baudrate_comp/clk_out_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    baudrate_comp/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    baudrate_comp/clk_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y98    baudrate_comp/clk_out_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    baudrate_comp/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y97    baudrate_comp/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y96    baudrate_comp/counter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            97 Endpoints
Min Delay            97 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 1.888ns (22.975%)  route 6.329ns (77.025%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          4.787     6.277    RXD_i_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     6.401 r  FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.813     7.214    FSM_sequential_state[2]_i_3_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.728     8.066    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y96          LUT5 (Prop_lut5_I3_O)        0.150     8.216 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     8.216    FSM_sequential_state[2]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.190ns  (logic 1.862ns (22.731%)  route 6.329ns (77.269%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          4.787     6.277    RXD_i_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     6.401 r  FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.813     7.214    FSM_sequential_state[2]_i_3_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.728     8.066    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y96          LUT4 (Prop_lut4_I2_O)        0.124     8.190 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     8.190    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 1.862ns (22.753%)  route 6.321ns (77.247%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          4.787     6.277    RXD_i_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     6.401 r  FSM_sequential_state[2]_i_3/O
                         net (fo=1, routed)           0.813     7.214    FSM_sequential_state[2]_i_3_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  FSM_sequential_state[2]_i_2/O
                         net (fo=3, routed)           0.720     8.058    FSM_sequential_state[2]_i_2_n_0
    SLICE_X0Y96          LUT3 (Prop_lut3_I1_O)        0.124     8.182 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     8.182    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            clock_16_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.642ns (20.528%)  route 6.356ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.152     7.283 r  clock_16[3]_i_1/O
                         net (fo=4, routed)           0.715     7.998    clock_16[3]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  clock_16_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            clock_16_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.642ns (20.528%)  route 6.356ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.152     7.283 r  clock_16[3]_i_1/O
                         net (fo=4, routed)           0.715     7.998    clock_16[3]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  clock_16_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            clock_16_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.998ns  (logic 1.642ns (20.528%)  route 6.356ns (79.472%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.152     7.283 r  clock_16[3]_i_1/O
                         net (fo=4, routed)           0.715     7.998    clock_16[3]_i_1_n_0
    SLICE_X4Y94          FDRE                                         r  clock_16_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            bit_nr_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.964ns  (logic 1.738ns (21.820%)  route 6.226ns (78.180%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.255 r  bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.585     7.840    bit_nr
    SLICE_X1Y95          LUT6 (Prop_lut6_I4_O)        0.124     7.964 r  bit_nr[2]_i_1/O
                         net (fo=1, routed)           0.000     7.964    bit_nr[2]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  bit_nr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            clock_16_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.832ns  (logic 1.642ns (20.961%)  route 6.191ns (79.039%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT4 (Prop_lut4_I0_O)        0.152     7.283 r  clock_16[3]_i_1/O
                         net (fo=4, routed)           0.550     7.832    clock_16[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  clock_16_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RXD_i
                            (input port)
  Destination:            bit_nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 1.738ns (22.211%)  route 6.086ns (77.789%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  RXD_i (IN)
                         net (fo=0)                   0.000     0.000    RXD_i
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.490 f  RXD_i_IBUF_inst/O
                         net (fo=16, routed)          5.641     7.131    RXD_i_IBUF
    SLICE_X1Y96          LUT5 (Prop_lut5_I4_O)        0.124     7.255 r  bit_nr[2]_i_3/O
                         net (fo=2, routed)           0.445     7.700    bit_nr
    SLICE_X1Y96          LUT6 (Prop_lut6_I4_O)        0.124     7.824 r  bit_nr[1]_i_1/O
                         net (fo=1, routed)           0.000     7.824    bit_nr[1]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  bit_nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/led7_seg_o_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led7_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.479ns  (logic 4.149ns (55.481%)  route 3.330ns (44.519%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE                         0.000     0.000 r  display_comp/led7_seg_o_reg[6]/C
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  display_comp/led7_seg_o_reg[6]/Q
                         net (fo=1, routed)           3.330     3.749    led7_seg_o_OBUF[6]
    R10                  OBUF (Prop_obuf_I_O)         3.730     7.479 r  led7_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.479    led7_seg_o[6]
    R10                                                               r  led7_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 digit_i_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_seg_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  digit_i_reg[25]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_i_reg[25]/Q
                         net (fo=1, routed)           0.083     0.247    display_comp/Q[7]
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.049     0.296 r  display_comp/led7_seg_o[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    display_comp/led7_seg_o[1]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  display_comp/led7_seg_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_nr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.052%)  route 0.124ns (39.948%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  bit_nr_reg[0]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_nr_reg[0]/Q
                         net (fo=12, routed)          0.124     0.265    bit_nr_reg_n_0_[0]
    SLICE_X1Y96          LUT6 (Prop_lut6_I3_O)        0.045     0.310 r  bit_nr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.310    bit_nr[1]_i_1_n_0
    SLICE_X1Y96          FDRE                                         r  bit_nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_i_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.475%)  route 0.105ns (33.525%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  bit_buffer_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  bit_buffer_reg[1]/Q
                         net (fo=7, routed)           0.105     0.269    bit_buffer_reg_n_0_[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I1_O)        0.045     0.314 r  digit_i[21]_i_1/O
                         net (fo=1, routed)           0.000     0.314    tmp[4]
    SLICE_X3Y98          FDRE                                         r  digit_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_i_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.209ns (66.264%)  route 0.106ns (33.736%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  bit_buffer_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_buffer_reg[1]/Q
                         net (fo=7, routed)           0.106     0.270    bit_buffer_reg_n_0_[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.045     0.315 r  digit_i[23]_i_1/O
                         net (fo=1, routed)           0.000     0.315    tmp[6]
    SLICE_X3Y98          FDRE                                         r  digit_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_i_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.212ns (66.791%)  route 0.105ns (33.209%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  bit_buffer_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  bit_buffer_reg[1]/Q
                         net (fo=7, routed)           0.105     0.269    bit_buffer_reg_n_0_[1]
    SLICE_X3Y98          LUT4 (Prop_lut4_I3_O)        0.048     0.317 r  digit_i[22]_i_1/O
                         net (fo=1, routed)           0.000     0.317    tmp[5]
    SLICE_X3Y98          FDRE                                         r  digit_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  FSM_sequential_state_reg[2]/Q
                         net (fo=18, routed)          0.107     0.235    state[2]
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.099     0.334 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.334    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y96          FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_i_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_seg_o_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.213ns (60.827%)  route 0.137ns (39.173%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  digit_i_reg[29]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_i_reg[29]/Q
                         net (fo=1, routed)           0.137     0.301    display_comp/Q[11]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.049     0.350 r  display_comp/led7_seg_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.350    display_comp/led7_seg_o[5]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  display_comp/led7_seg_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display_comp/channel_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display_comp/led7_seg_o_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.186ns (52.172%)  route 0.171ns (47.828%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDCE                         0.000     0.000 r  display_comp/channel_reg[0]/C
    SLICE_X3Y97          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display_comp/channel_reg[0]/Q
                         net (fo=13, routed)          0.171     0.312    display_comp/channel[0]
    SLICE_X3Y97          LUT4 (Prop_lut4_I3_O)        0.045     0.357 r  display_comp/led7_seg_o[7]_i_1/O
                         net (fo=1, routed)           0.000     0.357    display_comp/led7_seg_o[7]_i_1_n_0
    SLICE_X3Y97          FDCE                                         r  display_comp/led7_seg_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 digit_i_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display_comp/led7_seg_o_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.215ns (60.160%)  route 0.142ns (39.840%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE                         0.000     0.000 r  digit_i_reg[27]/C
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  digit_i_reg[27]/Q
                         net (fo=1, routed)           0.142     0.306    display_comp/Q[9]
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.051     0.357 r  display_comp/led7_seg_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.357    display_comp/led7_seg_o[3]_i_1_n_0
    SLICE_X3Y96          FDCE                                         r  display_comp/led7_seg_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock_16_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock_16_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.955%)  route 0.172ns (48.045%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  clock_16_reg[0]/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock_16_reg[0]/Q
                         net (fo=6, routed)           0.172     0.313    clock_16_reg_n_0_[0]
    SLICE_X2Y95          LUT4 (Prop_lut4_I2_O)        0.045     0.358 r  clock_16[3]_i_2/O
                         net (fo=1, routed)           0.000     0.358    clock_16[3]_i_2_n_0
    SLICE_X2Y95          FDRE                                         r  clock_16_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/clk_out_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.467ns (31.185%)  route 3.238ns (68.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.238     4.706    baudrate_comp/AR[0]
    SLICE_X51Y98         FDCE                                         f  baudrate_comp/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/clk_out_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.706ns  (logic 1.467ns (31.185%)  route 3.238ns (68.815%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.238     4.706    baudrate_comp/AR[0]
    SLICE_X51Y98         FDCE                                         f  baudrate_comp/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y98         FDCE                                         r  baudrate_comp/counter_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.467ns (32.130%)  route 3.100ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.100     4.567    baudrate_comp/AR[0]
    SLICE_X51Y97         FDCE                                         f  baudrate_comp/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.467ns (32.130%)  route 3.100ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.100     4.567    baudrate_comp/AR[0]
    SLICE_X51Y97         FDCE                                         f  baudrate_comp/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[4]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.467ns (32.130%)  route 3.100ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.100     4.567    baudrate_comp/AR[0]
    SLICE_X51Y97         FDCE                                         f  baudrate_comp/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.467ns (32.130%)  route 3.100ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.100     4.567    baudrate_comp/AR[0]
    SLICE_X51Y97         FDCE                                         f  baudrate_comp/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.467ns (32.130%)  route 3.100ns (67.870%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.935ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          3.100     4.567    baudrate_comp/AR[0]
    SLICE_X51Y97         FDCE                                         f  baudrate_comp/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.512     4.935    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y97         FDCE                                         r  baudrate_comp/counter_reg[8]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.467ns (33.208%)  route 2.951ns (66.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          2.951     4.419    baudrate_comp/AR[0]
    SLICE_X51Y96         FDCE                                         f  baudrate_comp/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511     4.934    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.467ns (33.208%)  route 2.951ns (66.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          2.951     4.419    baudrate_comp/AR[0]
    SLICE_X51Y96         FDCE                                         f  baudrate_comp/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511     4.934    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            baudrate_comp/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.419ns  (logic 1.467ns (33.208%)  route 2.951ns (66.792%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          2.951     4.419    baudrate_comp/AR[0]
    SLICE_X51Y96         FDCE                                         f  baudrate_comp/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.511     4.934    baudrate_comp/clk_i_IBUF_BUFG
    SLICE_X51Y96         FDCE                                         r  baudrate_comp/counter_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.235ns (23.831%)  route 0.752ns (76.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.752     0.988    display_comp/clock_divider/AR[0]
    SLICE_X4Y96          FDCE                                         f  display_comp/clock_divider/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  display_comp/clock_divider/counter_reg[5]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.235ns (23.831%)  route 0.752ns (76.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.752     0.988    display_comp/clock_divider/AR[0]
    SLICE_X4Y96          FDCE                                         f  display_comp/clock_divider/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  display_comp/clock_divider/counter_reg[6]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.988ns  (logic 0.235ns (23.831%)  route 0.752ns (76.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.752     0.988    display_comp/clock_divider/AR[0]
    SLICE_X4Y96          FDCE                                         f  display_comp/clock_divider/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  display_comp/clock_divider/counter_reg[7]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/clk_out_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.235ns (22.952%)  route 0.790ns (77.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.790     1.026    display_comp/clock_divider/AR[0]
    SLICE_X6Y97          FDCE                                         f  display_comp/clock_divider/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/clk_out_reg/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.235ns (22.952%)  route 0.790ns (77.048%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.790     1.026    display_comp/clock_divider/AR[0]
    SLICE_X6Y97          FDCE                                         f  display_comp/clock_divider/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y97          FDCE                                         r  display_comp/clock_divider/counter_reg[9]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.026ns  (logic 0.235ns (22.949%)  route 0.790ns (77.051%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.790     1.026    display_comp/clock_divider/AR[0]
    SLICE_X6Y95          FDCE                                         f  display_comp/clock_divider/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X6Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[0]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.235ns (22.598%)  route 0.806ns (77.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.806     1.042    display_comp/clock_divider/AR[0]
    SLICE_X4Y95          FDCE                                         f  display_comp/clock_divider/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[1]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.235ns (22.598%)  route 0.806ns (77.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.806     1.042    display_comp/clock_divider/AR[0]
    SLICE_X4Y95          FDCE                                         f  display_comp/clock_divider/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[2]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.235ns (22.598%)  route 0.806ns (77.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.806     1.042    display_comp/clock_divider/AR[0]
    SLICE_X4Y95          FDCE                                         f  display_comp/clock_divider/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[3]/C

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            display_comp/clock_divider/counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.042ns  (logic 0.235ns (22.598%)  route 0.806ns (77.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=42, routed)          0.806     1.042    display_comp/clock_divider/AR[0]
    SLICE_X4Y95          FDCE                                         f  display_comp/clock_divider/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.874     2.039    display_comp/clock_divider/clk_i_IBUF_BUFG
    SLICE_X4Y95          FDCE                                         r  display_comp/clock_divider/counter_reg[4]/C





