<?xml version="1.0"?>
<block>
  <name>RFNoC: DDC</name>
  <key>uhd_rfnoc_streamer_ddc</key>
  <import>import ettus</import>
  <make>ettus.rfnoc_generic(
    self.device3,
    uhd.stream_args( \# TX Stream Args
        cpu_format="fc32", \# TODO: This must be made an option
        otw_format="sc16",
        channels=range($num_chans),
        args="input_rate={},output_rate={},fullscale={},freq={},gr_vlen={},{}".format($input_rate, $output_rate, $fullscale, $freq, ${grvlen}, "" if $grvlen == 1 else "spp={}".format($grvlen)),
    ),
    uhd.stream_args( \# RX Stream Args
        cpu_format="fc32", \# TODO: This must be made an option
        otw_format="sc16",
        channels=range($num_chans),
        args="gr_vlen={},{}".format(${grvlen}, "" if $grvlen == 1 else "spp={}".format($grvlen)),
    ),
    "DDC", $block_index, $device_index,
)
for chan in xrange($num_chans):
    self.$(id).set_arg("input_rate", float($input_rate), chan)
    self.$(id).set_arg("output_rate", float($output_rate), chan)
    self.$(id).set_arg("fullscale", $fullscale, chan)
    self.$(id).set_arg("freq", $freq, chan)
</make>
<callback>for i in xrange($num_chans):
    self.$(id).set_arg("freq", $freq, i)</callback>
<callback>for i in xrange($num_chans):
    self.$(id).set_arg("input_rate", float($input_rate), i)</callback>
<callback>for i in xrange($num_chans):
    self.$(id).set_arg("output_rate", float($output_rate), i)</callback>

  <param>
    <name>Num Channels</name>
    <key>num_chans</key>
    <value>1</value>
    <type>int</type>
    <option>
      <name>1</name>
      <key>1</key>
    </option>
    <option>
      <name>2</name>
      <key>2</key>
    </option>
  </param>

  <param>
    <name>Input Rate</name>
    <key>input_rate</key>
    <value>samp_rate</value>
    <type>real</type>
  </param>
  <param>
    <name>Output Rate</name>
    <key>output_rate</key>
    <value>decim_rate</value>
    <type>real</type>
  </param>
  <param>
    <name>Frequency (CORDIC)</name>
    <key>freq</key>
    <value>0.0</value>
    <type>real</type>
  </param>
  <param>
    <name>Full scale</name>
    <key>fullscale</key>
    <value>1.0</value>
    <type>real</type>
    <hide>part</hide>
    <tab>Advanced</tab>
  </param>

  <param>
    <name>Block Select</name>
    <key>block_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($block_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>
  <param>
    <name>Device Select</name>
    <key>device_index</key>
    <value>-1</value>
    <type>int</type>
    <hide>#if int($device_index()) &lt; 0 then 'part' else 'none'#</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>FPGA Module Name</name>
    <key>fpga_module_name</key>
    <value>noc_block_ddc</value>
    <type>string</type>
    <hide>all</hide>
    <tab>RFNoC Config</tab>
  </param>

  <param>
    <name>Force Vector Length</name>
    <key>grvlen</key>
    <value>1</value>
    <type>int</type>
  </param>

  <param>
    <name>Host Data Type</name>
    <key>type</key>
    <type>enum</type>
    <option>
      <name>Complex float32</name>
      <key>fc32</key>
      <opt>type:complex</opt>
    </option>
    <option>
      <name>Complex int16</name>
      <key>sc16</key>
      <opt>type:sc16</opt>
    </option>
    <option>
      <name>Byte</name>
      <key>u8</key>
      <opt>type:byte</opt>
    </option>
    <option>
      <name>VITA word32</name>
      <key>item32</key>
      <opt>type:s32</opt>
    </option>
  </param>

  <check>$output_rate &lt;= $input_rate</check>
  <check>$output_rate &gt;= $input_rate/1024</check>

  <sink>
    <name>in</name>
    <type>$type.type</type>
    <vlen>$grvlen</vlen>
    <domain>rfnoc</domain>
    <nports>$num_chans</nports>
  </sink>

  <source>
    <name>out</name>
    <type>$type.type</type>
    <vlen>$grvlen</vlen>
    <domain>rfnoc</domain>
    <nports>$num_chans</nports>
  </source>
</block>
