Version 3.2 HI-TECH Software Intermediate Code
"4634 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[v _BAUDCON1 `Vuc ~T0 @X0 0 e@3966 ]
"4470
[v _BAUDCON2 `Vuc ~T0 @X0 0 e@3964 ]
"10968
[v _SSP1CON2 `Vuc ~T0 @X0 0 e@4037 ]
"3426
[v _SSP2CON2 `Vuc ~T0 @X0 0 e@3953 ]
"10677
[v _ADCON1 `Vuc ~T0 @X0 0 e@4033 ]
"1993
[v _UIE `Vuc ~T0 @X0 0 e@3894 ]
"3049
[v _UIR `Vuc ~T0 @X0 0 e@3938 ]
"8438
[v _RCSTA1 `Vuc ~T0 @X0 0 e@4012 ]
"7307
[v _RCSTA2 `Vuc ~T0 @X0 0 e@3996 ]
"2098
[v _UADDR `Vuc ~T0 @X0 0 e@3896 ]
"7444
[v _PIE1 `Vuc ~T0 @X0 0 e@3997 ]
"7520
[v _PIR1 `Vuc ~T0 @X0 0 e@3998 ]
"7596
[v _IPR1 `Vuc ~T0 @X0 0 e@3999 ]
"10779
[v _ADCON0 `Vuc ~T0 @X0 0 e@4034 ]
"6714
[v _ALRMCFG `Vuc ~T0 @X0 0 e@3985 ]
"5264
[v _PORTA `Vuc ~T0 @X0 0 e@3968 ]
"5518
[v _PORTB `Vuc ~T0 @X0 0 e@3969 ]
"5780
[v _PORTC `Vuc ~T0 @X0 0 e@3970 ]
"6645
[v _ALRMRPT `Vuc ~T0 @X0 0 e@3984 ]
"7672
[v _PIE2 `Vuc ~T0 @X0 0 e@4000 ]
"7751
[v _PIR2 `Vuc ~T0 @X0 0 e@4001 ]
"7830
[v _IPR2 `Vuc ~T0 @X0 0 e@4002 ]
"7909
[v _PIE3 `Vuc ~T0 @X0 0 e@4003 ]
"8032
[v _PIR3 `Vuc ~T0 @X0 0 e@4004 ]
"8111
[v _IPR3 `Vuc ~T0 @X0 0 e@4005 ]
"11624
[v _SSP1STAT `Vuc ~T0 @X0 0 e@4039 ]
"3776
[v _SSP2STAT `Vuc ~T0 @X0 0 e@3955 ]
"6016
[v _HLVDCON `Vuc ~T0 @X0 0 e@3973 ]
"13216
[v _RCON `Vuc ~T0 @X0 0 e@4048 ]
"8775
[v _TXSTA1 `Vuc ~T0 @X0 0 e@4013 ]
"8253
[v _TXSTA2 `Vuc ~T0 @X0 0 e@4008 ]
"2048
[v _UEIE `Vuc ~T0 @X0 0 e@3895 ]
"3104
[v _UEIR `Vuc ~T0 @X0 0 e@3939 ]
"13656
[v _CM1CON `Vuc ~T0 @X0 0 e@4050 ]
"2329
[v _RTCCAL `Vuc ~T0 @X0 0 e@3902 ]
"14125
[v _STATUS `Vuc ~T0 @X0 0 e@4056 ]
"13363
[v _CM2CON `Vuc ~T0 @X0 0 e@4049 ]
"10104
[v _CCP1CON `Vuc ~T0 @X0 0 e@4026 ]
"9365
[v _CCP2CON `Vuc ~T0 @X0 0 e@4020 ]
"11387
[v _SSP1CON1 `Vuc ~T0 @X0 0 e@4038 ]
"3636
[v _SSP2CON1 `Vuc ~T0 @X0 0 e@3954 ]
"10557
[v _PSTR1CON `Vuc ~T0 @X0 0 e@4031 ]
"9818
[v _PSTR2CON `Vuc ~T0 @X0 0 e@4025 ]
"3377
[v _CMSTAT `Vuc ~T0 @X0 0 e@3952 ]
"9309
[v _CTMUCONH `Vuc ~T0 @X0 0 e@4019 ]
"2849
[v _CVRCON `Vuc ~T0 @X0 0 e@3923 ]
"3154
[v _USTAT `Vuc ~T0 @X0 0 e@3940 ]
"6085
[v _DMACON2 `Vuc ~T0 @X0 0 e@3974 ]
"6160
[v _DMACON1 `Vuc ~T0 @X0 0 e@3976 ]
"10613
[v _WDTCON `Vuc ~T0 @X0 0 e@4032 ]
"2716
[v _DSCONL `Vuc ~T0 @X0 0 e@3916 ]
"2747
[v _DSCONH `Vuc ~T0 @X0 0 e@3917 ]
"2646
[v _DSWAKEL `Vuc ~T0 @X0 0 e@3914 ]
"2697
[v _DSWAKEH `Vuc ~T0 @X0 0 e@3915 ]
"10476
[v _ECCP1AS `Vuc ~T0 @X0 0 e@4030 ]
"2504
[v _ODCON1 `Vuc ~T0 @X0 0 e@3906 ]
"9737
[v _ECCP2AS `Vuc ~T0 @X0 0 e@4024 ]
"9248
[v _CTMUCONL `Vuc ~T0 @X0 0 e@4018 ]
"249
[v _UEP0 `Vuc ~T0 @X0 0 e@3878 ]
"380
[v _UEP1 `Vuc ~T0 @X0 0 e@3879 ]
"511
[v _UEP2 `Vuc ~T0 @X0 0 e@3880 ]
"642
[v _UEP3 `Vuc ~T0 @X0 0 e@3881 ]
"773
[v _UEP4 `Vuc ~T0 @X0 0 e@3882 ]
"904
[v _UEP5 `Vuc ~T0 @X0 0 e@3883 ]
"1035
[v _UEP6 `Vuc ~T0 @X0 0 e@3884 ]
"1166
[v _UEP7 `Vuc ~T0 @X0 0 e@3885 ]
"1471
[v _UEP10 `Vuc ~T0 @X0 0 e@3888 ]
"1558
[v _UEP11 `Vuc ~T0 @X0 0 e@3889 ]
"1645
[v _UEP12 `Vuc ~T0 @X0 0 e@3890 ]
"1732
[v _UEP13 `Vuc ~T0 @X0 0 e@3891 ]
"1819
[v _UEP14 `Vuc ~T0 @X0 0 e@3892 ]
"1906
[v _UEP15 `Vuc ~T0 @X0 0 e@3893 ]
"1297
[v _UEP8 `Vuc ~T0 @X0 0 e@3886 ]
"1384
[v _UEP9 `Vuc ~T0 @X0 0 e@3887 ]
"8190
[v _EECON1 `Vuc ~T0 @X0 0 e@4006 ]
"2933
[v _UFRML `Vuc ~T0 @X0 0 e@3936 ]
"3010
[v _UFRMH `Vuc ~T0 @X0 0 e@3937 ]
"2161
[v _UCFG `Vuc ~T0 @X0 0 e@3897 ]
"14809
[v _INTCON `Vuc ~T0 @X0 0 e@4082 ]
"2398
[v _RTCCFG `Vuc ~T0 @X0 0 e@3903 ]
"13941
[v _OSCCON `Vuc ~T0 @X0 0 e@4051 ]
"14606
[v _INTCON3 `Vuc ~T0 @X0 0 e@4080 ]
"14717
[v _INTCON2 `Vuc ~T0 @X0 0 e@4081 ]
"7238
[v _OSCTUNE `Vuc ~T0 @X0 0 e@3995 ]
"230
[v _PPSCON `Vuc ~T0 @X0 0 e@3839 ]
"9173
[v _CTMUICON `Vuc ~T0 @X0 0 e@4017 ]
"6221
[v _LATA `Vuc ~T0 @X0 0 e@3977 ]
"6348
[v _LATB `Vuc ~T0 @X0 0 e@3978 ]
"6480
[v _LATC `Vuc ~T0 @X0 0 e@3979 ]
"12633
[v _SSP1ADD `Vuc ~T0 @X0 0 e@4040 ]
"4070
[v _SSP2ADD `Vuc ~T0 @X0 0 e@3956 ]
"10339
[v _ECCP1DEL `Vuc ~T0 @X0 0 e@4029 ]
"9600
[v _ECCP2DEL `Vuc ~T0 @X0 0 e@4023 ]
"2529
[v _ANCON0 `Vuc ~T0 @X0 0 e@3912 ]
"2572
[v _ANCON1 `Vuc ~T0 @X0 0 e@3913 ]
"3213
[v _UCON `Vuc ~T0 @X0 0 e@3941 ]
"2234
[v _PADCFG1 `Vuc ~T0 @X0 0 e@3900 ]
"14012
[v _T0CON `Vuc ~T0 @X0 0 e@4053 ]
"13033
[v _T1CON `Vuc ~T0 @X0 0 e@4045 ]
"4337
[v _T3CON `Vuc ~T0 @X0 0 e@3961 ]
"2265
[v _REFOCON `Vuc ~T0 @X0 0 e@3901 ]
"15114
[v _STKPTR `Vuc ~T0 @X0 0 e@4092 ]
"2454
[v _ODCON3 `Vuc ~T0 @X0 0 e@3904 ]
"7159
[v _T1GCON `Vuc ~T0 @X0 0 e@3994 ]
"2817
[v _TCLKCON `Vuc ~T0 @X0 0 e@3922 ]
"12907
[v _T2CON `Vuc ~T0 @X0 0 e@4042 ]
"6971
[v _T3GCON `Vuc ~T0 @X0 0 e@3991 ]
"4229
[v _T4CON `Vuc ~T0 @X0 0 e@3958 ]
"6789
[v _TRISA `Vuc ~T0 @X0 0 e@3986 ]
"6845
[v _TRISB `Vuc ~T0 @X0 0 e@3987 ]
"6906
[v _TRISC `Vuc ~T0 @X0 0 e@3988 ]
"2479
[v _ODCON2 `Vuc ~T0 @X0 0 e@3905 ]
"7069
[v _RTCVALH `Vuc ~T0 @X0 0 e@3993 ]
[s S446 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S446 . LATB0 LATB1 LATB2 LATB3 LATB4 LATB5 LATB6 LATB7 ]
[s S447 :1 `uc 1 ]
[n S447 . LB0 ]
[s S448 :1 `uc 1 :1 `uc 1 ]
[n S448 . . LB1 ]
[s S449 :2 `uc 1 :1 `uc 1 ]
[n S449 . . LB2 ]
[s S450 :3 `uc 1 :1 `uc 1 ]
[n S450 . . LB3 ]
[s S451 :4 `uc 1 :1 `uc 1 ]
[n S451 . . LB4 ]
[s S452 :5 `uc 1 :1 `uc 1 ]
[n S452 . . LB5 ]
[s S453 :6 `uc 1 :1 `uc 1 ]
[n S453 . . LB6 ]
[s S454 :7 `uc 1 :1 `uc 1 ]
[n S454 . . LB7 ]
[u S445 `S446 1 `S447 1 `S448 1 `S449 1 `S450 1 `S451 1 `S452 1 `S453 1 `S454 1 ]
[n S445 . . . . . . . . . . ]
"6396
[v _LATBbits `VS445 ~T0 @X0 0 e@3978 ]
"121 /Applications/microchip/xc8/v1.10/include/plib/timers.h
[v _WriteTimer0 `(v ~T0 @X0 0 ef1`ui ]
"79 ../src/messages.h
[v _FromMainHigh_recvmsg `(c ~T0 @X0 0 ef3`uc`*uc`*v ]
"64
[v _ToMainHigh_sendmsg `(c ~T0 @X0 0 ef3`uc`uc`*v ]
"187 /Applications/microchip/xc8/v1.10/include/plib/timers.h
[v _ReadTimer1 `(ui ~T0 @X0 0 ef ]
"57 ../src/messages.h
[v _ToMainLow_sendmsg `(c ~T0 @X0 0 ef3`uc`uc`*v ]
"188 /Applications/microchip/xc8/v1.10/include/plib/timers.h
[v _WriteTimer1 `(v ~T0 @X0 0 ef1`ui ]
"44 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[v _RPOR0 `Vuc ~T0 @X0 0 e@3782 ]
"50
[v _RPOR1 `Vuc ~T0 @X0 0 e@3783 ]
"56
[v _RPOR2 `Vuc ~T0 @X0 0 e@3784 ]
"62
[v _RPOR3 `Vuc ~T0 @X0 0 e@3785 ]
"68
[v _RPOR4 `Vuc ~T0 @X0 0 e@3786 ]
"74
[v _RPOR5 `Vuc ~T0 @X0 0 e@3787 ]
"80
[v _RPOR6 `Vuc ~T0 @X0 0 e@3788 ]
"86
[v _RPOR7 `Vuc ~T0 @X0 0 e@3789 ]
"92
[v _RPOR8 `Vuc ~T0 @X0 0 e@3790 ]
"98
[v _RPOR9 `Vuc ~T0 @X0 0 e@3791 ]
"104
[v _RPOR10 `Vuc ~T0 @X0 0 e@3792 ]
"110
[v _RPOR11 `Vuc ~T0 @X0 0 e@3793 ]
"116
[v _RPOR12 `Vuc ~T0 @X0 0 e@3794 ]
"122
[v _RPOR13 `Vuc ~T0 @X0 0 e@3795 ]
"128
[v _RPOR17 `Vuc ~T0 @X0 0 e@3799 ]
"134
[v _RPOR18 `Vuc ~T0 @X0 0 e@3800 ]
"140
[v _RPINR1 `Vuc ~T0 @X0 0 e@3815 ]
"146
[v _RPINR2 `Vuc ~T0 @X0 0 e@3816 ]
"152
[v _RPINR3 `Vuc ~T0 @X0 0 e@3817 ]
"158
[v _RPINR4 `Vuc ~T0 @X0 0 e@3818 ]
"164
[v _RPINR6 `Vuc ~T0 @X0 0 e@3820 ]
"170
[v _RPINR7 `Vuc ~T0 @X0 0 e@3821 ]
"176
[v _RPINR8 `Vuc ~T0 @X0 0 e@3822 ]
"182
[v _RPINR12 `Vuc ~T0 @X0 0 e@3826 ]
"188
[v _RPINR13 `Vuc ~T0 @X0 0 e@3827 ]
"194
[v _RPINR16 `Vuc ~T0 @X0 0 e@3830 ]
"200
[v _RPINR17 `Vuc ~T0 @X0 0 e@3831 ]
"206
[v _RPINR21 `Vuc ~T0 @X0 0 e@3835 ]
"212
[v _RPINR22 `Vuc ~T0 @X0 0 e@3836 ]
"218
[v _RPINR23 `Vuc ~T0 @X0 0 e@3837 ]
"224
[v _RPINR24 `Vuc ~T0 @X0 0 e@3838 ]
[s S2 :1 `uc 1 ]
[n S2 . IOLOCK ]
[u S1 `S2 1 ]
[n S1 . . ]
"240
[v _PPSCONbits `VS1 ~T0 @X0 0 e@3839 ]
[s S4 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S4 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S5 :3 `uc 1 :1 `uc 1 ]
[n S5 . . EP0CONDIS ]
[s S6 :4 `uc 1 :1 `uc 1 ]
[n S6 . . EP0HSHK ]
[s S7 :1 `uc 1 :1 `uc 1 ]
[n S7 . . EP0INEN ]
[s S8 :2 `uc 1 :1 `uc 1 ]
[n S8 . . EP0OUTEN ]
[s S9 :1 `uc 1 ]
[n S9 . EP0STALL ]
[s S10 :3 `uc 1 :1 `uc 1 ]
[n S10 . . EPCONDIS0 ]
[s S11 :4 `uc 1 :1 `uc 1 ]
[n S11 . . EPHSHK0 ]
[s S12 :1 `uc 1 :1 `uc 1 ]
[n S12 . . EPINEN0 ]
[s S13 :2 `uc 1 :1 `uc 1 ]
[n S13 . . EPOUTEN0 ]
[s S14 :1 `uc 1 ]
[n S14 . EPSTALL0 ]
[u S3 `S4 1 `S5 1 `S6 1 `S7 1 `S8 1 `S9 1 `S10 1 `S11 1 `S12 1 `S13 1 `S14 1 ]
[n S3 . . . . . . . . . . . . ]
"301
[v _UEP0bits `VS3 ~T0 @X0 0 e@3878 ]
[s S16 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S16 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S17 :3 `uc 1 :1 `uc 1 ]
[n S17 . . EP1CONDIS ]
[s S18 :4 `uc 1 :1 `uc 1 ]
[n S18 . . EP1HSHK ]
[s S19 :1 `uc 1 :1 `uc 1 ]
[n S19 . . EP1INEN ]
[s S20 :2 `uc 1 :1 `uc 1 ]
[n S20 . . EP1OUTEN ]
[s S21 :1 `uc 1 ]
[n S21 . EP1STALL ]
[s S22 :3 `uc 1 :1 `uc 1 ]
[n S22 . . EPCONDIS1 ]
[s S23 :4 `uc 1 :1 `uc 1 ]
[n S23 . . EPHSHK1 ]
[s S24 :1 `uc 1 :1 `uc 1 ]
[n S24 . . EPINEN1 ]
[s S25 :2 `uc 1 :1 `uc 1 ]
[n S25 . . EPOUTEN1 ]
[s S26 :1 `uc 1 ]
[n S26 . EPSTALL1 ]
[u S15 `S16 1 `S17 1 `S18 1 `S19 1 `S20 1 `S21 1 `S22 1 `S23 1 `S24 1 `S25 1 `S26 1 ]
[n S15 . . . . . . . . . . . . ]
"432
[v _UEP1bits `VS15 ~T0 @X0 0 e@3879 ]
[s S28 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S28 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S29 :3 `uc 1 :1 `uc 1 ]
[n S29 . . EP2CONDIS ]
[s S30 :4 `uc 1 :1 `uc 1 ]
[n S30 . . EP2HSHK ]
[s S31 :1 `uc 1 :1 `uc 1 ]
[n S31 . . EP2INEN ]
[s S32 :2 `uc 1 :1 `uc 1 ]
[n S32 . . EP2OUTEN ]
[s S33 :1 `uc 1 ]
[n S33 . EP2STALL ]
[s S34 :3 `uc 1 :1 `uc 1 ]
[n S34 . . EPCONDIS2 ]
[s S35 :4 `uc 1 :1 `uc 1 ]
[n S35 . . EPHSHK2 ]
[s S36 :1 `uc 1 :1 `uc 1 ]
[n S36 . . EPINEN2 ]
[s S37 :2 `uc 1 :1 `uc 1 ]
[n S37 . . EPOUTEN2 ]
[s S38 :1 `uc 1 ]
[n S38 . EPSTALL2 ]
[u S27 `S28 1 `S29 1 `S30 1 `S31 1 `S32 1 `S33 1 `S34 1 `S35 1 `S36 1 `S37 1 `S38 1 ]
[n S27 . . . . . . . . . . . . ]
"563
[v _UEP2bits `VS27 ~T0 @X0 0 e@3880 ]
[s S40 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S40 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S41 :3 `uc 1 :1 `uc 1 ]
[n S41 . . EP3CONDIS ]
[s S42 :4 `uc 1 :1 `uc 1 ]
[n S42 . . EP3HSHK ]
[s S43 :1 `uc 1 :1 `uc 1 ]
[n S43 . . EP3INEN ]
[s S44 :2 `uc 1 :1 `uc 1 ]
[n S44 . . EP3OUTEN ]
[s S45 :1 `uc 1 ]
[n S45 . EP3STALL ]
[s S46 :3 `uc 1 :1 `uc 1 ]
[n S46 . . EPCONDIS3 ]
[s S47 :4 `uc 1 :1 `uc 1 ]
[n S47 . . EPHSHK3 ]
[s S48 :1 `uc 1 :1 `uc 1 ]
[n S48 . . EPINEN3 ]
[s S49 :2 `uc 1 :1 `uc 1 ]
[n S49 . . EPOUTEN3 ]
[s S50 :1 `uc 1 ]
[n S50 . EPSTALL3 ]
[u S39 `S40 1 `S41 1 `S42 1 `S43 1 `S44 1 `S45 1 `S46 1 `S47 1 `S48 1 `S49 1 `S50 1 ]
[n S39 . . . . . . . . . . . . ]
"694
[v _UEP3bits `VS39 ~T0 @X0 0 e@3881 ]
[s S52 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S52 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S53 :3 `uc 1 :1 `uc 1 ]
[n S53 . . EP4CONDIS ]
[s S54 :4 `uc 1 :1 `uc 1 ]
[n S54 . . EP4HSHK ]
[s S55 :1 `uc 1 :1 `uc 1 ]
[n S55 . . EP4INEN ]
[s S56 :2 `uc 1 :1 `uc 1 ]
[n S56 . . EP4OUTEN ]
[s S57 :1 `uc 1 ]
[n S57 . EP4STALL ]
[s S58 :3 `uc 1 :1 `uc 1 ]
[n S58 . . EPCONDIS4 ]
[s S59 :4 `uc 1 :1 `uc 1 ]
[n S59 . . EPHSHK4 ]
[s S60 :1 `uc 1 :1 `uc 1 ]
[n S60 . . EPINEN4 ]
[s S61 :2 `uc 1 :1 `uc 1 ]
[n S61 . . EPOUTEN4 ]
[s S62 :1 `uc 1 ]
[n S62 . EPSTALL4 ]
[u S51 `S52 1 `S53 1 `S54 1 `S55 1 `S56 1 `S57 1 `S58 1 `S59 1 `S60 1 `S61 1 `S62 1 ]
[n S51 . . . . . . . . . . . . ]
"825
[v _UEP4bits `VS51 ~T0 @X0 0 e@3882 ]
[s S64 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S64 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S65 :3 `uc 1 :1 `uc 1 ]
[n S65 . . EP5CONDIS ]
[s S66 :4 `uc 1 :1 `uc 1 ]
[n S66 . . EP5HSHK ]
[s S67 :1 `uc 1 :1 `uc 1 ]
[n S67 . . EP5INEN ]
[s S68 :2 `uc 1 :1 `uc 1 ]
[n S68 . . EP5OUTEN ]
[s S69 :1 `uc 1 ]
[n S69 . EP5STALL ]
[s S70 :3 `uc 1 :1 `uc 1 ]
[n S70 . . EPCONDIS5 ]
[s S71 :4 `uc 1 :1 `uc 1 ]
[n S71 . . EPHSHK5 ]
[s S72 :1 `uc 1 :1 `uc 1 ]
[n S72 . . EPINEN5 ]
[s S73 :2 `uc 1 :1 `uc 1 ]
[n S73 . . EPOUTEN5 ]
[s S74 :1 `uc 1 ]
[n S74 . EPSTALL5 ]
[u S63 `S64 1 `S65 1 `S66 1 `S67 1 `S68 1 `S69 1 `S70 1 `S71 1 `S72 1 `S73 1 `S74 1 ]
[n S63 . . . . . . . . . . . . ]
"956
[v _UEP5bits `VS63 ~T0 @X0 0 e@3883 ]
[s S76 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S76 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S77 :3 `uc 1 :1 `uc 1 ]
[n S77 . . EP6CONDIS ]
[s S78 :4 `uc 1 :1 `uc 1 ]
[n S78 . . EP6HSHK ]
[s S79 :1 `uc 1 :1 `uc 1 ]
[n S79 . . EP6INEN ]
[s S80 :2 `uc 1 :1 `uc 1 ]
[n S80 . . EP6OUTEN ]
[s S81 :1 `uc 1 ]
[n S81 . EP6STALL ]
[s S82 :3 `uc 1 :1 `uc 1 ]
[n S82 . . EPCONDIS6 ]
[s S83 :4 `uc 1 :1 `uc 1 ]
[n S83 . . EPHSHK6 ]
[s S84 :1 `uc 1 :1 `uc 1 ]
[n S84 . . EPINEN6 ]
[s S85 :2 `uc 1 :1 `uc 1 ]
[n S85 . . EPOUTEN6 ]
[s S86 :1 `uc 1 ]
[n S86 . EPSTALL6 ]
[u S75 `S76 1 `S77 1 `S78 1 `S79 1 `S80 1 `S81 1 `S82 1 `S83 1 `S84 1 `S85 1 `S86 1 ]
[n S75 . . . . . . . . . . . . ]
"1087
[v _UEP6bits `VS75 ~T0 @X0 0 e@3884 ]
[s S88 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S88 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S89 :3 `uc 1 :1 `uc 1 ]
[n S89 . . EP7CONDIS ]
[s S90 :4 `uc 1 :1 `uc 1 ]
[n S90 . . EP7HSHK ]
[s S91 :1 `uc 1 :1 `uc 1 ]
[n S91 . . EP7INEN ]
[s S92 :2 `uc 1 :1 `uc 1 ]
[n S92 . . EP7OUTEN ]
[s S93 :1 `uc 1 ]
[n S93 . EP7STALL ]
[s S94 :3 `uc 1 :1 `uc 1 ]
[n S94 . . EPCONDIS7 ]
[s S95 :4 `uc 1 :1 `uc 1 ]
[n S95 . . EPHSHK7 ]
[s S96 :1 `uc 1 :1 `uc 1 ]
[n S96 . . EPINEN7 ]
[s S97 :2 `uc 1 :1 `uc 1 ]
[n S97 . . EPOUTEN7 ]
[s S98 :1 `uc 1 ]
[n S98 . EPSTALL7 ]
[u S87 `S88 1 `S89 1 `S90 1 `S91 1 `S92 1 `S93 1 `S94 1 `S95 1 `S96 1 `S97 1 `S98 1 ]
[n S87 . . . . . . . . . . . . ]
"1218
[v _UEP7bits `VS87 ~T0 @X0 0 e@3885 ]
[s S100 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S100 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S101 :3 `uc 1 :1 `uc 1 ]
[n S101 . . EPCONDIS8 ]
[s S102 :4 `uc 1 :1 `uc 1 ]
[n S102 . . EPHSHK8 ]
[s S103 :1 `uc 1 :1 `uc 1 ]
[n S103 . . EPINEN8 ]
[s S104 :2 `uc 1 :1 `uc 1 ]
[n S104 . . EPOUTEN8 ]
[s S105 :1 `uc 1 ]
[n S105 . EPSTALL8 ]
[u S99 `S100 1 `S101 1 `S102 1 `S103 1 `S104 1 `S105 1 ]
[n S99 . . . . . . . ]
"1330
[v _UEP8bits `VS99 ~T0 @X0 0 e@3886 ]
[s S107 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S107 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S108 :3 `uc 1 :1 `uc 1 ]
[n S108 . . EPCONDIS9 ]
[s S109 :4 `uc 1 :1 `uc 1 ]
[n S109 . . EPHSHK9 ]
[s S110 :1 `uc 1 :1 `uc 1 ]
[n S110 . . EPINEN9 ]
[s S111 :2 `uc 1 :1 `uc 1 ]
[n S111 . . EPOUTEN9 ]
[s S112 :1 `uc 1 ]
[n S112 . EPSTALL9 ]
[u S106 `S107 1 `S108 1 `S109 1 `S110 1 `S111 1 `S112 1 ]
[n S106 . . . . . . . ]
"1417
[v _UEP9bits `VS106 ~T0 @X0 0 e@3887 ]
[s S114 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S114 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S115 :3 `uc 1 :1 `uc 1 ]
[n S115 . . EPCONDIS10 ]
[s S116 :4 `uc 1 :1 `uc 1 ]
[n S116 . . EPHSHK10 ]
[s S117 :1 `uc 1 :1 `uc 1 ]
[n S117 . . EPINEN10 ]
[s S118 :2 `uc 1 :1 `uc 1 ]
[n S118 . . EPOUTEN10 ]
[s S119 :1 `uc 1 ]
[n S119 . EPSTALL10 ]
[u S113 `S114 1 `S115 1 `S116 1 `S117 1 `S118 1 `S119 1 ]
[n S113 . . . . . . . ]
"1504
[v _UEP10bits `VS113 ~T0 @X0 0 e@3888 ]
[s S121 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S121 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S122 :3 `uc 1 :1 `uc 1 ]
[n S122 . . EPCONDIS11 ]
[s S123 :4 `uc 1 :1 `uc 1 ]
[n S123 . . EPHSHK11 ]
[s S124 :1 `uc 1 :1 `uc 1 ]
[n S124 . . EPINEN11 ]
[s S125 :2 `uc 1 :1 `uc 1 ]
[n S125 . . EPOUTEN11 ]
[s S126 :1 `uc 1 ]
[n S126 . EPSTALL11 ]
[u S120 `S121 1 `S122 1 `S123 1 `S124 1 `S125 1 `S126 1 ]
[n S120 . . . . . . . ]
"1591
[v _UEP11bits `VS120 ~T0 @X0 0 e@3889 ]
[s S128 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S128 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S129 :3 `uc 1 :1 `uc 1 ]
[n S129 . . EPCONDIS12 ]
[s S130 :4 `uc 1 :1 `uc 1 ]
[n S130 . . EPHSHK12 ]
[s S131 :1 `uc 1 :1 `uc 1 ]
[n S131 . . EPINEN12 ]
[s S132 :2 `uc 1 :1 `uc 1 ]
[n S132 . . EPOUTEN12 ]
[s S133 :1 `uc 1 ]
[n S133 . EPSTALL12 ]
[u S127 `S128 1 `S129 1 `S130 1 `S131 1 `S132 1 `S133 1 ]
[n S127 . . . . . . . ]
"1678
[v _UEP12bits `VS127 ~T0 @X0 0 e@3890 ]
[s S135 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S135 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S136 :3 `uc 1 :1 `uc 1 ]
[n S136 . . EPCONDIS13 ]
[s S137 :4 `uc 1 :1 `uc 1 ]
[n S137 . . EPHSHK13 ]
[s S138 :1 `uc 1 :1 `uc 1 ]
[n S138 . . EPINEN13 ]
[s S139 :2 `uc 1 :1 `uc 1 ]
[n S139 . . EPOUTEN13 ]
[s S140 :1 `uc 1 ]
[n S140 . EPSTALL13 ]
[u S134 `S135 1 `S136 1 `S137 1 `S138 1 `S139 1 `S140 1 ]
[n S134 . . . . . . . ]
"1765
[v _UEP13bits `VS134 ~T0 @X0 0 e@3891 ]
[s S142 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S142 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S143 :3 `uc 1 :1 `uc 1 ]
[n S143 . . EPCONDIS14 ]
[s S144 :4 `uc 1 :1 `uc 1 ]
[n S144 . . EPHSHK14 ]
[s S145 :1 `uc 1 :1 `uc 1 ]
[n S145 . . EPINEN14 ]
[s S146 :2 `uc 1 :1 `uc 1 ]
[n S146 . . EPOUTEN14 ]
[s S147 :1 `uc 1 ]
[n S147 . EPSTALL14 ]
[u S141 `S142 1 `S143 1 `S144 1 `S145 1 `S146 1 `S147 1 ]
[n S141 . . . . . . . ]
"1852
[v _UEP14bits `VS141 ~T0 @X0 0 e@3892 ]
[s S149 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S149 . EPSTALL EPINEN EPOUTEN EPCONDIS EPHSHK ]
[s S150 :3 `uc 1 :1 `uc 1 ]
[n S150 . . EPCONDIS15 ]
[s S151 :4 `uc 1 :1 `uc 1 ]
[n S151 . . EPHSHK15 ]
[s S152 :1 `uc 1 :1 `uc 1 ]
[n S152 . . EPINEN15 ]
[s S153 :2 `uc 1 :1 `uc 1 ]
[n S153 . . EPOUTEN15 ]
[s S154 :1 `uc 1 ]
[n S154 . EPSTALL15 ]
[u S148 `S149 1 `S150 1 `S151 1 `S152 1 `S153 1 `S154 1 ]
[n S148 . . . . . . . ]
"1939
[v _UEP15bits `VS148 ~T0 @X0 0 e@3893 ]
[s S156 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S156 . URSTIE UERRIE ACTVIE TRNIE IDLEIE STALLIE SOFIE ]
[u S155 `S156 1 ]
[n S155 . . ]
"2009
[v _UIEbits `VS155 ~T0 @X0 0 e@3894 ]
[s S158 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S158 . PIDEE CRC5EE CRC16EE DFN8EE BTOEE . BTSEE ]
[u S157 `S158 1 ]
[n S157 . . ]
"2064
[v _UEIEbits `VS157 ~T0 @X0 0 e@3895 ]
[s S160 :7 `uc 1 ]
[n S160 . ADDR ]
[s S161 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S161 . ADDR0 ADDR1 ADDR2 ADDR3 ADDR4 ADDR5 ADDR6 ]
[u S159 `S160 1 `S161 1 ]
[n S159 . . . ]
"2117
[v _UADDRbits `VS159 ~T0 @X0 0 e@3896 ]
[s S163 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S163 . PPB0 PPB1 FSEN UTRDIS UPUEN . UOEMON UTEYE ]
[s S164 :1 `uc 1 ]
[n S164 . UPP0 ]
[s S165 :1 `uc 1 :1 `uc 1 ]
[n S165 . . UPP1 ]
[u S162 `S163 1 `S164 1 `S165 1 ]
[n S162 . . . . ]
"2185
[v _UCFGbits `VS162 ~T0 @X0 0 e@3897 ]
[s S167 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S167 . PMPTTL RTSECSEL0 RTSECSEL1 ]
[u S166 `S167 1 ]
[n S166 . . ]
"2246
[v _PADCFG1bits `VS166 ~T0 @X0 0 e@3900 ]
[s S169 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S169 . RODIV ROSEL ROSSLP . ROON ]
[s S170 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S170 . RODIV0 RODIV1 RODIV2 RODIV3 ]
[u S168 `S169 1 `S170 1 ]
[n S168 . . . ]
"2285
[v _REFOCONbits `VS168 ~T0 @X0 0 e@3901 ]
[s S172 :8 `uc 1 ]
[n S172 . CAL ]
[s S173 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S173 . CAL0 CAL1 CAL2 CAL3 CAL4 CAL5 CAL6 CAL7 ]
[u S171 `S172 1 `S173 1 ]
[n S171 . . . ]
"2349
[v _RTCCALbits `VS171 ~T0 @X0 0 e@3902 ]
[s S175 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S175 . RTCPTR0 RTCPTR1 RTCOE HALFSEC RTCSYNC RTCWREN . RTCEN ]
[u S174 `S175 1 ]
[n S174 . . ]
"2415
[v _RTCCFGbits `VS174 ~T0 @X0 0 e@3903 ]
[s S177 :1 `uc 1 :1 `uc 1 ]
[n S177 . SPI1OD SPI2OD ]
[u S176 `S177 1 ]
[n S176 . . ]
"2465
[v _ODCON3bits `VS176 ~T0 @X0 0 e@3904 ]
[s S179 :1 `uc 1 :1 `uc 1 ]
[n S179 . U1OD U2OD ]
[u S178 `S179 1 ]
[n S178 . . ]
"2490
[v _ODCON2bits `VS178 ~T0 @X0 0 e@3905 ]
[s S181 :1 `uc 1 :1 `uc 1 ]
[n S181 . ECCP1OD ECCP2OD ]
[u S180 `S181 1 ]
[n S180 . . ]
"2515
[v _ODCON1bits `VS180 ~T0 @X0 0 e@3906 ]
[s S183 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S183 . PCFG0 PCFG1 PCFG2 PCFG3 PCFG4 ]
[u S182 `S183 1 ]
[n S182 . . ]
"2543
[v _ANCON0bits `VS182 ~T0 @X0 0 e@3912 ]
[s S185 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S185 . PCFG8 PCFG9 PCFG10 PCFG11 PCFG12 . VBG2EN VBGEN ]
[s S186 :6 `uc 1 :1 `uc 1 ]
[n S186 . . PCFG14 ]
[s S187 :7 `uc 1 :1 `uc 1 ]
[n S187 . . PCFG15 ]
[u S184 `S185 1 `S186 1 `S187 1 ]
[n S184 . . . . ]
"2597
[v _ANCON1bits `VS184 ~T0 @X0 0 e@3913 ]
[s S189 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S189 . DSPOR . DSMCLR DSRTC DSWDT DSULP . DSFLT ]
[u S188 `S189 1 ]
[n S188 . . ]
"2663
[v _DSWAKELbits `VS188 ~T0 @X0 0 e@3914 ]
[s S191 :1 `uc 1 ]
[n S191 . DSINT0 ]
[u S190 `S191 1 ]
[n S190 . . ]
"2707
[v _DSWAKEHbits `VS190 ~T0 @X0 0 e@3915 ]
[s S193 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S193 . RELEASE DSBOR ULPWDIS ]
[u S192 `S193 1 ]
[n S192 . . ]
"2728
[v _DSCONLbits `VS192 ~T0 @X0 0 e@3916 ]
[s S195 :1 `uc 1 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S195 . RTCWDIS DSULPEN . DSEN ]
[u S194 `S195 1 ]
[n S194 . . ]
"2760
[v _DSCONHbits `VS194 ~T0 @X0 0 e@3917 ]
"2779
[v _DSGPR0 `Vuc ~T0 @X0 0 e@3918 ]
[s S197 :8 `uc 1 ]
[n S197 . DSGPR0 ]
[u S196 `S197 1 ]
[n S196 . . ]
"2789
[v _DSGPR0bits `VS196 ~T0 @X0 0 e@3918 ]
"2798
[v _DSGPR1 `Vuc ~T0 @X0 0 e@3919 ]
[s S199 :8 `uc 1 ]
[n S199 . DSGPR1 ]
[u S198 `S199 1 ]
[n S198 . . ]
"2808
[v _DSGPR1bits `VS198 ~T0 @X0 0 e@3919 ]
[s S201 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S201 . T3CCP1 T3CCP2 . T1RUN ]
[u S200 `S201 1 ]
[n S200 . . ]
"2830
[v _TCLKCONbits `VS200 ~T0 @X0 0 e@3922 ]
[s S203 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S203 . CVR CVRSS CVRR CVROE CVREN ]
[s S204 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S204 . CVR0 CVR1 CVR2 CVR3 ]
[s S205 :6 `uc 1 :1 `uc 1 ]
[n S205 . . CVROEN ]
[u S202 `S203 1 `S204 1 `S205 1 ]
[n S202 . . . . ]
"2873
[v _CVRCONbits `VS202 ~T0 @X0 0 e@3923 ]
"2927
[v _UFRM `Vus ~T0 @X0 0 e@3936 ]
[s S207 :8 `uc 1 ]
[n S207 . FRM ]
[s S208 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S208 . FRM0 FRM1 FRM2 FRM3 FRM4 FRM5 FRM6 FRM7 ]
[s S209 :8 `uc 1 ]
[n S209 . FRML ]
[u S206 `S207 1 `S208 1 `S209 1 ]
[n S206 . . . . ]
"2956
[v _UFRMLbits `VS206 ~T0 @X0 0 e@3936 ]
[s S211 :3 `uc 1 ]
[n S211 . FRM ]
[s S212 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S212 . FRM8 FRM9 FRM10 ]
[u S210 `S211 1 `S212 1 ]
[n S210 . . . ]
"3025
[v _UFRMHbits `VS210 ~T0 @X0 0 e@3937 ]
[s S214 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S214 . URSTIF UERRIF ACTVIF TRNIF IDLEIF STALLIF SOFIF ]
[u S213 `S214 1 ]
[n S213 . . ]
"3065
[v _UIRbits `VS213 ~T0 @X0 0 e@3938 ]
[s S216 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S216 . PIDEF CRC5EF CRC16EF DFN8EF BTOEF . BTSEF ]
[u S215 `S216 1 ]
[n S215 . . ]
"3120
[v _UEIRbits `VS215 ~T0 @X0 0 e@3939 ]
[s S218 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S218 . . PPBI DIR ENDP ]
[s S219 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S219 . . ENDP0 ENDP1 ENDP2 ENDP3 ]
[u S217 `S218 1 `S219 1 ]
[n S217 . . . ]
"3174
[v _USTATbits `VS217 ~T0 @X0 0 e@3940 ]
[s S221 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S221 . . SUSPND RESUME USBEN PKTDIS SE0 PPBRST ]
[u S220 `S221 1 ]
[n S220 . . ]
"3229
[v _UCONbits `VS220 ~T0 @X0 0 e@3941 ]
"3263
[v _DMABCH `Vuc ~T0 @X0 0 e@3942 ]
[s S223 :2 `uc 1 ]
[n S223 . DMACNTHB ]
[u S222 `S223 1 ]
[n S222 . . ]
"3273
[v _DMABCHbits `VS222 ~T0 @X0 0 e@3942 ]
"3282
[v _DMABCL `Vuc ~T0 @X0 0 e@3943 ]
[s S225 :8 `uc 1 ]
[n S225 . DMACNTLB ]
[u S224 `S225 1 ]
[n S224 . . ]
"3292
[v _DMABCLbits `VS224 ~T0 @X0 0 e@3943 ]
"3301
[v _RXADDRH `Vuc ~T0 @X0 0 e@3944 ]
[s S227 :4 `uc 1 ]
[n S227 . DMARCPTRHB ]
[u S226 `S227 1 ]
[n S226 . . ]
"3311
[v _RXADDRHbits `VS226 ~T0 @X0 0 e@3944 ]
"3320
[v _RXADDRL `Vuc ~T0 @X0 0 e@3945 ]
[s S229 :8 `uc 1 ]
[n S229 . DMARCVPTRLB ]
[u S228 `S229 1 ]
[n S228 . . ]
"3330
[v _RXADDRLbits `VS228 ~T0 @X0 0 e@3945 ]
"3339
[v _TXADDRH `Vuc ~T0 @X0 0 e@3946 ]
[s S231 :4 `uc 1 ]
[n S231 . DMATXPTRHB ]
[u S230 `S231 1 ]
[n S230 . . ]
"3349
[v _TXADDRHbits `VS230 ~T0 @X0 0 e@3946 ]
"3358
[v _TXADDRL `Vuc ~T0 @X0 0 e@3947 ]
[s S233 :8 `uc 1 ]
[n S233 . DMATXPTRLB ]
[u S232 `S233 1 ]
[n S232 . . ]
"3368
[v _TXADDRLbits `VS232 ~T0 @X0 0 e@3947 ]
"3382
[v _CMSTATUS `Vuc ~T0 @X0 0 e@3952 ]
[s S235 :1 `uc 1 :1 `uc 1 ]
[n S235 . COUT1 COUT2 ]
[u S234 `S235 1 ]
[n S234 . . ]
"3393
[v _CMSTATbits `VS234 ~T0 @X0 0 e@3952 ]
[s S237 :1 `uc 1 :1 `uc 1 ]
[n S237 . COUT1 COUT2 ]
[u S236 `S237 1 ]
[n S236 . . ]
"3412
[v _CMSTATUSbits `VS236 ~T0 @X0 0 e@3952 ]
[s S239 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S239 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S240 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S240 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S241 :5 `uc 1 :1 `uc 1 ]
[n S241 . . ACKDT2 ]
[s S242 :4 `uc 1 :1 `uc 1 ]
[n S242 . . ACKEN2 ]
[s S243 :6 `uc 1 :1 `uc 1 ]
[n S243 . . ACKSTAT2 ]
[s S244 :1 `uc 1 :1 `uc 1 ]
[n S244 . . ADMSK12 ]
[s S245 :2 `uc 1 :1 `uc 1 ]
[n S245 . . ADMSK22 ]
[s S246 :3 `uc 1 :1 `uc 1 ]
[n S246 . . ADMSK32 ]
[s S247 :4 `uc 1 :1 `uc 1 ]
[n S247 . . ADMSK42 ]
[s S248 :5 `uc 1 :1 `uc 1 ]
[n S248 . . ADMSK52 ]
[s S249 :7 `uc 1 :1 `uc 1 ]
[n S249 . . GCEN2 ]
[s S250 :2 `uc 1 :1 `uc 1 ]
[n S250 . . PEN2 ]
[s S251 :3 `uc 1 :1 `uc 1 ]
[n S251 . . RCEN2 ]
[s S252 :1 `uc 1 :1 `uc 1 ]
[n S252 . . RSEN2 ]
[s S253 :1 `uc 1 ]
[n S253 . SEN2 ]
[u S238 `S239 1 `S240 1 `S241 1 `S242 1 `S243 1 `S244 1 `S245 1 `S246 1 `S247 1 `S248 1 `S249 1 `S250 1 `S251 1 `S252 1 `S253 1 ]
[n S238 . . . . . . . . . . . . . . . . ]
"3502
[v _SSP2CON2bits `VS238 ~T0 @X0 0 e@3953 ]
[s S255 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S255 . SSPM CKP SSPEN SSPOV WCOL ]
[s S256 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S256 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S257 :4 `uc 1 :1 `uc 1 ]
[n S257 . . CKP2 ]
[s S258 :5 `uc 1 :1 `uc 1 ]
[n S258 . . SSPEN2 ]
[s S259 :1 `uc 1 ]
[n S259 . SSPM02 ]
[s S260 :1 `uc 1 :1 `uc 1 ]
[n S260 . . SSPM12 ]
[s S261 :2 `uc 1 :1 `uc 1 ]
[n S261 . . SSPM22 ]
[s S262 :3 `uc 1 :1 `uc 1 ]
[n S262 . . SSPM32 ]
[s S263 :6 `uc 1 :1 `uc 1 ]
[n S263 . . SSPOV2 ]
[s S264 :7 `uc 1 :1 `uc 1 ]
[n S264 . . WCOL2 ]
[u S254 `S255 1 `S256 1 `S257 1 `S258 1 `S259 1 `S260 1 `S261 1 `S262 1 `S263 1 `S264 1 ]
[n S254 . . . . . . . . . . . ]
"3687
[v _SSP2CON1bits `VS254 ~T0 @X0 0 e@3954 ]
[s S266 :2 `uc 1 :1 `uc 1 ]
[n S266 . . R_NOT_W ]
[s S267 :5 `uc 1 :1 `uc 1 ]
[n S267 . . D_NOT_A ]
[s S268 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S268 . BF UA R_nW S P D_nA CKE SMP ]
[s S269 :1 `uc 1 ]
[n S269 . BF2 ]
[s S270 :6 `uc 1 :1 `uc 1 ]
[n S270 . . CKE2 ]
[s S271 :5 `uc 1 :1 `uc 1 ]
[n S271 . . DA2 ]
[s S272 :5 `uc 1 :1 `uc 1 ]
[n S272 . . DATA_ADDRESS2 ]
[s S273 :5 `uc 1 :1 `uc 1 ]
[n S273 . . D_A2 ]
[s S274 :5 `uc 1 :1 `uc 1 ]
[n S274 . . D_nA2 ]
[s S275 :5 `uc 1 :1 `uc 1 ]
[n S275 . . I2C_DAT2 ]
[s S276 :2 `uc 1 :1 `uc 1 ]
[n S276 . . I2C_READ2 ]
[s S277 :3 `uc 1 :1 `uc 1 ]
[n S277 . . I2C_START2 ]
[s S278 :4 `uc 1 :1 `uc 1 ]
[n S278 . . I2C_STOP2 ]
[s S279 :4 `uc 1 :1 `uc 1 ]
[n S279 . . P2 ]
[s S280 :2 `uc 1 :1 `uc 1 ]
[n S280 . . READ_WRITE2 ]
[s S281 :2 `uc 1 :1 `uc 1 ]
[n S281 . . RW2 ]
[s S282 :2 `uc 1 :1 `uc 1 ]
[n S282 . . R_W2 ]
[s S283 :2 `uc 1 :1 `uc 1 ]
[n S283 . . R_nW2 ]
[s S284 :3 `uc 1 :1 `uc 1 ]
[n S284 . . S2 ]
[s S285 :7 `uc 1 :1 `uc 1 ]
[n S285 . . SMP2 ]
[s S286 :3 `uc 1 :1 `uc 1 ]
[n S286 . . START2 ]
[s S287 :4 `uc 1 :1 `uc 1 ]
[n S287 . . STOP2 ]
[s S288 :1 `uc 1 :1 `uc 1 ]
[n S288 . . UA2 ]
[s S289 :5 `uc 1 :1 `uc 1 ]
[n S289 . . nA2 ]
[s S290 :5 `uc 1 :1 `uc 1 ]
[n S290 . . nADDRESS2 ]
[s S291 :2 `uc 1 :1 `uc 1 ]
[n S291 . . nW2 ]
[s S292 :2 `uc 1 :1 `uc 1 ]
[n S292 . . nWRITE2 ]
[u S265 `S266 1 `S267 1 `S268 1 `S269 1 `S270 1 `S271 1 `S272 1 `S273 1 `S274 1 `S275 1 `S276 1 `S277 1 `S278 1 `S279 1 `S280 1 `S281 1 `S282 1 `S283 1 `S284 1 `S285 1 `S286 1 `S287 1 `S288 1 `S289 1 `S290 1 `S291 1 `S292 1 ]
[n S265 . . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"3896
[v _SSP2STATbits `VS265 ~T0 @X0 0 e@3955 ]
[s S294 :8 `uc 1 ]
[n S294 . SSPADD ]
[s S295 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S295 . MSK0 MSK1 MSK2 MSK3 MSK4 MSK5 MSK6 MSK7 ]
[s S296 :1 `uc 1 ]
[n S296 . MSK02 ]
[s S297 :1 `uc 1 :1 `uc 1 ]
[n S297 . . MSK12 ]
[s S298 :2 `uc 1 :1 `uc 1 ]
[n S298 . . MSK22 ]
[s S299 :3 `uc 1 :1 `uc 1 ]
[n S299 . . MSK32 ]
[s S300 :4 `uc 1 :1 `uc 1 ]
[n S300 . . MSK42 ]
[s S301 :5 `uc 1 :1 `uc 1 ]
[n S301 . . MSK52 ]
[s S302 :6 `uc 1 :1 `uc 1 ]
[n S302 . . MSK62 ]
[s S303 :7 `uc 1 :1 `uc 1 ]
[n S303 . . MSK72 ]
[u S293 `S294 1 `S295 1 `S296 1 `S297 1 `S298 1 `S299 1 `S300 1 `S301 1 `S302 1 `S303 1 ]
[n S293 . . . . . . . . . . . ]
"4121
[v _SSP2ADDbits `VS293 ~T0 @X0 0 e@3956 ]
"4210
[v _SSP2BUF `Vuc ~T0 @X0 0 e@3957 ]
[s S305 :8 `uc 1 ]
[n S305 . SSPBUF ]
[u S304 `S305 1 ]
[n S304 . . ]
"4220
[v _SSP2BUFbits `VS304 ~T0 @X0 0 e@3957 ]
[s S307 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S307 . T4CKPS TMR4ON T4OUTPS ]
[s S308 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S308 . T4CKPS0 T4CKPS1 . T4OUTPS0 T4OUTPS1 T4OUTPS2 T4OUTPS3 ]
[u S306 `S307 1 `S308 1 ]
[n S306 . . . ]
"4250
[v _T4CONbits `VS306 ~T0 @X0 0 e@3958 ]
"4299
[v _PR4 `Vuc ~T0 @X0 0 e@3959 ]
[s S310 :8 `uc 1 ]
[n S310 . PR4 ]
[u S309 `S310 1 ]
[n S309 . . ]
"4309
[v _PR4bits `VS309 ~T0 @X0 0 e@3959 ]
"4318
[v _TMR4 `Vuc ~T0 @X0 0 e@3960 ]
[s S312 :8 `uc 1 ]
[n S312 . TMR4 ]
[u S311 `S312 1 ]
[n S311 . . ]
"4328
[v _TMR4bits `VS311 ~T0 @X0 0 e@3960 ]
[s S314 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S314 . TMR3ON RD16 T3SYNC . T3CKPS TMR3CS ]
[s S315 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S315 . . T3CKPS0 T3CKPS1 TMR3CS0 TMR3CS1 ]
[s S316 :7 `uc 1 :1 `uc 1 ]
[n S316 . . RD163 ]
[s S317 :7 `uc 1 :1 `uc 1 ]
[n S317 . . T3RD16 ]
[u S313 `S314 1 `S315 1 `S316 1 `S317 1 ]
[n S313 . . . . . ]
"4367
[v _T3CONbits `VS313 ~T0 @X0 0 e@3961 ]
"4426
[v _TMR3 `Vus ~T0 @X0 0 e@3962 ]
"4432
[v _TMR3L `Vuc ~T0 @X0 0 e@3962 ]
[s S319 :8 `uc 1 ]
[n S319 . TMR3L ]
[u S318 `S319 1 ]
[n S318 . . ]
"4442
[v _TMR3Lbits `VS318 ~T0 @X0 0 e@3962 ]
"4451
[v _TMR3H `Vuc ~T0 @X0 0 e@3963 ]
[s S321 :8 `uc 1 ]
[n S321 . TMR3H ]
[u S320 `S321 1 ]
[n S320 . . ]
"4461
[v _TMR3Hbits `VS320 ~T0 @X0 0 e@3963 ]
[s S323 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S323 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S324 :1 `uc 1 ]
[n S324 . ABDEN2 ]
[s S325 :7 `uc 1 :1 `uc 1 ]
[n S325 . . ABDOVF2 ]
[s S326 :3 `uc 1 :1 `uc 1 ]
[n S326 . . BRG162 ]
[s S327 :5 `uc 1 :1 `uc 1 ]
[n S327 . . DTRXP2 ]
[s S328 :6 `uc 1 :1 `uc 1 ]
[n S328 . . RCIDL2 ]
[s S329 :6 `uc 1 :1 `uc 1 ]
[n S329 . . RCMT2 ]
[s S330 :5 `uc 1 :1 `uc 1 ]
[n S330 . . RXDTP2 ]
[s S331 :4 `uc 1 :1 `uc 1 ]
[n S331 . . SCKP2 ]
[s S332 :4 `uc 1 :1 `uc 1 ]
[n S332 . . TXCKP2 ]
[s S333 :1 `uc 1 :1 `uc 1 ]
[n S333 . . WUE2 ]
[u S322 `S323 1 `S324 1 `S325 1 `S326 1 `S327 1 `S328 1 `S329 1 `S330 1 `S331 1 `S332 1 `S333 1 ]
[n S322 . . . . . . . . . . . . ]
"4526
[v _BAUDCON2bits `VS322 ~T0 @X0 0 e@3964 ]
"4615
[v _SPBRGH2 `Vuc ~T0 @X0 0 e@3965 ]
[s S335 :8 `uc 1 ]
[n S335 . SPBRGH2 ]
[u S334 `S335 1 ]
[n S334 . . ]
"4625
[v _SPBRGH2bits `VS334 ~T0 @X0 0 e@3965 ]
"4639
[v _BAUDCON `Vuc ~T0 @X0 0 e@3966 ]
"4643
[v _BAUDCTL `Vuc ~T0 @X0 0 e@3966 ]
[s S337 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S337 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S338 :1 `uc 1 ]
[n S338 . ABDEN1 ]
[s S339 :7 `uc 1 :1 `uc 1 ]
[n S339 . . ABDOVF1 ]
[s S340 :3 `uc 1 :1 `uc 1 ]
[n S340 . . BRG161 ]
[s S341 :4 `uc 1 :1 `uc 1 ]
[n S341 . . CKTXP ]
[s S342 :5 `uc 1 :1 `uc 1 ]
[n S342 . . DTRXP ]
[s S343 :5 `uc 1 :1 `uc 1 ]
[n S343 . . DTRXP1 ]
[s S344 :6 `uc 1 :1 `uc 1 ]
[n S344 . . RCIDL1 ]
[s S345 :6 `uc 1 :1 `uc 1 ]
[n S345 . . RCMT ]
[s S346 :6 `uc 1 :1 `uc 1 ]
[n S346 . . RCMT1 ]
[s S347 :5 `uc 1 :1 `uc 1 ]
[n S347 . . RXDTP1 ]
[s S348 :4 `uc 1 :1 `uc 1 ]
[n S348 . . SCKP ]
[s S349 :4 `uc 1 :1 `uc 1 ]
[n S349 . . SCKP1 ]
[s S350 :4 `uc 1 :1 `uc 1 ]
[n S350 . . TXCKP1 ]
[s S351 :1 `uc 1 :1 `uc 1 ]
[n S351 . . WUE1 ]
[s S352 :5 `uc 1 :1 `uc 1 ]
[n S352 . . RXCKP ]
[s S353 :1 `uc 1 :1 `uc 1 ]
[n S353 . . W4E ]
[u S336 `S337 1 `S338 1 `S339 1 `S340 1 `S341 1 `S342 1 `S343 1 `S344 1 `S345 1 `S346 1 `S347 1 `S348 1 `S349 1 `S350 1 `S351 1 `S352 1 `S353 1 ]
[n S336 . . . . . . . . . . . . . . . . . . ]
"4723
[v _BAUDCON1bits `VS336 ~T0 @X0 0 e@3966 ]
[s S355 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S355 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S356 :1 `uc 1 ]
[n S356 . ABDEN1 ]
[s S357 :7 `uc 1 :1 `uc 1 ]
[n S357 . . ABDOVF1 ]
[s S358 :3 `uc 1 :1 `uc 1 ]
[n S358 . . BRG161 ]
[s S359 :4 `uc 1 :1 `uc 1 ]
[n S359 . . CKTXP ]
[s S360 :5 `uc 1 :1 `uc 1 ]
[n S360 . . DTRXP ]
[s S361 :5 `uc 1 :1 `uc 1 ]
[n S361 . . DTRXP1 ]
[s S362 :6 `uc 1 :1 `uc 1 ]
[n S362 . . RCIDL1 ]
[s S363 :6 `uc 1 :1 `uc 1 ]
[n S363 . . RCMT ]
[s S364 :6 `uc 1 :1 `uc 1 ]
[n S364 . . RCMT1 ]
[s S365 :5 `uc 1 :1 `uc 1 ]
[n S365 . . RXDTP1 ]
[s S366 :4 `uc 1 :1 `uc 1 ]
[n S366 . . SCKP ]
[s S367 :4 `uc 1 :1 `uc 1 ]
[n S367 . . SCKP1 ]
[s S368 :4 `uc 1 :1 `uc 1 ]
[n S368 . . TXCKP1 ]
[s S369 :1 `uc 1 :1 `uc 1 ]
[n S369 . . WUE1 ]
[s S370 :5 `uc 1 :1 `uc 1 ]
[n S370 . . RXCKP ]
[s S371 :1 `uc 1 :1 `uc 1 ]
[n S371 . . W4E ]
[u S354 `S355 1 `S356 1 `S357 1 `S358 1 `S359 1 `S360 1 `S361 1 `S362 1 `S363 1 `S364 1 `S365 1 `S366 1 `S367 1 `S368 1 `S369 1 `S370 1 `S371 1 ]
[n S354 . . . . . . . . . . . . . . . . . . ]
"4916
[v _BAUDCONbits `VS354 ~T0 @X0 0 e@3966 ]
[s S373 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S373 . ABDEN WUE . BRG16 TXCKP RXDTP RCIDL ABDOVF ]
[s S374 :1 `uc 1 ]
[n S374 . ABDEN1 ]
[s S375 :7 `uc 1 :1 `uc 1 ]
[n S375 . . ABDOVF1 ]
[s S376 :3 `uc 1 :1 `uc 1 ]
[n S376 . . BRG161 ]
[s S377 :4 `uc 1 :1 `uc 1 ]
[n S377 . . CKTXP ]
[s S378 :5 `uc 1 :1 `uc 1 ]
[n S378 . . DTRXP ]
[s S379 :5 `uc 1 :1 `uc 1 ]
[n S379 . . DTRXP1 ]
[s S380 :6 `uc 1 :1 `uc 1 ]
[n S380 . . RCIDL1 ]
[s S381 :6 `uc 1 :1 `uc 1 ]
[n S381 . . RCMT ]
[s S382 :6 `uc 1 :1 `uc 1 ]
[n S382 . . RCMT1 ]
[s S383 :5 `uc 1 :1 `uc 1 ]
[n S383 . . RXDTP1 ]
[s S384 :4 `uc 1 :1 `uc 1 ]
[n S384 . . SCKP ]
[s S385 :4 `uc 1 :1 `uc 1 ]
[n S385 . . SCKP1 ]
[s S386 :4 `uc 1 :1 `uc 1 ]
[n S386 . . TXCKP1 ]
[s S387 :1 `uc 1 :1 `uc 1 ]
[n S387 . . WUE1 ]
[s S388 :5 `uc 1 :1 `uc 1 ]
[n S388 . . RXCKP ]
[s S389 :1 `uc 1 :1 `uc 1 ]
[n S389 . . W4E ]
[u S372 `S373 1 `S374 1 `S375 1 `S376 1 `S377 1 `S378 1 `S379 1 `S380 1 `S381 1 `S382 1 `S383 1 `S384 1 `S385 1 `S386 1 `S387 1 `S388 1 `S389 1 ]
[n S372 . . . . . . . . . . . . . . . . . . ]
"5108
[v _BAUDCTLbits `VS372 ~T0 @X0 0 e@3966 ]
"5227
[v _SPBRGH1 `Vuc ~T0 @X0 0 e@3967 ]
"5232
[v _SPBRGH `Vuc ~T0 @X0 0 e@3967 ]
[s S391 :8 `uc 1 ]
[n S391 . SPBRGH1 ]
[u S390 `S391 1 ]
[n S390 . . ]
"5242
[v _SPBRGH1bits `VS390 ~T0 @X0 0 e@3967 ]
[s S393 :8 `uc 1 ]
[n S393 . SPBRGH1 ]
[u S392 `S393 1 ]
[n S392 . . ]
"5255
[v _SPBRGHbits `VS392 ~T0 @X0 0 e@3967 ]
[s S395 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S395 . RA0 RA1 RA2 RA3 . RA5 RA6 RA7 ]
[s S396 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S396 . AN0 AN1 AN2 AN3 . AN4 OSC2 OSC1 ]
[s S397 :5 `uc 1 :1 `uc 1 ]
[n S397 . . NOT_SS1 ]
[s S398 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S398 . C1INA C2INA VREF_MINUS VREF_PLUS . nSS1 CLKO CLKI ]
[s S399 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S399 . . CVREF_MINUS C1INB . HLVDIN ]
[s S400 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S400 . RP0 RP1 C2INB . RCV ]
[s S401 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S401 . ULPWU . RP2 ]
[s S402 :5 `uc 1 :1 `uc 1 ]
[n S402 . . LVDIN ]
[s S403 :4 `uc 1 :1 `uc 1 ]
[n S403 . . RA4 ]
[s S404 :7 `uc 1 :1 `uc 1 ]
[n S404 . . RJPU ]
[s S405 :1 `uc 1 ]
[n S405 . ULPWUIN ]
[u S394 `S395 1 `S396 1 `S397 1 `S398 1 `S399 1 `S400 1 `S401 1 `S402 1 `S403 1 `S404 1 `S405 1 ]
[n S394 . . . . . . . . . . . . ]
"5339
[v _PORTAbits `VS394 ~T0 @X0 0 e@3968 ]
[s S407 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S407 . RB0 RB1 RB2 RB3 RB4 RB5 RB6 RB7 ]
[s S408 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S408 . AN12 AN10 AN8 AN9 . KBI2 KBI3 ]
[s S409 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S409 . INT0 . CTEDG1 CTEDG2 KBI0 KBI1 PGC PGD ]
[s S410 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S410 . RP3 RTCC . SCK1 SDI1 RP9 RP10 ]
[s S411 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S411 . . RP4 VMO VPO SCL1 SDA1 ]
[s S412 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S412 . . REFO RP6 RP7 RP8 ]
[s S413 :2 `uc 1 :1 `uc 1 ]
[n S413 . . RP5 ]
[s S414 :3 `uc 1 :1 `uc 1 ]
[n S414 . . CCP2_PA2 ]
[u S406 `S407 1 `S408 1 `S409 1 `S410 1 `S411 1 `S412 1 `S413 1 `S414 1 ]
[n S406 . . . . . . . . . ]
"5586
[v _PORTBbits `VS406 ~T0 @X0 0 e@3969 ]
[s S416 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S416 . RC0 RC1 RC2 . RC4 RC5 RC6 RC7 ]
[s S417 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S417 . T1OSO T1OSI AN11 . D_MINUS D_PLUS ]
[s S418 :1 `uc 1 :1 `uc 1 ]
[n S418 . . NOT_UOE ]
[s S419 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S419 . T1CK nUOE CTPLS . VM VP TX1 RX1 ]
[s S420 :1 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S420 . RP11 RP12 RP13 . CK1 DT1 ]
[s S421 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S421 . . RP17 SDO1 ]
[s S422 :7 `uc 1 :1 `uc 1 ]
[n S422 . . RP18 ]
[s S423 :1 `uc 1 :1 `uc 1 ]
[n S423 . . CCP2 ]
[s S424 :2 `uc 1 :1 `uc 1 ]
[n S424 . . PA1 ]
[s S425 :1 `uc 1 :1 `uc 1 ]
[n S425 . . PA2 ]
[s S426 :3 `uc 1 :1 `uc 1 ]
[n S426 . . RC3 ]
[u S415 `S416 1 `S417 1 `S418 1 `S419 1 `S420 1 `S421 1 `S422 1 `S423 1 `S424 1 `S425 1 `S426 1 ]
[n S415 . . . . . . . . . . . . ]
"5852
[v _PORTCbits `VS415 ~T0 @X0 0 e@3970 ]
[s S428 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S428 . HLVDL HLVDEN IRVST BGVST VDIRMAG ]
[s S429 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S429 . HLVDL0 HLVDL1 HLVDL2 HLVDL3 ]
[u S427 `S428 1 `S429 1 ]
[n S427 . . . ]
"6036
[v _HLVDCONbits `VS427 ~T0 @X0 0 e@3973 ]
[s S431 :4 `uc 1 :4 `uc 1 ]
[n S431 . INTLVL DLYCYC ]
[s S432 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S432 . INTLVL0 INTLVL1 INTLVL2 INTLVL3 DLYCYC0 DLYCYC1 DLYCYC2 DLYCYC3 ]
[u S430 `S431 1 `S432 1 ]
[n S430 . . . ]
"6106
[v _DMACON2bits `VS430 ~T0 @X0 0 e@3974 ]
[s S434 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S434 . DMAEN DLYINTEN DUPLEX0 DUPLEX1 RXINC TXINC SSCON0 SSCON1 ]
[u S433 `S434 1 ]
[n S433 . . ]
"6177
[v _DMACON1bits `VS433 ~T0 @X0 0 e@3976 ]
[s S436 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S436 . LATA0 LATA1 LATA2 LATA3 . LATA5 LATA6 LATA7 ]
[s S437 :1 `uc 1 ]
[n S437 . LA0 ]
[s S438 :1 `uc 1 :1 `uc 1 ]
[n S438 . . LA1 ]
[s S439 :2 `uc 1 :1 `uc 1 ]
[n S439 . . LA2 ]
[s S440 :3 `uc 1 :1 `uc 1 ]
[n S440 . . LA3 ]
[s S441 :4 `uc 1 :1 `uc 1 ]
[n S441 . . LA4 ]
[s S442 :5 `uc 1 :1 `uc 1 ]
[n S442 . . LA5 ]
[s S443 :6 `uc 1 :1 `uc 1 ]
[n S443 . . LA6 ]
[s S444 :7 `uc 1 :1 `uc 1 ]
[n S444 . . LA7 ]
[u S435 `S436 1 `S437 1 `S438 1 `S439 1 `S440 1 `S441 1 `S442 1 `S443 1 `S444 1 ]
[n S435 . . . . . . . . . . ]
"6269
[v _LATAbits `VS435 ~T0 @X0 0 e@3977 ]
[s S456 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S456 . LATC0 LATC1 LATC2 . LATC4 LATC5 LATC6 LATC7 ]
[s S457 :1 `uc 1 ]
[n S457 . LC0 ]
[s S458 :1 `uc 1 :1 `uc 1 ]
[n S458 . . LC1 ]
[s S459 :2 `uc 1 :1 `uc 1 ]
[n S459 . . LC2 ]
[s S460 :3 `uc 1 :1 `uc 1 ]
[n S460 . . LC3 ]
[s S461 :4 `uc 1 :1 `uc 1 ]
[n S461 . . LC4 ]
[s S462 :5 `uc 1 :1 `uc 1 ]
[n S462 . . LC5 ]
[s S463 :6 `uc 1 :1 `uc 1 ]
[n S463 . . LC6 ]
[s S464 :7 `uc 1 :1 `uc 1 ]
[n S464 . . LC7 ]
[u S455 `S456 1 `S457 1 `S458 1 `S459 1 `S460 1 `S461 1 `S462 1 `S463 1 `S464 1 ]
[n S455 . . . . . . . . . . ]
"6528
[v _LATCbits `VS455 ~T0 @X0 0 e@3979 ]
"6607
[v _ALRMVALL `Vuc ~T0 @X0 0 e@3982 ]
[s S466 :8 `uc 1 ]
[n S466 . ALRMVALL ]
[u S465 `S466 1 ]
[n S465 . . ]
"6617
[v _ALRMVALLbits `VS465 ~T0 @X0 0 e@3982 ]
"6626
[v _ALRMVALH `Vuc ~T0 @X0 0 e@3983 ]
[s S468 :8 `uc 1 ]
[n S468 . ALRMVALH ]
[u S467 `S468 1 ]
[n S467 . . ]
"6636
[v _ALRMVALHbits `VS467 ~T0 @X0 0 e@3983 ]
[s S470 :8 `uc 1 ]
[n S470 . ARPT ]
[s S471 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S471 . ARPT0 ARPT1 ARPT2 ARPT3 ARPT4 ARPT5 ARPT6 ARPT7 ]
[u S469 `S470 1 `S471 1 ]
[n S469 . . . ]
"6665
[v _ALRMRPTbits `VS469 ~T0 @X0 0 e@3984 ]
[s S473 :2 `uc 1 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S473 . ALRMPTR AMASK CHIME ALRMEN ]
[s S474 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S474 . ALRMPTR0 ALRMPTR1 AMASK0 AMASK1 AMASK2 AMASK3 ]
[u S472 `S473 1 `S474 1 ]
[n S472 . . . ]
"6735
[v _ALRMCFGbits `VS472 ~T0 @X0 0 e@3985 ]
[s S476 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S476 . TRISA0 TRISA1 TRISA2 TRISA3 . TRISA5 TRISA6 TRISA7 ]
[u S475 `S476 1 ]
[n S475 . . ]
"6806
[v _TRISAbits `VS475 ~T0 @X0 0 e@3986 ]
[s S478 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S478 . TRISB0 TRISB1 TRISB2 TRISB3 TRISB4 TRISB5 TRISB6 TRISB7 ]
[u S477 `S478 1 ]
[n S477 . . ]
"6862
[v _TRISBbits `VS477 ~T0 @X0 0 e@3987 ]
[s S480 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S480 . TRISC0 TRISC1 TRISC2 . TRISC4 TRISC5 TRISC6 TRISC7 ]
[s S481 :3 `uc 1 :1 `uc 1 ]
[n S481 . . TRISC3 ]
[u S479 `S480 1 `S481 1 ]
[n S479 . . . ]
"6927
[v _TRISCbits `VS479 ~T0 @X0 0 e@3988 ]
[s S483 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S483 . T3GSS0 T3GSS1 T3GVAL T3GGO_T3DONE T3GSPM T3GTM T3GPOL TMR3GE ]
[s S484 :3 `uc 1 :1 `uc 1 ]
[n S484 . . T3GGO ]
[s S485 :3 `uc 1 :1 `uc 1 ]
[n S485 . . T3DONE ]
[u S482 `S483 1 `S484 1 `S485 1 ]
[n S482 . . . . ]
"6996
[v _T3GCONbits `VS482 ~T0 @X0 0 e@3991 ]
"7050
[v _RTCVALL `Vuc ~T0 @X0 0 e@3992 ]
[s S487 :8 `uc 1 ]
[n S487 . RTCVALL ]
[u S486 `S487 1 ]
[n S486 . . ]
"7060
[v _RTCVALLbits `VS486 ~T0 @X0 0 e@3992 ]
[s S489 :8 `uc 1 ]
[n S489 . RTCVALH ]
[s S490 :6 `uc 1 :1 `uc 1 ]
[n S490 . . WAITB0 ]
[s S491 :7 `uc 1 :1 `uc 1 ]
[n S491 . . WAITB1 ]
[s S492 :1 `uc 1 ]
[n S492 . WAITE0 ]
[s S493 :1 `uc 1 :1 `uc 1 ]
[n S493 . . WAITE1 ]
[s S494 :2 `uc 1 :1 `uc 1 ]
[n S494 . . WAITM0 ]
[s S495 :3 `uc 1 :1 `uc 1 ]
[n S495 . . WAITM1 ]
[s S496 :4 `uc 1 :1 `uc 1 ]
[n S496 . . WAITM2 ]
[s S497 :5 `uc 1 :1 `uc 1 ]
[n S497 . . WAITM3 ]
[u S488 `S489 1 `S490 1 `S491 1 `S492 1 `S493 1 `S494 1 `S495 1 `S496 1 `S497 1 ]
[n S488 . . . . . . . . . . ]
"7110
[v _RTCVALHbits `VS488 ~T0 @X0 0 e@3993 ]
[s S499 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S499 . T1GSS0 T1GSS1 T1GVAL T1GGO_T1DONE T1GSPM T1GTM T1GPOL TMR1GE ]
[s S500 :3 `uc 1 :1 `uc 1 ]
[n S500 . . T1GGO ]
[s S501 :3 `uc 1 :1 `uc 1 ]
[n S501 . . T1DONE ]
[u S498 `S499 1 `S500 1 `S501 1 ]
[n S498 . . . . ]
"7184
[v _T1GCONbits `VS498 ~T0 @X0 0 e@3994 ]
[s S503 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S503 . TUN PLLEN INTSRC ]
[s S504 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S504 . TUN0 TUN1 TUN2 TUN3 TUN4 TUN5 ]
[u S502 `S503 1 `S504 1 ]
[n S502 . . . ]
"7258
[v _OSCTUNEbits `VS502 ~T0 @X0 0 e@3995 ]
[s S506 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S506 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S507 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S507 . RX9D2 OERR2 FERR2 ADDEN2 CREN2 SREN2 RX92 SPEN2 ]
[s S508 :6 `uc 1 :1 `uc 1 ]
[n S508 . . RC8_92 ]
[s S509 :6 `uc 1 :1 `uc 1 ]
[n S509 . . RC92 ]
[s S510 :1 `uc 1 ]
[n S510 . RCD82 ]
[u S505 `S506 1 `S507 1 `S508 1 `S509 1 `S510 1 ]
[n S505 . . . . . . ]
"7345
[v _RCSTA2bits `VS505 ~T0 @X0 0 e@3996 ]
[s S512 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S512 . TMR1IE TMR2IE CCP1IE SSP1IE TX1IE RC1IE ADIE ]
[s S513 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S513 . . SSPIE TXIE RCIE ]
[u S511 `S512 1 `S513 1 ]
[n S511 . . . ]
"7466
[v _PIE1bits `VS511 ~T0 @X0 0 e@3997 ]
[s S515 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S515 . TMR1IF TMR2IF CCP1IF SSP1IF TX1IF RC1IF ADIF ]
[s S516 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S516 . . SSPIF TXIF RCIF ]
[u S514 `S515 1 `S516 1 ]
[n S514 . . . ]
"7542
[v _PIR1bits `VS514 ~T0 @X0 0 e@3998 ]
[s S518 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S518 . TMR1IP TMR2IP CCP1IP SSP1IP TX1IP RC1IP ADIP ]
[s S519 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S519 . . SSPIP TXIP RCIP ]
[u S517 `S518 1 `S519 1 ]
[n S517 . . . ]
"7618
[v _IPR1bits `VS517 ~T0 @X0 0 e@3999 ]
[s S521 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S521 . CCP2IE TMR3IE LVDIE BCL1IE USBIE CM1IE CM2IE OSCFIE ]
[s S522 :3 `uc 1 :1 `uc 1 ]
[n S522 . . BCLIE ]
[s S523 :6 `uc 1 :1 `uc 1 ]
[n S523 . . CMIE ]
[u S520 `S521 1 `S522 1 `S523 1 ]
[n S520 . . . . ]
"7697
[v _PIE2bits `VS520 ~T0 @X0 0 e@4000 ]
[s S525 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S525 . CCP2IF TMR3IF LVDIF BCL1IF USBIF CM1IF CM2IF OSCFIF ]
[s S526 :3 `uc 1 :1 `uc 1 ]
[n S526 . . BCLIF ]
[s S527 :6 `uc 1 :1 `uc 1 ]
[n S527 . . CMIF ]
[u S524 `S525 1 `S526 1 `S527 1 ]
[n S524 . . . . ]
"7776
[v _PIR2bits `VS524 ~T0 @X0 0 e@4001 ]
[s S529 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S529 . CCP2IP TMR3IP LVDIP BCL1IP USBIP CM1IP CM2IP OSCFIP ]
[s S530 :3 `uc 1 :1 `uc 1 ]
[n S530 . . BCLIP ]
[s S531 :6 `uc 1 :1 `uc 1 ]
[n S531 . . CMIP ]
[u S528 `S529 1 `S530 1 `S531 1 ]
[n S528 . . . . ]
"7855
[v _IPR2bits `VS528 ~T0 @X0 0 e@4002 ]
[s S533 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S533 . RTCCIE TMR3GIE CTMUIE TMR4IE TX2IE RC2IE BCL2IE SSP2IE ]
[s S534 :1 `uc 1 ]
[n S534 . RXB0IE ]
[s S535 :1 `uc 1 :1 `uc 1 ]
[n S535 . . RXB1IE ]
[s S536 :1 `uc 1 :1 `uc 1 ]
[n S536 . . RXBNIE ]
[s S537 :2 `uc 1 :1 `uc 1 ]
[n S537 . . TXB0IE ]
[s S538 :3 `uc 1 :1 `uc 1 ]
[n S538 . . TXB1IE ]
[s S539 :4 `uc 1 :1 `uc 1 ]
[n S539 . . TXB2IE ]
[s S540 :4 `uc 1 :1 `uc 1 ]
[n S540 . . TXBNIE ]
[u S532 `S533 1 `S534 1 `S535 1 `S536 1 `S537 1 `S538 1 `S539 1 `S540 1 ]
[n S532 . . . . . . . . . ]
"7953
[v _PIE3bits `VS532 ~T0 @X0 0 e@4003 ]
[s S542 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S542 . RTCCIF TMR3GIF CTMUIF TMR4IF TX2IF RC2IF BCL2IF SSP2IF ]
[s S543 :1 `uc 1 :1 `uc 1 ]
[n S543 . . RXBNIF ]
[s S544 :4 `uc 1 :1 `uc 1 ]
[n S544 . . TXBNIF ]
[u S541 `S542 1 `S543 1 `S544 1 ]
[n S541 . . . . ]
"8057
[v _PIR3bits `VS541 ~T0 @X0 0 e@4004 ]
[s S546 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S546 . RTCCIP TMR3GIP CTMUIP TMR4IP TX2IP RC2IP BCL2IP SSP2IP ]
[s S547 :1 `uc 1 :1 `uc 1 ]
[n S547 . . RXBNIP ]
[s S548 :4 `uc 1 :1 `uc 1 ]
[n S548 . . TXBNIP ]
[u S545 `S546 1 `S547 1 `S548 1 ]
[n S545 . . . . ]
"8136
[v _IPR3bits `VS545 ~T0 @X0 0 e@4005 ]
[s S550 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S550 . . WR WREN WRERR FREE WPROG ]
[u S549 `S550 1 ]
[n S549 . . ]
"8205
[v _EECON1bits `VS549 ~T0 @X0 0 e@4006 ]
"8234
[v _EECON2 `Vuc ~T0 @X0 0 e@4007 ]
[s S552 :8 `uc 1 ]
[n S552 . EECON2 ]
[u S551 `S552 1 ]
[n S551 . . ]
"8244
[v _EECON2bits `VS551 ~T0 @X0 0 e@4007 ]
[s S554 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S554 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S555 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S555 . TX9D2 TRMT2 BRGH2 SENDB2 SYNC2 TXEN2 TX92 CSRC2 ]
[s S556 :6 `uc 1 :1 `uc 1 ]
[n S556 . . TX8_92 ]
[s S557 :1 `uc 1 ]
[n S557 . TXD82 ]
[u S553 `S554 1 `S555 1 `S556 1 `S557 1 ]
[n S553 . . . . . ]
"8287
[v _TXSTA2bits `VS553 ~T0 @X0 0 e@4008 ]
"8381
[v _TXREG2 `Vuc ~T0 @X0 0 e@4009 ]
[s S559 :8 `uc 1 ]
[n S559 . TXREG2 ]
[u S558 `S559 1 ]
[n S558 . . ]
"8391
[v _TXREG2bits `VS558 ~T0 @X0 0 e@4009 ]
"8400
[v _RCREG2 `Vuc ~T0 @X0 0 e@4010 ]
[s S561 :8 `uc 1 ]
[n S561 . RCREG2 ]
[u S560 `S561 1 ]
[n S560 . . ]
"8410
[v _RCREG2bits `VS560 ~T0 @X0 0 e@4010 ]
"8419
[v _SPBRG2 `Vuc ~T0 @X0 0 e@4011 ]
[s S563 :8 `uc 1 ]
[n S563 . SPBRG2 ]
[u S562 `S563 1 ]
[n S562 . . ]
"8429
[v _SPBRG2bits `VS562 ~T0 @X0 0 e@4011 ]
"8443
[v _RCSTA `Vuc ~T0 @X0 0 e@4012 ]
[s S565 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S565 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S566 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S566 . RCD8 . ADEN . RC9 ]
[s S567 :6 `uc 1 :1 `uc 1 ]
[n S567 . . NOT_RC8 ]
[s S568 :6 `uc 1 :1 `uc 1 ]
[n S568 . . nRC8 ]
[s S569 :6 `uc 1 :1 `uc 1 ]
[n S569 . . RC8_9 ]
[s S570 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S570 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
[s S571 :5 `uc 1 :1 `uc 1 ]
[n S571 . . SRENA ]
[u S564 `S565 1 `S566 1 `S567 1 `S568 1 `S569 1 `S570 1 `S571 1 ]
[n S564 . . . . . . . . ]
"8493
[v _RCSTA1bits `VS564 ~T0 @X0 0 e@4012 ]
[s S573 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S573 . RX9D OERR FERR ADDEN CREN SREN RX9 SPEN ]
[s S574 :1 `uc 1 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S574 . RCD8 . ADEN . RC9 ]
[s S575 :6 `uc 1 :1 `uc 1 ]
[n S575 . . NOT_RC8 ]
[s S576 :6 `uc 1 :1 `uc 1 ]
[n S576 . . nRC8 ]
[s S577 :6 `uc 1 :1 `uc 1 ]
[n S577 . . RC8_9 ]
[s S578 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S578 . RX9D1 OERR1 FERR1 ADDEN1 CREN1 SREN1 RX91 SPEN1 ]
[s S579 :5 `uc 1 :1 `uc 1 ]
[n S579 . . SRENA ]
[u S572 `S573 1 `S574 1 `S575 1 `S576 1 `S577 1 `S578 1 `S579 1 ]
[n S572 . . . . . . . . ]
"8656
[v _RCSTAbits `VS572 ~T0 @X0 0 e@4012 ]
"8780
[v _TXSTA `Vuc ~T0 @X0 0 e@4013 ]
[s S581 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S581 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S582 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S582 . TXD8 . TX8_9 ]
[s S583 :6 `uc 1 :1 `uc 1 ]
[n S583 . . NOT_TX8 ]
[s S584 :6 `uc 1 :1 `uc 1 ]
[n S584 . . nTX8 ]
[s S585 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S585 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[u S580 `S581 1 `S582 1 `S583 1 `S584 1 `S585 1 ]
[n S580 . . . . . . ]
"8820
[v _TXSTA1bits `VS580 ~T0 @X0 0 e@4013 ]
[s S587 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S587 . TX9D TRMT BRGH SENDB SYNC TXEN TX9 CSRC ]
[s S588 :1 `uc 1 :5 `uc 1 :1 `uc 1 ]
[n S588 . TXD8 . TX8_9 ]
[s S589 :6 `uc 1 :1 `uc 1 ]
[n S589 . . NOT_TX8 ]
[s S590 :6 `uc 1 :1 `uc 1 ]
[n S590 . . nTX8 ]
[s S591 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S591 . TX9D1 TRMT1 BRGH1 SENDB1 SYNC1 TXEN1 TX91 CSRC1 ]
[u S586 `S587 1 `S588 1 `S589 1 `S590 1 `S591 1 ]
[n S586 . . . . . . ]
"8958
[v _TXSTAbits `VS586 ~T0 @X0 0 e@4013 ]
"9062
[v _TXREG1 `Vuc ~T0 @X0 0 e@4014 ]
"9067
[v _TXREG `Vuc ~T0 @X0 0 e@4014 ]
[s S593 :8 `uc 1 ]
[n S593 . TXREG1 ]
[u S592 `S593 1 ]
[n S592 . . ]
"9077
[v _TXREG1bits `VS592 ~T0 @X0 0 e@4014 ]
[s S595 :8 `uc 1 ]
[n S595 . TXREG1 ]
[u S594 `S595 1 ]
[n S594 . . ]
"9090
[v _TXREGbits `VS594 ~T0 @X0 0 e@4014 ]
"9099
[v _RCREG1 `Vuc ~T0 @X0 0 e@4015 ]
"9104
[v _RCREG `Vuc ~T0 @X0 0 e@4015 ]
[s S597 :8 `uc 1 ]
[n S597 . RCREG1 ]
[u S596 `S597 1 ]
[n S596 . . ]
"9114
[v _RCREG1bits `VS596 ~T0 @X0 0 e@4015 ]
[s S599 :8 `uc 1 ]
[n S599 . RCREG1 ]
[u S598 `S599 1 ]
[n S598 . . ]
"9127
[v _RCREGbits `VS598 ~T0 @X0 0 e@4015 ]
"9136
[v _SPBRG1 `Vuc ~T0 @X0 0 e@4016 ]
"9141
[v _SPBRG `Vuc ~T0 @X0 0 e@4016 ]
[s S601 :8 `uc 1 ]
[n S601 . SPBRG1 ]
[u S600 `S601 1 ]
[n S600 . . ]
"9151
[v _SPBRG1bits `VS600 ~T0 @X0 0 e@4016 ]
[s S603 :8 `uc 1 ]
[n S603 . SPBRG1 ]
[u S602 `S603 1 ]
[n S602 . . ]
"9164
[v _SPBRGbits `VS602 ~T0 @X0 0 e@4016 ]
[s S605 :2 `uc 1 :6 `uc 1 ]
[n S605 . IRNG ITRIM ]
[s S606 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S606 . IRNG0 IRNG1 ITRIM0 ITRIM1 ITRIM2 ITRIM3 ITRIM4 ITRIM5 ]
[u S604 `S605 1 `S606 1 ]
[n S604 . . . ]
"9194
[v _CTMUICONbits `VS604 ~T0 @X0 0 e@4017 ]
[s S608 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S608 . EDG1STAT EDG2STAT EDG1SEL0 EDG1SEL1 EDG1POL EDG2SEL0 EDG2SEL1 EDG2POL ]
[u S607 `S608 1 ]
[n S607 . . ]
"9265
[v _CTMUCONLbits `VS607 ~T0 @X0 0 e@4018 ]
[s S610 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S610 . CTTRIG IDISSEN EDGSEQEN EDGEN TGEN CTMUSIDL . CTMUEN ]
[u S609 `S610 1 ]
[n S609 . . ]
"9326
[v _CTMUCONHbits `VS609 ~T0 @X0 0 e@4019 ]
"9370
[v _ECCP2CON `Vuc ~T0 @X0 0 e@4020 ]
[s S612 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S612 . CCP2M DC2B P2M ]
[s S613 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S613 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 P2M0 P2M1 ]
[s S614 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S614 . . CCP2Y CCP2X ]
[u S611 `S612 1 `S613 1 `S614 1 ]
[n S611 . . . . ]
"9397
[v _CCP2CONbits `VS611 ~T0 @X0 0 e@4020 ]
[s S616 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S616 . CCP2M DC2B P2M ]
[s S617 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S617 . CCP2M0 CCP2M1 CCP2M2 CCP2M3 DC2B0 DC2B1 P2M0 P2M1 ]
[s S618 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S618 . . CCP2Y CCP2X ]
[u S615 `S616 1 `S617 1 `S618 1 ]
[n S615 . . . . ]
"9487
[v _ECCP2CONbits `VS615 ~T0 @X0 0 e@4020 ]
"9556
[v _CCPR2 `Vus ~T0 @X0 0 e@4021 ]
"9562
[v _CCPR2L `Vuc ~T0 @X0 0 e@4021 ]
[s S620 :8 `uc 1 ]
[n S620 . CCPR2L ]
[u S619 `S620 1 ]
[n S619 . . ]
"9572
[v _CCPR2Lbits `VS619 ~T0 @X0 0 e@4021 ]
"9581
[v _CCPR2H `Vuc ~T0 @X0 0 e@4022 ]
[s S622 :8 `uc 1 ]
[n S622 . CCPR2H ]
[u S621 `S622 1 ]
[n S621 . . ]
"9591
[v _CCPR2Hbits `VS621 ~T0 @X0 0 e@4022 ]
"9605
[v _PWM2CON `Vuc ~T0 @X0 0 e@4023 ]
[s S624 :7 `uc 1 :1 `uc 1 ]
[n S624 . P2DC P2RSEN ]
[s S625 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S625 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[u S623 `S624 1 `S625 1 ]
[n S623 . . . ]
"9625
[v _ECCP2DELbits `VS623 ~T0 @X0 0 e@4023 ]
[s S627 :7 `uc 1 :1 `uc 1 ]
[n S627 . P2DC P2RSEN ]
[s S628 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S628 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[u S626 `S627 1 `S628 1 ]
[n S626 . . . ]
"9688
[v _PWM2CONbits `VS626 ~T0 @X0 0 e@4023 ]
[s S630 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S630 . PSS2BD PSS2AC ECCP2AS ECCP2ASE ]
[s S631 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S631 . PSS2BD0 PSS2BD1 PSS2AC0 PSS2AC1 ECCP2AS0 ECCP2AS1 ECCP2AS2 ]
[u S629 `S630 1 `S631 1 ]
[n S629 . . . ]
"9759
[v _ECCP2ASbits `VS629 ~T0 @X0 0 e@4024 ]
[s S633 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S633 . STRA STRB STRC STRD STRSYNC . CMPL0 CMPL1 ]
[s S634 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S634 . P2DC0 P2DC1 P2DC2 P2DC3 P2DC4 P2DC5 P2DC6 ]
[s S635 :6 `uc 1 :1 `uc 1 ]
[n S635 . . CMPL02 ]
[s S636 :7 `uc 1 :1 `uc 1 ]
[n S636 . . CMPL12 ]
[s S637 :1 `uc 1 ]
[n S637 . P2DC02 ]
[s S638 :1 `uc 1 ]
[n S638 . P2DC0CON ]
[s S639 :1 `uc 1 :1 `uc 1 ]
[n S639 . . P2DC12 ]
[s S640 :1 `uc 1 :1 `uc 1 ]
[n S640 . . P2DC1CON ]
[s S641 :2 `uc 1 :1 `uc 1 ]
[n S641 . . P2DC22 ]
[s S642 :2 `uc 1 :1 `uc 1 ]
[n S642 . . P2DC2CON ]
[s S643 :3 `uc 1 :1 `uc 1 ]
[n S643 . . P2DC32 ]
[s S644 :3 `uc 1 :1 `uc 1 ]
[n S644 . . P2DC3CON ]
[s S645 :4 `uc 1 :1 `uc 1 ]
[n S645 . . P2DC42 ]
[s S646 :4 `uc 1 :1 `uc 1 ]
[n S646 . . P2DC4CON ]
[s S647 :5 `uc 1 :1 `uc 1 ]
[n S647 . . P2DC52 ]
[s S648 :5 `uc 1 :1 `uc 1 ]
[n S648 . . P2DC5CON ]
[s S649 :6 `uc 1 :1 `uc 1 ]
[n S649 . . P2DC62 ]
[s S650 :6 `uc 1 :1 `uc 1 ]
[n S650 . . P2DC6CON ]
[s S651 :1 `uc 1 ]
[n S651 . STRA2 ]
[s S652 :1 `uc 1 :1 `uc 1 ]
[n S652 . . STRB2 ]
[s S653 :2 `uc 1 :1 `uc 1 ]
[n S653 . . STRC2 ]
[s S654 :3 `uc 1 :1 `uc 1 ]
[n S654 . . STRD2 ]
[s S655 :4 `uc 1 :1 `uc 1 ]
[n S655 . . STRSYNC2 ]
[u S632 `S633 1 `S634 1 `S635 1 `S636 1 `S637 1 `S638 1 `S639 1 `S640 1 `S641 1 `S642 1 `S643 1 `S644 1 `S645 1 `S646 1 `S647 1 `S648 1 `S649 1 `S650 1 `S651 1 `S652 1 `S653 1 `S654 1 `S655 1 ]
[n S632 . . . . . . . . . . . . . . . . . . . . . . . . ]
"9925
[v _PSTR2CONbits `VS632 ~T0 @X0 0 e@4025 ]
"10109
[v _ECCP1CON `Vuc ~T0 @X0 0 e@4026 ]
[s S657 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S657 . CCP1M DC1B P1M ]
[s S658 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S658 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[s S659 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S659 . . CCP1Y CCP1X ]
[u S656 `S657 1 `S658 1 `S659 1 ]
[n S656 . . . . ]
"10136
[v _CCP1CONbits `VS656 ~T0 @X0 0 e@4026 ]
[s S661 :4 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S661 . CCP1M DC1B P1M ]
[s S662 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S662 . CCP1M0 CCP1M1 CCP1M2 CCP1M3 DC1B0 DC1B1 P1M0 P1M1 ]
[s S663 :4 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S663 . . CCP1Y CCP1X ]
[u S660 `S661 1 `S662 1 `S663 1 ]
[n S660 . . . . ]
"10226
[v _ECCP1CONbits `VS660 ~T0 @X0 0 e@4026 ]
"10295
[v _CCPR1 `Vus ~T0 @X0 0 e@4027 ]
"10301
[v _CCPR1L `Vuc ~T0 @X0 0 e@4027 ]
[s S665 :8 `uc 1 ]
[n S665 . CCPR1L ]
[u S664 `S665 1 ]
[n S664 . . ]
"10311
[v _CCPR1Lbits `VS664 ~T0 @X0 0 e@4027 ]
"10320
[v _CCPR1H `Vuc ~T0 @X0 0 e@4028 ]
[s S667 :8 `uc 1 ]
[n S667 . CCPR1H ]
[u S666 `S667 1 ]
[n S666 . . ]
"10330
[v _CCPR1Hbits `VS666 ~T0 @X0 0 e@4028 ]
"10344
[v _PWM1CON `Vuc ~T0 @X0 0 e@4029 ]
[s S669 :7 `uc 1 :1 `uc 1 ]
[n S669 . P1DC P1RSEN ]
[s S670 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S670 . P1DC0 P1DC1 P1DC2 P1DC3 P1DC4 P1DC5 P1DC6 ]
[u S668 `S669 1 `S670 1 ]
[n S668 . . . ]
"10364
[v _ECCP1DELbits `VS668 ~T0 @X0 0 e@4029 ]
[s S672 :7 `uc 1 :1 `uc 1 ]
[n S672 . P1DC P1RSEN ]
[s S673 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S673 . P1DC0 P1DC1 P1DC2 P1DC3 P1DC4 P1DC5 P1DC6 ]
[u S671 `S672 1 `S673 1 ]
[n S671 . . . ]
"10427
[v _PWM1CONbits `VS671 ~T0 @X0 0 e@4029 ]
[s S675 :2 `uc 1 :2 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S675 . PSS1BD PSS1AC ECCP1AS ECCP1ASE ]
[s S676 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S676 . PSS1BD0 PSS1BD1 PSS1AC0 PSS1AC1 ECCP1AS0 ECCP1AS1 ECCP1AS2 ]
[u S674 `S675 1 `S676 1 ]
[n S674 . . . ]
"10498
[v _ECCP1ASbits `VS674 ~T0 @X0 0 e@4030 ]
[s S678 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S678 . STRA STRB STRC STRD STRSYNC . CMPL0 CMPL1 ]
[u S677 `S678 1 ]
[n S677 . . ]
"10574
[v _PSTR1CONbits `VS677 ~T0 @X0 0 e@4031 ]
[s S680 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S680 . SWDTEN ULPSINK ULPEN DS . ULPLVL LVDSTAT REGSLP ]
[s S681 :1 `uc 1 ]
[n S681 . SWDTE ]
[u S679 `S680 1 `S681 1 ]
[n S679 . . . ]
"10633
[v _WDTCONbits `VS679 ~T0 @X0 0 e@4032 ]
[s S683 :3 `uc 1 :3 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S683 . ADCS ACQT ADCAL ADFM ]
[s S684 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S684 . ADCS0 ADCS1 ADCS2 ACQT0 ACQT1 ACQT2 ]
[s S685 :3 `uc 1 :1 `uc 1 ]
[n S685 . . CHSN3 ]
[s S686 :4 `uc 1 :1 `uc 1 ]
[n S686 . . VCFG01 ]
[s S687 :5 `uc 1 :1 `uc 1 ]
[n S687 . . VCFG11 ]
[u S682 `S683 1 `S684 1 `S685 1 `S686 1 `S687 1 ]
[n S682 . . . . . . ]
"10710
[v _ADCON1bits `VS682 ~T0 @X0 0 e@4033 ]
[s S689 :1 `uc 1 :1 `uc 1 ]
[n S689 . . GO_NOT_DONE ]
[s S690 :1 `uc 1 :1 `uc 1 :4 `uc 1 :2 `uc 1 ]
[n S690 . ADON GO_nDONE CHS VCFG ]
[s S691 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S691 . . GO_DONE CHS0 CHS1 CHS2 CHS3 VCFG0 VCFG1 ]
[s S692 :1 `uc 1 :1 `uc 1 ]
[n S692 . . DONE ]
[s S693 :1 `uc 1 :1 `uc 1 ]
[n S693 . . GO ]
[s S694 :1 `uc 1 :1 `uc 1 ]
[n S694 . . NOT_DONE ]
[s S695 :1 `uc 1 :1 `uc 1 ]
[n S695 . . nDONE ]
[s S696 :7 `uc 1 :1 `uc 1 ]
[n S696 . . ADCAL ]
[s S697 :1 `uc 1 :1 `uc 1 ]
[n S697 . . GODONE ]
[u S688 `S689 1 `S690 1 `S691 1 `S692 1 `S693 1 `S694 1 `S695 1 `S696 1 `S697 1 ]
[n S688 . . . . . . . . . . ]
"10830
[v _ADCON0bits `VS688 ~T0 @X0 0 e@4034 ]
"10924
[v _ADRES `Vus ~T0 @X0 0 e@4035 ]
"10930
[v _ADRESL `Vuc ~T0 @X0 0 e@4035 ]
[s S699 :8 `uc 1 ]
[n S699 . ADRESL ]
[u S698 `S699 1 ]
[n S698 . . ]
"10940
[v _ADRESLbits `VS698 ~T0 @X0 0 e@4035 ]
"10949
[v _ADRESH `Vuc ~T0 @X0 0 e@4036 ]
[s S701 :8 `uc 1 ]
[n S701 . ADRESH ]
[u S700 `S701 1 ]
[n S700 . . ]
"10959
[v _ADRESHbits `VS700 ~T0 @X0 0 e@4036 ]
"10973
[v _SSPCON2 `Vuc ~T0 @X0 0 e@4037 ]
[s S703 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S703 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S704 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S704 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S705 :5 `uc 1 :1 `uc 1 ]
[n S705 . . ACKDT1 ]
[s S706 :4 `uc 1 :1 `uc 1 ]
[n S706 . . ACKEN1 ]
[s S707 :6 `uc 1 :1 `uc 1 ]
[n S707 . . ACKSTAT1 ]
[s S708 :1 `uc 1 :1 `uc 1 ]
[n S708 . . ADMSK11 ]
[s S709 :2 `uc 1 :1 `uc 1 ]
[n S709 . . ADMSK21 ]
[s S710 :3 `uc 1 :1 `uc 1 ]
[n S710 . . ADMSK31 ]
[s S711 :4 `uc 1 :1 `uc 1 ]
[n S711 . . ADMSK41 ]
[s S712 :5 `uc 1 :1 `uc 1 ]
[n S712 . . ADMSK51 ]
[s S713 :7 `uc 1 :1 `uc 1 ]
[n S713 . . GCEN1 ]
[s S714 :2 `uc 1 :1 `uc 1 ]
[n S714 . . PEN1 ]
[s S715 :3 `uc 1 :1 `uc 1 ]
[n S715 . . RCEN1 ]
[s S716 :1 `uc 1 :1 `uc 1 ]
[n S716 . . RSEN1 ]
[s S717 :1 `uc 1 ]
[n S717 . SEN1 ]
[u S702 `S703 1 `S704 1 `S705 1 `S706 1 `S707 1 `S708 1 `S709 1 `S710 1 `S711 1 `S712 1 `S713 1 `S714 1 `S715 1 `S716 1 `S717 1 ]
[n S702 . . . . . . . . . . . . . . . . ]
"11049
[v _SSP1CON2bits `VS702 ~T0 @X0 0 e@4037 ]
[s S719 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S719 . SEN RSEN PEN RCEN ACKEN ACKDT ACKSTAT GCEN ]
[s S720 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S720 . . ADMSK1 ADMSK2 ADMSK3 ADMSK4 ADMSK5 ]
[s S721 :5 `uc 1 :1 `uc 1 ]
[n S721 . . ACKDT1 ]
[s S722 :4 `uc 1 :1 `uc 1 ]
[n S722 . . ACKEN1 ]
[s S723 :6 `uc 1 :1 `uc 1 ]
[n S723 . . ACKSTAT1 ]
[s S724 :1 `uc 1 :1 `uc 1 ]
[n S724 . . ADMSK11 ]
[s S725 :2 `uc 1 :1 `uc 1 ]
[n S725 . . ADMSK21 ]
[s S726 :3 `uc 1 :1 `uc 1 ]
[n S726 . . ADMSK31 ]
[s S727 :4 `uc 1 :1 `uc 1 ]
[n S727 . . ADMSK41 ]
[s S728 :5 `uc 1 :1 `uc 1 ]
[n S728 . . ADMSK51 ]
[s S729 :7 `uc 1 :1 `uc 1 ]
[n S729 . . GCEN1 ]
[s S730 :2 `uc 1 :1 `uc 1 ]
[n S730 . . PEN1 ]
[s S731 :3 `uc 1 :1 `uc 1 ]
[n S731 . . RCEN1 ]
[s S732 :1 `uc 1 :1 `uc 1 ]
[n S732 . . RSEN1 ]
[s S733 :1 `uc 1 ]
[n S733 . SEN1 ]
[u S718 `S719 1 `S720 1 `S721 1 `S722 1 `S723 1 `S724 1 `S725 1 `S726 1 `S727 1 `S728 1 `S729 1 `S730 1 `S731 1 `S732 1 `S733 1 ]
[n S718 . . . . . . . . . . . . . . . . ]
"11253
[v _SSPCON2bits `VS718 ~T0 @X0 0 e@4037 ]
"11392
[v _SSPCON1 `Vuc ~T0 @X0 0 e@4038 ]
[s S735 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S735 . SSPM CKP SSPEN SSPOV WCOL ]
[s S736 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S736 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S737 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S737 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
[u S734 `S735 1 `S736 1 `S737 1 ]
[n S734 . . . . ]
"11422
[v _SSP1CON1bits `VS734 ~T0 @X0 0 e@4038 ]
[s S739 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S739 . SSPM CKP SSPEN SSPOV WCOL ]
[s S740 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S740 . SSPM0 SSPM1 SSPM2 SSPM3 ]
[s S741 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S741 . SSPM01 SSPM11 SSPM21 SSPM31 CKP1 SSPEN1 SSPOV1 WCOL1 ]
[u S738 `S739 1 `S740 1 `S741 1 ]
[n S738 . . . . ]
"11535
[v _SSPCON1bits `VS738 ~T0 @X0 0 e@4038 ]
"11629
[v _SSPSTAT `Vuc ~T0 @X0 0 e@4039 ]
[s S743 :2 `uc 1 :1 `uc 1 ]
[n S743 . . R_NOT_W ]
[s S744 :5 `uc 1 :1 `uc 1 ]
[n S744 . . D_NOT_A ]
[s S745 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S745 . BF UA R_nW S P D_nA CKE SMP ]
[s S746 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S746 . . R . D ]
[s S747 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S747 . . R_W . D_A ]
[s S748 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S748 . . nW . nA ]
[s S749 :2 `uc 1 :1 `uc 1 ]
[n S749 . . NOT_WRITE ]
[s S750 :5 `uc 1 :1 `uc 1 ]
[n S750 . . NOT_ADDRESS ]
[s S751 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S751 . . nWRITE . nADDRESS ]
[s S752 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S752 . . READ_WRITE . DATA_ADDRESS ]
[s S753 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S753 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
[s S754 :2 `uc 1 :1 `uc 1 ]
[n S754 . . R_NOT_W1 ]
[s S755 :5 `uc 1 :1 `uc 1 ]
[n S755 . . D_NOT_A1 ]
[s S756 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S756 . BF1 UA1 R_nW1 S1 P1 D_nA1 CKE1 SMP1 ]
[s S757 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S757 . . R1 . D1 ]
[s S758 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S758 . . D_A1 . R_W1 ]
[s S759 :2 `uc 1 :1 `uc 1 ]
[n S759 . . NOT_W1 ]
[s S760 :5 `uc 1 :1 `uc 1 ]
[n S760 . . NOT_A1 ]
[s S761 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S761 . . nW1 . nA1 ]
[s S762 :2 `uc 1 :1 `uc 1 ]
[n S762 . . NOT_WRITE1 ]
[s S763 :5 `uc 1 :1 `uc 1 ]
[n S763 . . NOT_ADDRESS1 ]
[s S764 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S764 . . nWRITE1 . nADDRESS1 ]
[s S765 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S765 . . READ_WRITE1 . DATA_ADDRESS1 ]
[s S766 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S766 . . I2C_READ1 I2C_START1 I2C_STOP1 I2C_DAT1 ]
[s S767 :5 `uc 1 :1 `uc 1 ]
[n S767 . . DA ]
[s S768 :5 `uc 1 :1 `uc 1 ]
[n S768 . . DA1 ]
[s S769 :2 `uc 1 :1 `uc 1 ]
[n S769 . . RW ]
[s S770 :2 `uc 1 :1 `uc 1 ]
[n S770 . . RW1 ]
[s S771 :3 `uc 1 :1 `uc 1 ]
[n S771 . . START ]
[s S772 :3 `uc 1 :1 `uc 1 ]
[n S772 . . START1 ]
[s S773 :4 `uc 1 :1 `uc 1 ]
[n S773 . . STOP ]
[s S774 :4 `uc 1 :1 `uc 1 ]
[n S774 . . STOP1 ]
[s S775 :2 `uc 1 :1 `uc 1 ]
[n S775 . . NOT_W ]
[s S776 :5 `uc 1 :1 `uc 1 ]
[n S776 . . NOT_A ]
[u S742 `S743 1 `S744 1 `S745 1 `S746 1 `S747 1 `S748 1 `S749 1 `S750 1 `S751 1 `S752 1 `S753 1 `S754 1 `S755 1 `S756 1 `S757 1 `S758 1 `S759 1 `S760 1 `S761 1 `S762 1 `S763 1 `S764 1 `S765 1 `S766 1 `S767 1 `S768 1 `S769 1 `S770 1 `S771 1 `S772 1 `S773 1 `S774 1 `S775 1 `S776 1 ]
[n S742 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"11810
[v _SSP1STATbits `VS742 ~T0 @X0 0 e@4039 ]
[s S778 :2 `uc 1 :1 `uc 1 ]
[n S778 . . R_NOT_W ]
[s S779 :5 `uc 1 :1 `uc 1 ]
[n S779 . . D_NOT_A ]
[s S780 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S780 . BF UA R_nW S P D_nA CKE SMP ]
[s S781 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S781 . . R . D ]
[s S782 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S782 . . R_W . D_A ]
[s S783 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S783 . . nW . nA ]
[s S784 :2 `uc 1 :1 `uc 1 ]
[n S784 . . NOT_WRITE ]
[s S785 :5 `uc 1 :1 `uc 1 ]
[n S785 . . NOT_ADDRESS ]
[s S786 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S786 . . nWRITE . nADDRESS ]
[s S787 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S787 . . READ_WRITE . DATA_ADDRESS ]
[s S788 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S788 . . I2C_READ I2C_START I2C_STOP I2C_DAT ]
[s S789 :2 `uc 1 :1 `uc 1 ]
[n S789 . . R_NOT_W1 ]
[s S790 :5 `uc 1 :1 `uc 1 ]
[n S790 . . D_NOT_A1 ]
[s S791 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S791 . BF1 UA1 R_nW1 S1 P1 D_nA1 CKE1 SMP1 ]
[s S792 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S792 . . R1 . D1 ]
[s S793 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S793 . . D_A1 . R_W1 ]
[s S794 :2 `uc 1 :1 `uc 1 ]
[n S794 . . NOT_W1 ]
[s S795 :5 `uc 1 :1 `uc 1 ]
[n S795 . . NOT_A1 ]
[s S796 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S796 . . nW1 . nA1 ]
[s S797 :2 `uc 1 :1 `uc 1 ]
[n S797 . . NOT_WRITE1 ]
[s S798 :5 `uc 1 :1 `uc 1 ]
[n S798 . . NOT_ADDRESS1 ]
[s S799 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S799 . . nWRITE1 . nADDRESS1 ]
[s S800 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S800 . . READ_WRITE1 . DATA_ADDRESS1 ]
[s S801 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S801 . . I2C_READ1 I2C_START1 I2C_STOP1 I2C_DAT1 ]
[s S802 :5 `uc 1 :1 `uc 1 ]
[n S802 . . DA ]
[s S803 :5 `uc 1 :1 `uc 1 ]
[n S803 . . DA1 ]
[s S804 :2 `uc 1 :1 `uc 1 ]
[n S804 . . RW ]
[s S805 :2 `uc 1 :1 `uc 1 ]
[n S805 . . RW1 ]
[s S806 :3 `uc 1 :1 `uc 1 ]
[n S806 . . START ]
[s S807 :3 `uc 1 :1 `uc 1 ]
[n S807 . . START1 ]
[s S808 :4 `uc 1 :1 `uc 1 ]
[n S808 . . STOP ]
[s S809 :4 `uc 1 :1 `uc 1 ]
[n S809 . . STOP1 ]
[s S810 :2 `uc 1 :1 `uc 1 ]
[n S810 . . NOT_W ]
[s S811 :5 `uc 1 :1 `uc 1 ]
[n S811 . . NOT_A ]
[u S777 `S778 1 `S779 1 `S780 1 `S781 1 `S782 1 `S783 1 `S784 1 `S785 1 `S786 1 `S787 1 `S788 1 `S789 1 `S790 1 `S791 1 `S792 1 `S793 1 `S794 1 `S795 1 `S796 1 `S797 1 `S798 1 `S799 1 `S800 1 `S801 1 `S802 1 `S803 1 `S804 1 `S805 1 `S806 1 `S807 1 `S808 1 `S809 1 `S810 1 `S811 1 ]
[n S777 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ]
"12309
[v _SSPSTATbits `VS777 ~T0 @X0 0 e@4039 ]
"12638
[v _SSPADD `Vuc ~T0 @X0 0 e@4040 ]
[s S813 :8 `uc 1 ]
[n S813 . SSPADD ]
[s S814 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S814 . MSK0 MSK1 MSK2 MSK3 MSK4 MSK5 MSK6 MSK7 ]
[s S815 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S815 . MSK01 MSK11 MSK21 MSK31 MSK41 MSK51 MSK61 MSK71 ]
[u S812 `S813 1 `S814 1 `S815 1 ]
[n S812 . . . . ]
"12668
[v _SSP1ADDbits `VS812 ~T0 @X0 0 e@4040 ]
[s S817 :8 `uc 1 ]
[n S817 . SSPADD ]
[s S818 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S818 . MSK0 MSK1 MSK2 MSK3 MSK4 MSK5 MSK6 MSK7 ]
[s S819 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S819 . MSK01 MSK11 MSK21 MSK31 MSK41 MSK51 MSK61 MSK71 ]
[u S816 `S817 1 `S818 1 `S819 1 ]
[n S816 . . . . ]
"12781
[v _SSPADDbits `VS816 ~T0 @X0 0 e@4040 ]
"12870
[v _SSP1BUF `Vuc ~T0 @X0 0 e@4041 ]
"12875
[v _SSPBUF `Vuc ~T0 @X0 0 e@4041 ]
[s S821 :8 `uc 1 ]
[n S821 . SSPBUF ]
[u S820 `S821 1 ]
[n S820 . . ]
"12885
[v _SSP1BUFbits `VS820 ~T0 @X0 0 e@4041 ]
[s S823 :8 `uc 1 ]
[n S823 . SSPBUF ]
[u S822 `S823 1 ]
[n S822 . . ]
"12898
[v _SSPBUFbits `VS822 ~T0 @X0 0 e@4041 ]
[s S825 :2 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S825 . T2CKPS TMR2ON T2OUTPS ]
[s S826 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S826 . T2CKPS0 T2CKPS1 . T2OUTPS0 T2OUTPS1 T2OUTPS2 T2OUTPS3 ]
[u S824 `S825 1 `S826 1 ]
[n S824 . . . ]
"12928
[v _T2CONbits `VS824 ~T0 @X0 0 e@4042 ]
"12977
[v _PR2 `Vuc ~T0 @X0 0 e@4043 ]
"12982
[v _MEMCON `Vuc ~T0 @X0 0 e@4043 ]
[s S828 :8 `uc 1 ]
[n S828 . PR2 ]
[u S827 `S828 1 ]
[n S827 . . ]
"12992
[v _PR2bits `VS827 ~T0 @X0 0 e@4043 ]
[s S830 :8 `uc 1 ]
[n S830 . PR2 ]
[u S829 `S830 1 ]
[n S829 . . ]
"13005
[v _MEMCONbits `VS829 ~T0 @X0 0 e@4043 ]
"13014
[v _TMR2 `Vuc ~T0 @X0 0 e@4044 ]
[s S832 :8 `uc 1 ]
[n S832 . TMR2 ]
[u S831 `S832 1 ]
[n S831 . . ]
"13024
[v _TMR2bits `VS831 ~T0 @X0 0 e@4044 ]
[s S834 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :2 `uc 1 ]
[n S834 . TMR1ON RD16 T1SYNC T1OSCEN T1CKPS TMR1CS ]
[s S835 :4 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S835 . . T1CKPS0 T1CKPS1 TMR1CS0 TMR1CS1 ]
[s S836 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S836 . . RD161 T1SYNC1 T1OSCEN1 T1CKPS01 T1CKPS11 TMR1CS01 TMR1CS11 ]
[s S837 :3 `uc 1 :1 `uc 1 ]
[n S837 . . SOSCEN ]
[s S838 :7 `uc 1 :1 `uc 1 ]
[n S838 . . T1RD16 ]
[u S833 `S834 1 `S835 1 `S836 1 `S837 1 `S838 1 ]
[n S833 . . . . . . ]
"13073
[v _T1CONbits `VS833 ~T0 @X0 0 e@4045 ]
"13172
[v _TMR1 `Vus ~T0 @X0 0 e@4046 ]
"13178
[v _TMR1L `Vuc ~T0 @X0 0 e@4046 ]
[s S840 :8 `uc 1 ]
[n S840 . TMR1L ]
[u S839 `S840 1 ]
[n S839 . . ]
"13188
[v _TMR1Lbits `VS839 ~T0 @X0 0 e@4046 ]
"13197
[v _TMR1H `Vuc ~T0 @X0 0 e@4047 ]
[s S842 :8 `uc 1 ]
[n S842 . TMR1H ]
[u S841 `S842 1 ]
[n S841 . . ]
"13207
[v _TMR1Hbits `VS841 ~T0 @X0 0 e@4047 ]
[s S844 :1 `uc 1 ]
[n S844 . NOT_BOR ]
[s S845 :1 `uc 1 :1 `uc 1 ]
[n S845 . . NOT_POR ]
[s S846 :2 `uc 1 :1 `uc 1 ]
[n S846 . . NOT_PD ]
[s S847 :3 `uc 1 :1 `uc 1 ]
[n S847 . . NOT_TO ]
[s S848 :4 `uc 1 :1 `uc 1 ]
[n S848 . . NOT_RI ]
[s S849 :5 `uc 1 :1 `uc 1 ]
[n S849 . . NOT_CM ]
[s S850 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S850 . nBOR nPOR nPD nTO nRI nCM . IPEN ]
[s S851 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S851 . BOR POR PD TO RI CM ]
[u S843 `S844 1 `S845 1 `S846 1 `S847 1 `S848 1 `S849 1 `S850 1 `S851 1 ]
[n S843 . . . . . . . . . ]
"13264
[v _RCONbits `VS843 ~T0 @X0 0 e@4048 ]
"13368
[v _CM2CON1 `Vuc ~T0 @X0 0 e@4049 ]
[s S853 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S853 . CCH CREF EVPOL CPOL COE CON ]
[s S854 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S854 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S855 :1 `uc 1 ]
[n S855 . CCH02 ]
[s S856 :1 `uc 1 :1 `uc 1 ]
[n S856 . . CCH12 ]
[s S857 :6 `uc 1 :1 `uc 1 ]
[n S857 . . COE2 ]
[s S858 :7 `uc 1 :1 `uc 1 ]
[n S858 . . CON2 ]
[s S859 :5 `uc 1 :1 `uc 1 ]
[n S859 . . CPOL2 ]
[s S860 :2 `uc 1 :1 `uc 1 ]
[n S860 . . CREF2 ]
[s S861 :3 `uc 1 :1 `uc 1 ]
[n S861 . . EVPOL02 ]
[s S862 :4 `uc 1 :1 `uc 1 ]
[n S862 . . EVPOL12 ]
[u S852 `S853 1 `S854 1 `S855 1 `S856 1 `S857 1 `S858 1 `S859 1 `S860 1 `S861 1 `S862 1 ]
[n S852 . . . . . . . . . . . ]
"13421
[v _CM2CONbits `VS852 ~T0 @X0 0 e@4049 ]
[s S864 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S864 . CCH CREF EVPOL CPOL COE CON ]
[s S865 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S865 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S866 :1 `uc 1 ]
[n S866 . CCH02 ]
[s S867 :1 `uc 1 :1 `uc 1 ]
[n S867 . . CCH12 ]
[s S868 :6 `uc 1 :1 `uc 1 ]
[n S868 . . COE2 ]
[s S869 :7 `uc 1 :1 `uc 1 ]
[n S869 . . CON2 ]
[s S870 :5 `uc 1 :1 `uc 1 ]
[n S870 . . CPOL2 ]
[s S871 :2 `uc 1 :1 `uc 1 ]
[n S871 . . CREF2 ]
[s S872 :3 `uc 1 :1 `uc 1 ]
[n S872 . . EVPOL02 ]
[s S873 :4 `uc 1 :1 `uc 1 ]
[n S873 . . EVPOL12 ]
[u S863 `S864 1 `S865 1 `S866 1 `S867 1 `S868 1 `S869 1 `S870 1 `S871 1 `S872 1 `S873 1 ]
[n S863 . . . . . . . . . . . ]
"13562
[v _CM2CON1bits `VS863 ~T0 @X0 0 e@4049 ]
"13661
[v _CM1CON1 `Vuc ~T0 @X0 0 e@4050 ]
[s S875 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S875 . CCH CREF EVPOL CPOL COE CON ]
[s S876 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S876 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S877 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S877 . CCH01 CCH11 CREF1 EVPOL01 EVPOL11 CPOL1 COE1 CON1 ]
[s S878 :1 `uc 1 ]
[n S878 . C1CH0 ]
[s S879 :1 `uc 1 :1 `uc 1 ]
[n S879 . . C1CH1 ]
[u S874 `S875 1 `S876 1 `S877 1 `S878 1 `S879 1 ]
[n S874 . . . . . . ]
"13700
[v _CM1CONbits `VS874 ~T0 @X0 0 e@4050 ]
[s S881 :2 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S881 . CCH CREF EVPOL CPOL COE CON ]
[s S882 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S882 . CCH0 CCH1 . EVPOL0 EVPOL1 ]
[s S883 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S883 . CCH01 CCH11 CREF1 EVPOL01 EVPOL11 CPOL1 COE1 CON1 ]
[s S884 :1 `uc 1 ]
[n S884 . C1CH0 ]
[s S885 :1 `uc 1 :1 `uc 1 ]
[n S885 . . C1CH1 ]
[u S880 `S881 1 `S882 1 `S883 1 `S884 1 `S885 1 ]
[n S880 . . . . . . ]
"13837
[v _CM1CON1bits `VS880 ~T0 @X0 0 e@4050 ]
[s S887 :2 `uc 1 :1 `uc 1 :1 `uc 1 :3 `uc 1 :1 `uc 1 ]
[n S887 . SCS . OSTS IRCF IDLEN ]
[s S888 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S888 . SCS0 SCS1 . IRCF0 IRCF1 IRCF2 ]
[u S886 `S887 1 `S888 1 ]
[n S886 . . . ]
"13963
[v _OSCCONbits `VS886 ~T0 @X0 0 e@4051 ]
[s S890 :3 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S890 . T0PS PSA T0SE T0CS T08BIT TMR0ON ]
[s S891 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S891 . T0PS0 T0PS1 T0PS2 ]
[u S889 `S890 1 `S891 1 ]
[n S889 . . . ]
"14032
[v _T0CONbits `VS889 ~T0 @X0 0 e@4053 ]
"14081
[v _TMR0 `Vus ~T0 @X0 0 e@4054 ]
"14087
[v _TMR0L `Vuc ~T0 @X0 0 e@4054 ]
[s S893 :8 `uc 1 ]
[n S893 . TMR0L ]
[u S892 `S893 1 ]
[n S892 . . ]
"14097
[v _TMR0Lbits `VS892 ~T0 @X0 0 e@4054 ]
"14106
[v _TMR0H `Vuc ~T0 @X0 0 e@4055 ]
[s S895 :8 `uc 1 ]
[n S895 . TMR0H ]
[u S894 `S895 1 ]
[n S894 . . ]
"14116
[v _TMR0Hbits `VS894 ~T0 @X0 0 e@4055 ]
[s S897 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S897 . C DC Z OV N ]
[s S898 :1 `uc 1 ]
[n S898 . CARRY ]
[s S899 :4 `uc 1 :1 `uc 1 ]
[n S899 . . NEGATIVE ]
[s S900 :3 `uc 1 :1 `uc 1 ]
[n S900 . . OVERFLOW ]
[s S901 :2 `uc 1 :1 `uc 1 ]
[n S901 . . ZERO ]
[u S896 `S897 1 `S898 1 `S899 1 `S900 1 `S901 1 ]
[n S896 . . . . . . ]
"14154
[v _STATUSbits `VS896 ~T0 @X0 0 e@4056 ]
"14203
[v _FSR2 `Vus ~T0 @X0 0 e@4057 ]
"14209
[v _FSR2L `Vuc ~T0 @X0 0 e@4057 ]
[s S903 :8 `uc 1 ]
[n S903 . FSR2L ]
[u S902 `S903 1 ]
[n S902 . . ]
"14219
[v _FSR2Lbits `VS902 ~T0 @X0 0 e@4057 ]
"14228
[v _FSR2H `Vuc ~T0 @X0 0 e@4058 ]
"14234
[v _PLUSW2 `Vuc ~T0 @X0 0 e@4059 ]
[s S905 :8 `uc 1 ]
[n S905 . PLUSW2 ]
[u S904 `S905 1 ]
[n S904 . . ]
"14244
[v _PLUSW2bits `VS904 ~T0 @X0 0 e@4059 ]
"14253
[v _PREINC2 `Vuc ~T0 @X0 0 e@4060 ]
[s S907 :8 `uc 1 ]
[n S907 . PREINC2 ]
[u S906 `S907 1 ]
[n S906 . . ]
"14263
[v _PREINC2bits `VS906 ~T0 @X0 0 e@4060 ]
"14272
[v _POSTDEC2 `Vuc ~T0 @X0 0 e@4061 ]
[s S909 :8 `uc 1 ]
[n S909 . POSTDEC2 ]
[u S908 `S909 1 ]
[n S908 . . ]
"14282
[v _POSTDEC2bits `VS908 ~T0 @X0 0 e@4061 ]
"14291
[v _POSTINC2 `Vuc ~T0 @X0 0 e@4062 ]
[s S911 :8 `uc 1 ]
[n S911 . POSTINC2 ]
[u S910 `S911 1 ]
[n S910 . . ]
"14301
[v _POSTINC2bits `VS910 ~T0 @X0 0 e@4062 ]
"14310
[v _INDF2 `Vuc ~T0 @X0 0 e@4063 ]
[s S913 :8 `uc 1 ]
[n S913 . INDF2 ]
[u S912 `S913 1 ]
[n S912 . . ]
"14320
[v _INDF2bits `VS912 ~T0 @X0 0 e@4063 ]
"14329
[v _BSR `Vuc ~T0 @X0 0 e@4064 ]
"14335
[v _FSR1 `Vus ~T0 @X0 0 e@4065 ]
"14341
[v _FSR1L `Vuc ~T0 @X0 0 e@4065 ]
[s S915 :8 `uc 1 ]
[n S915 . FSR1L ]
[u S914 `S915 1 ]
[n S914 . . ]
"14351
[v _FSR1Lbits `VS914 ~T0 @X0 0 e@4065 ]
"14360
[v _FSR1H `Vuc ~T0 @X0 0 e@4066 ]
"14366
[v _PLUSW1 `Vuc ~T0 @X0 0 e@4067 ]
[s S917 :8 `uc 1 ]
[n S917 . PLUSW1 ]
[u S916 `S917 1 ]
[n S916 . . ]
"14376
[v _PLUSW1bits `VS916 ~T0 @X0 0 e@4067 ]
"14385
[v _PREINC1 `Vuc ~T0 @X0 0 e@4068 ]
[s S919 :8 `uc 1 ]
[n S919 . PREINC1 ]
[u S918 `S919 1 ]
[n S918 . . ]
"14395
[v _PREINC1bits `VS918 ~T0 @X0 0 e@4068 ]
"14404
[v _POSTDEC1 `Vuc ~T0 @X0 0 e@4069 ]
[s S921 :8 `uc 1 ]
[n S921 . POSTDEC1 ]
[u S920 `S921 1 ]
[n S920 . . ]
"14414
[v _POSTDEC1bits `VS920 ~T0 @X0 0 e@4069 ]
"14423
[v _POSTINC1 `Vuc ~T0 @X0 0 e@4070 ]
[s S923 :8 `uc 1 ]
[n S923 . POSTINC1 ]
[u S922 `S923 1 ]
[n S922 . . ]
"14433
[v _POSTINC1bits `VS922 ~T0 @X0 0 e@4070 ]
"14442
[v _INDF1 `Vuc ~T0 @X0 0 e@4071 ]
[s S925 :8 `uc 1 ]
[n S925 . INDF1 ]
[u S924 `S925 1 ]
[n S924 . . ]
"14452
[v _INDF1bits `VS924 ~T0 @X0 0 e@4071 ]
"14461
[v _WREG `Vuc ~T0 @X0 0 e@4072 ]
[s S927 :8 `uc 1 ]
[n S927 . WREG ]
[u S926 `S927 1 ]
[n S926 . . ]
"14471
[v _WREGbits `VS926 ~T0 @X0 0 e@4072 ]
"14480
[v _FSR0 `Vus ~T0 @X0 0 e@4073 ]
"14486
[v _FSR0L `Vuc ~T0 @X0 0 e@4073 ]
[s S929 :8 `uc 1 ]
[n S929 . FSR0L ]
[u S928 `S929 1 ]
[n S928 . . ]
"14496
[v _FSR0Lbits `VS928 ~T0 @X0 0 e@4073 ]
"14505
[v _FSR0H `Vuc ~T0 @X0 0 e@4074 ]
"14511
[v _PLUSW0 `Vuc ~T0 @X0 0 e@4075 ]
[s S931 :8 `uc 1 ]
[n S931 . PLUSW0 ]
[u S930 `S931 1 ]
[n S930 . . ]
"14521
[v _PLUSW0bits `VS930 ~T0 @X0 0 e@4075 ]
"14530
[v _PREINC0 `Vuc ~T0 @X0 0 e@4076 ]
[s S933 :8 `uc 1 ]
[n S933 . PREINC0 ]
[u S932 `S933 1 ]
[n S932 . . ]
"14540
[v _PREINC0bits `VS932 ~T0 @X0 0 e@4076 ]
"14549
[v _POSTDEC0 `Vuc ~T0 @X0 0 e@4077 ]
[s S935 :8 `uc 1 ]
[n S935 . POSTDEC0 ]
[u S934 `S935 1 ]
[n S934 . . ]
"14559
[v _POSTDEC0bits `VS934 ~T0 @X0 0 e@4077 ]
"14568
[v _POSTINC0 `Vuc ~T0 @X0 0 e@4078 ]
[s S937 :8 `uc 1 ]
[n S937 . POSTINC0 ]
[u S936 `S937 1 ]
[n S936 . . ]
"14578
[v _POSTINC0bits `VS936 ~T0 @X0 0 e@4078 ]
"14587
[v _INDF0 `Vuc ~T0 @X0 0 e@4079 ]
[s S939 :8 `uc 1 ]
[n S939 . INDF0 ]
[u S938 `S939 1 ]
[n S938 . . ]
"14597
[v _INDF0bits `VS938 ~T0 @X0 0 e@4079 ]
[s S941 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S941 . INT1IF INT2IF INT3IF INT1IE INT2IE INT3IE INT1IP INT2IP ]
[s S942 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S942 . INT1F INT2F INT3F INT1E INT2E INT3E INT1P INT2P ]
[u S940 `S941 1 `S942 1 ]
[n S940 . . . ]
"14633
[v _INTCON3bits `VS940 ~T0 @X0 0 e@4080 ]
[s S944 :7 `uc 1 :1 `uc 1 ]
[n S944 . . NOT_RBPU ]
[s S945 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S945 . RBIP INT3IP TMR0IP INTEDG3 INTEDG2 INTEDG1 INTEDG0 nRBPU ]
[s S946 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 :1 `uc 1 ]
[n S946 . . INT3P T0IP . RBPU ]
[u S943 `S944 1 `S945 1 `S946 1 ]
[n S943 . . . . ]
"14745
[v _INTCON2bits `VS943 ~T0 @X0 0 e@4081 ]
[s S948 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S948 . RBIF INT0IF TMR0IF RBIE INT0IE TMR0IE PEIE_GIEL GIE_GIEH ]
[s S949 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S949 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S950 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S950 . . GIEL GIEH ]
[s S951 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S951 . . INT0F T0IF . INT0E T0IE PEIE GIE ]
[s S952 :6 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S952 . . GIEL GIEH ]
[u S947 `S948 1 `S949 1 `S950 1 `S951 1 `S952 1 ]
[n S947 . . . . . . ]
"14856
[v _INTCONbits `VS947 ~T0 @X0 0 e@4082 ]
"14940
[v _PROD `Vus ~T0 @X0 0 e@4083 ]
"14946
[v _PRODL `Vuc ~T0 @X0 0 e@4083 ]
[s S954 :8 `uc 1 ]
[n S954 . PRODL ]
[u S953 `S954 1 ]
[n S953 . . ]
"14956
[v _PRODLbits `VS953 ~T0 @X0 0 e@4083 ]
"14965
[v _PRODH `Vuc ~T0 @X0 0 e@4084 ]
[s S956 :8 `uc 1 ]
[n S956 . PRODH ]
[u S955 `S956 1 ]
[n S955 . . ]
"14975
[v _PRODHbits `VS955 ~T0 @X0 0 e@4084 ]
"14984
[v _TABLAT `Vuc ~T0 @X0 0 e@4085 ]
[s S958 :8 `uc 1 ]
[n S958 . TABLAT ]
[u S957 `S958 1 ]
[n S957 . . ]
"14994
[v _TABLATbits `VS957 ~T0 @X0 0 e@4085 ]
"15004
[v _TBLPTR `Vum ~T0 @X0 0 e@4086 ]
"15011
[v _TBLPTRL `Vuc ~T0 @X0 0 e@4086 ]
[s S960 :8 `uc 1 ]
[n S960 . TBLPTRL ]
[u S959 `S960 1 ]
[n S959 . . ]
"15021
[v _TBLPTRLbits `VS959 ~T0 @X0 0 e@4086 ]
"15030
[v _TBLPTRH `Vuc ~T0 @X0 0 e@4087 ]
[s S962 :8 `uc 1 ]
[n S962 . TBLPTRH ]
[u S961 `S962 1 ]
[n S961 . . ]
"15040
[v _TBLPTRHbits `VS961 ~T0 @X0 0 e@4087 ]
"15049
[v _TBLPTRU `Vuc ~T0 @X0 0 e@4088 ]
"15056
[v _PCLAT `Vum ~T0 @X0 0 e@4089 ]
"15063
[v _PC `Vum ~T0 @X0 0 e@4089 ]
"15070
[v _PCL `Vuc ~T0 @X0 0 e@4089 ]
[s S964 :8 `uc 1 ]
[n S964 . PCL ]
[u S963 `S964 1 ]
[n S963 . . ]
"15080
[v _PCLbits `VS963 ~T0 @X0 0 e@4089 ]
"15089
[v _PCLATH `Vuc ~T0 @X0 0 e@4090 ]
[s S966 :8 `uc 1 ]
[n S966 . PCH ]
[u S965 `S966 1 ]
[n S965 . . ]
"15099
[v _PCLATHbits `VS965 ~T0 @X0 0 e@4090 ]
"15108
[v _PCLATU `Vuc ~T0 @X0 0 e@4091 ]
[s S968 :5 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 ]
[n S968 . STKPTR . STKUNF STKFUL ]
[s S969 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :2 `uc 1 :1 `uc 1 ]
[n S969 . SP0 SP1 SP2 SP3 SP4 . STKOVF ]
[u S967 `S968 1 `S969 1 ]
[n S967 . . . ]
"15136
[v _STKPTRbits `VS967 ~T0 @X0 0 e@4092 ]
"15186
[v _TOS `Vum ~T0 @X0 0 e@4093 ]
"15193
[v _TOSL `Vuc ~T0 @X0 0 e@4093 ]
[s S971 :8 `uc 1 ]
[n S971 . TOSL ]
[u S970 `S971 1 ]
[n S970 . . ]
"15203
[v _TOSLbits `VS970 ~T0 @X0 0 e@4093 ]
"15212
[v _TOSH `Vuc ~T0 @X0 0 e@4094 ]
[s S973 :8 `uc 1 ]
[n S973 . TOSH ]
[u S972 `S973 1 ]
[n S972 . . ]
"15222
[v _TOSHbits `VS972 ~T0 @X0 0 e@4094 ]
"15231
[v _TOSU `Vuc ~T0 @X0 0 e@4095 ]
[t ~ __deprecated__ ]
[t T1 __deprecated__ ]
"15243
[v _ABDEN `Vb ~T1 @X0 0 e@31728 ]
"15245
[v _ABDEN1 `Vb ~T0 @X0 0 e@31728 ]
"15247
[v _ABDEN2 `Vb ~T0 @X0 0 e@31712 ]
"15249
[v _ABDOVF `Vb ~T1 @X0 0 e@31735 ]
"15251
[v _ABDOVF1 `Vb ~T0 @X0 0 e@31735 ]
"15253
[v _ABDOVF2 `Vb ~T0 @X0 0 e@31719 ]
"15255
[v _ACKDT `Vb ~T1 @X0 0 e@32301 ]
"15257
[v _ACKDT1 `Vb ~T0 @X0 0 e@32301 ]
"15259
[v _ACKDT2 `Vb ~T0 @X0 0 e@31629 ]
"15261
[v _ACKEN `Vb ~T1 @X0 0 e@32300 ]
"15263
[v _ACKEN1 `Vb ~T0 @X0 0 e@32300 ]
"15265
[v _ACKEN2 `Vb ~T0 @X0 0 e@31628 ]
"15267
[v _ACKSTAT `Vb ~T1 @X0 0 e@32302 ]
"15269
[v _ACKSTAT1 `Vb ~T0 @X0 0 e@32302 ]
"15271
[v _ACKSTAT2 `Vb ~T0 @X0 0 e@31630 ]
"15273
[v _ACQT0 `Vb ~T0 @X0 0 e@32267 ]
"15275
[v _ACQT1 `Vb ~T0 @X0 0 e@32268 ]
"15277
[v _ACQT2 `Vb ~T0 @X0 0 e@32269 ]
"15279
[v _ACTVIE `Vb ~T0 @X0 0 e@31154 ]
"15281
[v _ACTVIF `Vb ~T0 @X0 0 e@31506 ]
"15283
[v _ADCAL `Vb ~T1 @X0 0 e@32270 ]
"15285
[v _ADCS0 `Vb ~T0 @X0 0 e@32264 ]
"15287
[v _ADCS1 `Vb ~T0 @X0 0 e@32265 ]
"15289
[v _ADCS2 `Vb ~T0 @X0 0 e@32266 ]
"15291
[v _ADDEN `Vb ~T1 @X0 0 e@32099 ]
"15293
[v _ADDEN1 `Vb ~T0 @X0 0 e@32099 ]
"15295
[v _ADDEN2 `Vb ~T0 @X0 0 e@31971 ]
"15297
[v _ADDR0 `Vb ~T0 @X0 0 e@31168 ]
"15299
[v _ADDR1 `Vb ~T0 @X0 0 e@31169 ]
"15301
[v _ADDR2 `Vb ~T0 @X0 0 e@31170 ]
"15303
[v _ADDR3 `Vb ~T0 @X0 0 e@31171 ]
"15305
[v _ADDR4 `Vb ~T0 @X0 0 e@31172 ]
"15307
[v _ADDR5 `Vb ~T0 @X0 0 e@31173 ]
"15309
[v _ADDR6 `Vb ~T0 @X0 0 e@31174 ]
"15311
[v _ADEN `Vb ~T0 @X0 0 e@32099 ]
"15313
[v _ADFM `Vb ~T0 @X0 0 e@32271 ]
"15315
[v _ADIE `Vb ~T0 @X0 0 e@31982 ]
"15317
[v _ADIF `Vb ~T0 @X0 0 e@31990 ]
"15319
[v _ADIP `Vb ~T0 @X0 0 e@31998 ]
"15321
[v _ADMSK1 `Vb ~T1 @X0 0 e@32297 ]
"15323
[v _ADMSK11 `Vb ~T0 @X0 0 e@32297 ]
"15325
[v _ADMSK12 `Vb ~T0 @X0 0 e@31625 ]
"15327
[v _ADMSK2 `Vb ~T1 @X0 0 e@32298 ]
"15329
[v _ADMSK21 `Vb ~T0 @X0 0 e@32298 ]
"15331
[v _ADMSK22 `Vb ~T0 @X0 0 e@31626 ]
"15333
[v _ADMSK3 `Vb ~T1 @X0 0 e@32299 ]
"15335
[v _ADMSK31 `Vb ~T0 @X0 0 e@32299 ]
"15337
[v _ADMSK32 `Vb ~T0 @X0 0 e@31627 ]
"15339
[v _ADMSK4 `Vb ~T1 @X0 0 e@32300 ]
"15341
[v _ADMSK41 `Vb ~T0 @X0 0 e@32300 ]
"15343
[v _ADMSK42 `Vb ~T0 @X0 0 e@31628 ]
"15345
[v _ADMSK5 `Vb ~T1 @X0 0 e@32301 ]
"15347
[v _ADMSK51 `Vb ~T0 @X0 0 e@32301 ]
"15349
[v _ADMSK52 `Vb ~T0 @X0 0 e@31629 ]
"15351
[v _ADON `Vb ~T0 @X0 0 e@32272 ]
"15353
[v _ALRMEN `Vb ~T0 @X0 0 e@31887 ]
"15355
[v _ALRMPTR0 `Vb ~T0 @X0 0 e@31880 ]
"15357
[v _ALRMPTR1 `Vb ~T0 @X0 0 e@31881 ]
"15359
[v _AMASK0 `Vb ~T0 @X0 0 e@31882 ]
"15361
[v _AMASK1 `Vb ~T0 @X0 0 e@31883 ]
"15363
[v _AMASK2 `Vb ~T0 @X0 0 e@31884 ]
"15365
[v _AMASK3 `Vb ~T0 @X0 0 e@31885 ]
"15367
[v _AN0 `Vb ~T0 @X0 0 e@31744 ]
"15369
[v _AN1 `Vb ~T0 @X0 0 e@31745 ]
"15371
[v _AN10 `Vb ~T0 @X0 0 e@31753 ]
"15373
[v _AN11 `Vb ~T0 @X0 0 e@31762 ]
"15375
[v _AN12 `Vb ~T0 @X0 0 e@31752 ]
"15377
[v _AN2 `Vb ~T0 @X0 0 e@31746 ]
"15379
[v _AN3 `Vb ~T0 @X0 0 e@31747 ]
"15381
[v _AN4 `Vb ~T0 @X0 0 e@31749 ]
"15383
[v _AN8 `Vb ~T0 @X0 0 e@31754 ]
"15385
[v _AN9 `Vb ~T0 @X0 0 e@31755 ]
"15387
[v _ARPT0 `Vb ~T0 @X0 0 e@31872 ]
"15389
[v _ARPT1 `Vb ~T0 @X0 0 e@31873 ]
"15391
[v _ARPT2 `Vb ~T0 @X0 0 e@31874 ]
"15393
[v _ARPT3 `Vb ~T0 @X0 0 e@31875 ]
"15395
[v _ARPT4 `Vb ~T0 @X0 0 e@31876 ]
"15397
[v _ARPT5 `Vb ~T0 @X0 0 e@31877 ]
"15399
[v _ARPT6 `Vb ~T0 @X0 0 e@31878 ]
"15401
[v _ARPT7 `Vb ~T0 @X0 0 e@31879 ]
"15403
[v _BCL1IE `Vb ~T0 @X0 0 e@32003 ]
"15405
[v _BCL1IF `Vb ~T0 @X0 0 e@32011 ]
"15407
[v _BCL1IP `Vb ~T0 @X0 0 e@32019 ]
"15409
[v _BCL2IE `Vb ~T0 @X0 0 e@32030 ]
"15411
[v _BCL2IF `Vb ~T0 @X0 0 e@32038 ]
"15413
[v _BCL2IP `Vb ~T0 @X0 0 e@32046 ]
"15415
[v _BCLIE `Vb ~T0 @X0 0 e@32003 ]
"15417
[v _BCLIF `Vb ~T0 @X0 0 e@32011 ]
"15419
[v _BCLIP `Vb ~T0 @X0 0 e@32019 ]
"15421
[v _BF `Vb ~T1 @X0 0 e@32312 ]
"15423
[v _BF1 `Vb ~T0 @X0 0 e@32312 ]
"15425
[v _BF2 `Vb ~T0 @X0 0 e@31640 ]
"15427
[v _BGVST `Vb ~T0 @X0 0 e@31790 ]
"15429
[v _BOR `Vb ~T0 @X0 0 e@32384 ]
"15431
[v _BRG16 `Vb ~T1 @X0 0 e@31731 ]
"15433
[v _BRG161 `Vb ~T0 @X0 0 e@31731 ]
"15435
[v _BRG162 `Vb ~T0 @X0 0 e@31715 ]
"15437
[v _BRGH `Vb ~T1 @X0 0 e@32106 ]
"15439
[v _BRGH1 `Vb ~T0 @X0 0 e@32106 ]
"15441
[v _BRGH2 `Vb ~T0 @X0 0 e@32066 ]
"15443
[v _BTOEE `Vb ~T0 @X0 0 e@31164 ]
"15445
[v _BTOEF `Vb ~T0 @X0 0 e@31516 ]
"15447
[v _BTSEE `Vb ~T0 @X0 0 e@31167 ]
"15449
[v _BTSEF `Vb ~T0 @X0 0 e@31519 ]
"15451
[v _C1CH0 `Vb ~T0 @X0 0 e@32400 ]
"15453
[v _C1CH1 `Vb ~T0 @X0 0 e@32401 ]
"15455
[v _C1INA `Vb ~T0 @X0 0 e@31744 ]
"15457
[v _C1INB `Vb ~T0 @X0 0 e@31747 ]
"15459
[v _C2INA `Vb ~T0 @X0 0 e@31745 ]
"15461
[v _C2INB `Vb ~T0 @X0 0 e@31746 ]
"15463
[v _CAL0 `Vb ~T0 @X0 0 e@31216 ]
"15465
[v _CAL1 `Vb ~T0 @X0 0 e@31217 ]
"15467
[v _CAL2 `Vb ~T0 @X0 0 e@31218 ]
"15469
[v _CAL3 `Vb ~T0 @X0 0 e@31219 ]
"15471
[v _CAL4 `Vb ~T0 @X0 0 e@31220 ]
"15473
[v _CAL5 `Vb ~T0 @X0 0 e@31221 ]
"15475
[v _CAL6 `Vb ~T0 @X0 0 e@31222 ]
"15477
[v _CAL7 `Vb ~T0 @X0 0 e@31223 ]
"15479
[v _CARRY `Vb ~T0 @X0 0 e@32448 ]
"15481
[v _CCH0 `Vb ~T1 @X0 0 e@32400 ]
"15483
[v _CCH01 `Vb ~T0 @X0 0 e@32400 ]
"15485
[v _CCH02 `Vb ~T0 @X0 0 e@32392 ]
"15487
[v _CCH1 `Vb ~T1 @X0 0 e@32401 ]
"15489
[v _CCH11 `Vb ~T0 @X0 0 e@32401 ]
"15491
[v _CCH12 `Vb ~T0 @X0 0 e@32393 ]
"15493
[v _CCP1IE `Vb ~T0 @X0 0 e@31978 ]
"15495
[v _CCP1IF `Vb ~T0 @X0 0 e@31986 ]
"15497
[v _CCP1IP `Vb ~T0 @X0 0 e@31994 ]
"15499
[v _CCP1M0 `Vb ~T0 @X0 0 e@32208 ]
"15501
[v _CCP1M1 `Vb ~T0 @X0 0 e@32209 ]
"15503
[v _CCP1M2 `Vb ~T0 @X0 0 e@32210 ]
"15505
[v _CCP1M3 `Vb ~T0 @X0 0 e@32211 ]
"15507
[v _CCP1X `Vb ~T0 @X0 0 e@32213 ]
"15509
[v _CCP1Y `Vb ~T0 @X0 0 e@32212 ]
"15511
[v _CCP2 `Vb ~T0 @X0 0 e@31761 ]
"15513
[v _CCP2IE `Vb ~T0 @X0 0 e@32000 ]
"15515
[v _CCP2IF `Vb ~T0 @X0 0 e@32008 ]
"15517
[v _CCP2IP `Vb ~T0 @X0 0 e@32016 ]
"15519
[v _CCP2M0 `Vb ~T0 @X0 0 e@32160 ]
"15521
[v _CCP2M1 `Vb ~T0 @X0 0 e@32161 ]
"15523
[v _CCP2M2 `Vb ~T0 @X0 0 e@32162 ]
"15525
[v _CCP2M3 `Vb ~T0 @X0 0 e@32163 ]
"15527
[v _CCP2X `Vb ~T0 @X0 0 e@32165 ]
"15529
[v _CCP2Y `Vb ~T0 @X0 0 e@32164 ]
"15531
[v _CCP2_PA2 `Vb ~T0 @X0 0 e@31755 ]
"15533
[v _CHIME `Vb ~T0 @X0 0 e@31886 ]
"15535
[v _CHS0 `Vb ~T0 @X0 0 e@32274 ]
"15537
[v _CHS1 `Vb ~T0 @X0 0 e@32275 ]
"15539
[v _CHS2 `Vb ~T0 @X0 0 e@32276 ]
"15541
[v _CHS3 `Vb ~T0 @X0 0 e@32277 ]
"15543
[v _CHSN3 `Vb ~T0 @X0 0 e@32267 ]
"15545
[v _CK1 `Vb ~T0 @X0 0 e@31766 ]
"15547
[v _CKE `Vb ~T1 @X0 0 e@32318 ]
"15549
[v _CKE1 `Vb ~T0 @X0 0 e@32318 ]
"15551
[v _CKE2 `Vb ~T0 @X0 0 e@31646 ]
"15553
[v _CKP `Vb ~T1 @X0 0 e@32308 ]
"15555
[v _CKP1 `Vb ~T0 @X0 0 e@32308 ]
"15557
[v _CKP2 `Vb ~T0 @X0 0 e@31636 ]
"15559
[v _CKTXP `Vb ~T0 @X0 0 e@31732 ]
"15561
[v _CLKI `Vb ~T0 @X0 0 e@31751 ]
"15563
[v _CLKO `Vb ~T0 @X0 0 e@31750 ]
"15565
[v _CM `Vb ~T0 @X0 0 e@32389 ]
"15567
[v _CM1IE `Vb ~T0 @X0 0 e@32005 ]
"15569
[v _CM1IF `Vb ~T0 @X0 0 e@32013 ]
"15571
[v _CM1IP `Vb ~T0 @X0 0 e@32021 ]
"15573
[v _CM2IE `Vb ~T0 @X0 0 e@32006 ]
"15575
[v _CM2IF `Vb ~T0 @X0 0 e@32014 ]
"15577
[v _CM2IP `Vb ~T0 @X0 0 e@32022 ]
"15579
[v _CMIE `Vb ~T0 @X0 0 e@32006 ]
"15581
[v _CMIF `Vb ~T0 @X0 0 e@32014 ]
"15583
[v _CMIP `Vb ~T0 @X0 0 e@32022 ]
"15585
[v _CMPL0 `Vb ~T1 @X0 0 e@32254 ]
"15587
[v _CMPL02 `Vb ~T0 @X0 0 e@32206 ]
"15589
[v _CMPL1 `Vb ~T1 @X0 0 e@32255 ]
"15591
[v _CMPL12 `Vb ~T0 @X0 0 e@32207 ]
"15593
[v _COE `Vb ~T1 @X0 0 e@32406 ]
"15595
[v _COE1 `Vb ~T0 @X0 0 e@32406 ]
"15597
[v _COE2 `Vb ~T0 @X0 0 e@32398 ]
"15599
[v _CON `Vb ~T1 @X0 0 e@32407 ]
"15601
[v _CON1 `Vb ~T0 @X0 0 e@32407 ]
"15603
[v _CON2 `Vb ~T0 @X0 0 e@32399 ]
"15605
[v _COUT1 `Vb ~T0 @X0 0 e@31616 ]
"15607
[v _COUT2 `Vb ~T0 @X0 0 e@31617 ]
"15609
[v _CPOL `Vb ~T1 @X0 0 e@32405 ]
"15611
[v _CPOL1 `Vb ~T0 @X0 0 e@32405 ]
"15613
[v _CPOL2 `Vb ~T0 @X0 0 e@32397 ]
"15615
[v _CRC16EE `Vb ~T0 @X0 0 e@31162 ]
"15617
[v _CRC16EF `Vb ~T0 @X0 0 e@31514 ]
"15619
[v _CRC5EE `Vb ~T0 @X0 0 e@31161 ]
"15621
[v _CRC5EF `Vb ~T0 @X0 0 e@31513 ]
"15623
[v _CREF `Vb ~T1 @X0 0 e@32402 ]
"15625
[v _CREF1 `Vb ~T0 @X0 0 e@32402 ]
"15627
[v _CREF2 `Vb ~T0 @X0 0 e@32394 ]
"15629
[v _CREN `Vb ~T1 @X0 0 e@32100 ]
"15631
[v _CREN1 `Vb ~T0 @X0 0 e@32100 ]
"15633
[v _CREN2 `Vb ~T0 @X0 0 e@31972 ]
"15635
[v _CSRC `Vb ~T1 @X0 0 e@32111 ]
"15637
[v _CSRC1 `Vb ~T0 @X0 0 e@32111 ]
"15639
[v _CSRC2 `Vb ~T0 @X0 0 e@32071 ]
"15641
[v _CTEDG1 `Vb ~T0 @X0 0 e@31754 ]
"15643
[v _CTEDG2 `Vb ~T0 @X0 0 e@31755 ]
"15645
[v _CTMUEN `Vb ~T0 @X0 0 e@32159 ]
"15647
[v _CTMUIE `Vb ~T0 @X0 0 e@32026 ]
"15649
[v _CTMUIF `Vb ~T0 @X0 0 e@32034 ]
"15651
[v _CTMUIP `Vb ~T0 @X0 0 e@32042 ]
"15653
[v _CTMUSIDL `Vb ~T0 @X0 0 e@32157 ]
"15655
[v _CTPLS `Vb ~T0 @X0 0 e@31762 ]
"15657
[v _CTTRIG `Vb ~T0 @X0 0 e@32152 ]
"15659
[v _CVR0 `Vb ~T0 @X0 0 e@31384 ]
"15661
[v _CVR1 `Vb ~T0 @X0 0 e@31385 ]
"15663
[v _CVR2 `Vb ~T0 @X0 0 e@31386 ]
"15665
[v _CVR3 `Vb ~T0 @X0 0 e@31387 ]
"15667
[v _CVREF_MINUS `Vb ~T0 @X0 0 e@31746 ]
"15669
[v _CVREN `Vb ~T0 @X0 0 e@31391 ]
"15671
[v _CVROE `Vb ~T0 @X0 0 e@31390 ]
"15673
[v _CVROEN `Vb ~T0 @X0 0 e@31390 ]
"15675
[v _CVRR `Vb ~T0 @X0 0 e@31389 ]
"15677
[v _CVRSS `Vb ~T0 @X0 0 e@31388 ]
"15679
[v _D1 `Vb ~T0 @X0 0 e@32317 ]
"15681
[v _DA `Vb ~T0 @X0 0 e@32317 ]
"15683
[v _DA1 `Vb ~T0 @X0 0 e@32317 ]
"15685
[v _DA2 `Vb ~T0 @X0 0 e@31645 ]
"15687
[v _DATA_ADDRESS `Vb ~T0 @X0 0 e@32317 ]
"15689
[v _DATA_ADDRESS1 `Vb ~T0 @X0 0 e@32317 ]
"15691
[v _DATA_ADDRESS2 `Vb ~T0 @X0 0 e@31645 ]
"15693
[v _DC `Vb ~T0 @X0 0 e@32449 ]
"15695
[v _DC1B0 `Vb ~T0 @X0 0 e@32212 ]
"15697
[v _DC1B1 `Vb ~T0 @X0 0 e@32213 ]
"15699
[v _DC2B0 `Vb ~T0 @X0 0 e@32164 ]
"15701
[v _DC2B1 `Vb ~T0 @X0 0 e@32165 ]
"15703
[v _DFN8EE `Vb ~T0 @X0 0 e@31163 ]
"15705
[v _DFN8EF `Vb ~T0 @X0 0 e@31515 ]
"15707
[v _DIR `Vb ~T0 @X0 0 e@31522 ]
"15709
[v _DLYCYC0 `Vb ~T0 @X0 0 e@31796 ]
"15711
[v _DLYCYC1 `Vb ~T0 @X0 0 e@31797 ]
"15713
[v _DLYCYC2 `Vb ~T0 @X0 0 e@31798 ]
"15715
[v _DLYCYC3 `Vb ~T0 @X0 0 e@31799 ]
"15717
[v _DLYINTEN `Vb ~T0 @X0 0 e@31809 ]
"15719
[v _DMAEN `Vb ~T0 @X0 0 e@31808 ]
"15721
[v _DONE `Vb ~T0 @X0 0 e@32273 ]
"15723
[v _DS `Vb ~T0 @X0 0 e@32259 ]
"15725
[v _DSBOR `Vb ~T0 @X0 0 e@31329 ]
"15727
[v _DSEN `Vb ~T0 @X0 0 e@31343 ]
"15729
[v _DSFLT `Vb ~T0 @X0 0 e@31319 ]
"15731
[v _DSINT0 `Vb ~T0 @X0 0 e@31320 ]
"15733
[v _DSMCLR `Vb ~T0 @X0 0 e@31314 ]
"15735
[v _DSPOR `Vb ~T0 @X0 0 e@31312 ]
"15737
[v _DSRTC `Vb ~T0 @X0 0 e@31315 ]
"15739
[v _DSULP `Vb ~T0 @X0 0 e@31317 ]
"15741
[v _DSULPEN `Vb ~T0 @X0 0 e@31337 ]
"15743
[v _DSWDT `Vb ~T0 @X0 0 e@31316 ]
"15745
[v _DT1 `Vb ~T0 @X0 0 e@31767 ]
"15747
[v _DTRXP `Vb ~T0 @X0 0 e@31733 ]
"15749
[v _DTRXP1 `Vb ~T0 @X0 0 e@31733 ]
"15751
[v _DTRXP2 `Vb ~T0 @X0 0 e@31717 ]
"15753
[v _DUPLEX0 `Vb ~T0 @X0 0 e@31810 ]
"15755
[v _DUPLEX1 `Vb ~T0 @X0 0 e@31811 ]
"15757
[v _D_A `Vb ~T0 @X0 0 e@32317 ]
"15759
[v _D_A1 `Vb ~T0 @X0 0 e@32314 ]
"15761
[v _D_A2 `Vb ~T0 @X0 0 e@31645 ]
"15763
[v _D_MINUS `Vb ~T0 @X0 0 e@31764 ]
"15765
[v _D_NOT_A1 `Vb ~T0 @X0 0 e@32317 ]
"15767
[v _D_PLUS `Vb ~T0 @X0 0 e@31765 ]
"15769
[v _D_nA `Vb ~T1 @X0 0 e@32317 ]
"15771
[v _D_nA1 `Vb ~T0 @X0 0 e@32317 ]
"15773
[v _D_nA2 `Vb ~T0 @X0 0 e@31645 ]
"15775
[v _ECCP1AS0 `Vb ~T0 @X0 0 e@32244 ]
"15777
[v _ECCP1AS1 `Vb ~T0 @X0 0 e@32245 ]
"15779
[v _ECCP1AS2 `Vb ~T0 @X0 0 e@32246 ]
"15781
[v _ECCP1ASE `Vb ~T0 @X0 0 e@32247 ]
"15783
[v _ECCP1OD `Vb ~T0 @X0 0 e@31248 ]
"15785
[v _ECCP2AS0 `Vb ~T0 @X0 0 e@32196 ]
"15787
[v _ECCP2AS1 `Vb ~T0 @X0 0 e@32197 ]
"15789
[v _ECCP2AS2 `Vb ~T0 @X0 0 e@32198 ]
"15791
[v _ECCP2ASE `Vb ~T0 @X0 0 e@32199 ]
"15793
[v _ECCP2OD `Vb ~T0 @X0 0 e@31249 ]
"15795
[v _EDG1POL `Vb ~T0 @X0 0 e@32148 ]
"15797
[v _EDG1SEL0 `Vb ~T0 @X0 0 e@32146 ]
"15799
[v _EDG1SEL1 `Vb ~T0 @X0 0 e@32147 ]
"15801
[v _EDG1STAT `Vb ~T0 @X0 0 e@32144 ]
"15803
[v _EDG2POL `Vb ~T0 @X0 0 e@32151 ]
"15805
[v _EDG2SEL0 `Vb ~T0 @X0 0 e@32149 ]
"15807
[v _EDG2SEL1 `Vb ~T0 @X0 0 e@32150 ]
"15809
[v _EDG2STAT `Vb ~T0 @X0 0 e@32145 ]
"15811
[v _EDGEN `Vb ~T0 @X0 0 e@32155 ]
"15813
[v _EDGSEQEN `Vb ~T0 @X0 0 e@32154 ]
"15815
[v _ENDP0 `Vb ~T0 @X0 0 e@31523 ]
"15817
[v _ENDP1 `Vb ~T0 @X0 0 e@31524 ]
"15819
[v _ENDP2 `Vb ~T0 @X0 0 e@31525 ]
"15821
[v _ENDP3 `Vb ~T0 @X0 0 e@31526 ]
"15823
[v _EP0CONDIS `Vb ~T0 @X0 0 e@31027 ]
"15825
[v _EP0HSHK `Vb ~T0 @X0 0 e@31028 ]
"15827
[v _EP0INEN `Vb ~T0 @X0 0 e@31025 ]
"15829
[v _EP0OUTEN `Vb ~T0 @X0 0 e@31026 ]
"15831
[v _EP0STALL `Vb ~T0 @X0 0 e@31024 ]
"15833
[v _EP1CONDIS `Vb ~T0 @X0 0 e@31035 ]
"15835
[v _EP1HSHK `Vb ~T0 @X0 0 e@31036 ]
"15837
[v _EP1INEN `Vb ~T0 @X0 0 e@31033 ]
"15839
[v _EP1OUTEN `Vb ~T0 @X0 0 e@31034 ]
"15841
[v _EP1STALL `Vb ~T0 @X0 0 e@31032 ]
"15843
[v _EP2CONDIS `Vb ~T0 @X0 0 e@31043 ]
"15845
[v _EP2HSHK `Vb ~T0 @X0 0 e@31044 ]
"15847
[v _EP2INEN `Vb ~T0 @X0 0 e@31041 ]
"15849
[v _EP2OUTEN `Vb ~T0 @X0 0 e@31042 ]
"15851
[v _EP2STALL `Vb ~T0 @X0 0 e@31040 ]
"15853
[v _EP3CONDIS `Vb ~T0 @X0 0 e@31051 ]
"15855
[v _EP3HSHK `Vb ~T0 @X0 0 e@31052 ]
"15857
[v _EP3INEN `Vb ~T0 @X0 0 e@31049 ]
"15859
[v _EP3OUTEN `Vb ~T0 @X0 0 e@31050 ]
"15861
[v _EP3STALL `Vb ~T0 @X0 0 e@31048 ]
"15863
[v _EP4CONDIS `Vb ~T0 @X0 0 e@31059 ]
"15865
[v _EP4HSHK `Vb ~T0 @X0 0 e@31060 ]
"15867
[v _EP4INEN `Vb ~T0 @X0 0 e@31057 ]
"15869
[v _EP4OUTEN `Vb ~T0 @X0 0 e@31058 ]
"15871
[v _EP4STALL `Vb ~T0 @X0 0 e@31056 ]
"15873
[v _EP5CONDIS `Vb ~T0 @X0 0 e@31067 ]
"15875
[v _EP5HSHK `Vb ~T0 @X0 0 e@31068 ]
"15877
[v _EP5INEN `Vb ~T0 @X0 0 e@31065 ]
"15879
[v _EP5OUTEN `Vb ~T0 @X0 0 e@31066 ]
"15881
[v _EP5STALL `Vb ~T0 @X0 0 e@31064 ]
"15883
[v _EP6CONDIS `Vb ~T0 @X0 0 e@31075 ]
"15885
[v _EP6HSHK `Vb ~T0 @X0 0 e@31076 ]
"15887
[v _EP6INEN `Vb ~T0 @X0 0 e@31073 ]
"15889
[v _EP6OUTEN `Vb ~T0 @X0 0 e@31074 ]
"15891
[v _EP6STALL `Vb ~T0 @X0 0 e@31072 ]
"15893
[v _EP7CONDIS `Vb ~T0 @X0 0 e@31083 ]
"15895
[v _EP7HSHK `Vb ~T0 @X0 0 e@31084 ]
"15897
[v _EP7INEN `Vb ~T0 @X0 0 e@31081 ]
"15899
[v _EP7OUTEN `Vb ~T0 @X0 0 e@31082 ]
"15901
[v _EP7STALL `Vb ~T0 @X0 0 e@31080 ]
"15903
[v _EPCONDIS `Vb ~T1 @X0 0 e@31027 ]
"15905
[v _EPCONDIS0 `Vb ~T0 @X0 0 e@31027 ]
"15907
[v _EPCONDIS1 `Vb ~T0 @X0 0 e@31035 ]
"15909
[v _EPCONDIS10 `Vb ~T0 @X0 0 e@31107 ]
"15911
[v _EPCONDIS11 `Vb ~T0 @X0 0 e@31115 ]
"15913
[v _EPCONDIS12 `Vb ~T0 @X0 0 e@31123 ]
"15915
[v _EPCONDIS13 `Vb ~T0 @X0 0 e@31131 ]
"15917
[v _EPCONDIS14 `Vb ~T0 @X0 0 e@31139 ]
"15919
[v _EPCONDIS15 `Vb ~T0 @X0 0 e@31147 ]
"15921
[v _EPCONDIS2 `Vb ~T0 @X0 0 e@31043 ]
"15923
[v _EPCONDIS3 `Vb ~T0 @X0 0 e@31051 ]
"15925
[v _EPCONDIS4 `Vb ~T0 @X0 0 e@31059 ]
"15927
[v _EPCONDIS5 `Vb ~T0 @X0 0 e@31067 ]
"15929
[v _EPCONDIS6 `Vb ~T0 @X0 0 e@31075 ]
"15931
[v _EPCONDIS7 `Vb ~T0 @X0 0 e@31083 ]
"15933
[v _EPCONDIS8 `Vb ~T0 @X0 0 e@31091 ]
"15935
[v _EPCONDIS9 `Vb ~T0 @X0 0 e@31099 ]
"15937
[v _EPHSHK `Vb ~T1 @X0 0 e@31028 ]
"15939
[v _EPHSHK0 `Vb ~T0 @X0 0 e@31028 ]
"15941
[v _EPHSHK1 `Vb ~T0 @X0 0 e@31036 ]
"15943
[v _EPHSHK10 `Vb ~T0 @X0 0 e@31108 ]
"15945
[v _EPHSHK11 `Vb ~T0 @X0 0 e@31116 ]
"15947
[v _EPHSHK12 `Vb ~T0 @X0 0 e@31124 ]
"15949
[v _EPHSHK13 `Vb ~T0 @X0 0 e@31132 ]
"15951
[v _EPHSHK14 `Vb ~T0 @X0 0 e@31140 ]
"15953
[v _EPHSHK15 `Vb ~T0 @X0 0 e@31148 ]
"15955
[v _EPHSHK2 `Vb ~T0 @X0 0 e@31044 ]
"15957
[v _EPHSHK3 `Vb ~T0 @X0 0 e@31052 ]
"15959
[v _EPHSHK4 `Vb ~T0 @X0 0 e@31060 ]
"15961
[v _EPHSHK5 `Vb ~T0 @X0 0 e@31068 ]
"15963
[v _EPHSHK6 `Vb ~T0 @X0 0 e@31076 ]
"15965
[v _EPHSHK7 `Vb ~T0 @X0 0 e@31084 ]
"15967
[v _EPHSHK8 `Vb ~T0 @X0 0 e@31092 ]
"15969
[v _EPHSHK9 `Vb ~T0 @X0 0 e@31100 ]
"15971
[v _EPINEN `Vb ~T1 @X0 0 e@31025 ]
"15973
[v _EPINEN0 `Vb ~T0 @X0 0 e@31025 ]
"15975
[v _EPINEN1 `Vb ~T0 @X0 0 e@31033 ]
"15977
[v _EPINEN10 `Vb ~T0 @X0 0 e@31105 ]
"15979
[v _EPINEN11 `Vb ~T0 @X0 0 e@31113 ]
"15981
[v _EPINEN12 `Vb ~T0 @X0 0 e@31121 ]
"15983
[v _EPINEN13 `Vb ~T0 @X0 0 e@31129 ]
"15985
[v _EPINEN14 `Vb ~T0 @X0 0 e@31137 ]
"15987
[v _EPINEN15 `Vb ~T0 @X0 0 e@31145 ]
"15989
[v _EPINEN2 `Vb ~T0 @X0 0 e@31041 ]
"15991
[v _EPINEN3 `Vb ~T0 @X0 0 e@31049 ]
"15993
[v _EPINEN4 `Vb ~T0 @X0 0 e@31057 ]
"15995
[v _EPINEN5 `Vb ~T0 @X0 0 e@31065 ]
"15997
[v _EPINEN6 `Vb ~T0 @X0 0 e@31073 ]
"15999
[v _EPINEN7 `Vb ~T0 @X0 0 e@31081 ]
"16001
[v _EPINEN8 `Vb ~T0 @X0 0 e@31089 ]
"16003
[v _EPINEN9 `Vb ~T0 @X0 0 e@31097 ]
"16005
[v _EPOUTEN `Vb ~T1 @X0 0 e@31026 ]
"16007
[v _EPOUTEN0 `Vb ~T0 @X0 0 e@31026 ]
"16009
[v _EPOUTEN1 `Vb ~T0 @X0 0 e@31034 ]
"16011
[v _EPOUTEN10 `Vb ~T0 @X0 0 e@31106 ]
"16013
[v _EPOUTEN11 `Vb ~T0 @X0 0 e@31114 ]
"16015
[v _EPOUTEN12 `Vb ~T0 @X0 0 e@31122 ]
"16017
[v _EPOUTEN13 `Vb ~T0 @X0 0 e@31130 ]
"16019
[v _EPOUTEN14 `Vb ~T0 @X0 0 e@31138 ]
"16021
[v _EPOUTEN15 `Vb ~T0 @X0 0 e@31146 ]
"16023
[v _EPOUTEN2 `Vb ~T0 @X0 0 e@31042 ]
"16025
[v _EPOUTEN3 `Vb ~T0 @X0 0 e@31050 ]
"16027
[v _EPOUTEN4 `Vb ~T0 @X0 0 e@31058 ]
"16029
[v _EPOUTEN5 `Vb ~T0 @X0 0 e@31066 ]
"16031
[v _EPOUTEN6 `Vb ~T0 @X0 0 e@31074 ]
"16033
[v _EPOUTEN7 `Vb ~T0 @X0 0 e@31082 ]
"16035
[v _EPOUTEN8 `Vb ~T0 @X0 0 e@31090 ]
"16037
[v _EPOUTEN9 `Vb ~T0 @X0 0 e@31098 ]
"16039
[v _EPSTALL `Vb ~T1 @X0 0 e@31024 ]
"16041
[v _EPSTALL0 `Vb ~T0 @X0 0 e@31024 ]
"16043
[v _EPSTALL1 `Vb ~T0 @X0 0 e@31032 ]
"16045
[v _EPSTALL10 `Vb ~T0 @X0 0 e@31104 ]
"16047
[v _EPSTALL11 `Vb ~T0 @X0 0 e@31112 ]
"16049
[v _EPSTALL12 `Vb ~T0 @X0 0 e@31120 ]
"16051
[v _EPSTALL13 `Vb ~T0 @X0 0 e@31128 ]
"16053
[v _EPSTALL14 `Vb ~T0 @X0 0 e@31136 ]
"16055
[v _EPSTALL15 `Vb ~T0 @X0 0 e@31144 ]
"16057
[v _EPSTALL2 `Vb ~T0 @X0 0 e@31040 ]
"16059
[v _EPSTALL3 `Vb ~T0 @X0 0 e@31048 ]
"16061
[v _EPSTALL4 `Vb ~T0 @X0 0 e@31056 ]
"16063
[v _EPSTALL5 `Vb ~T0 @X0 0 e@31064 ]
"16065
[v _EPSTALL6 `Vb ~T0 @X0 0 e@31072 ]
"16067
[v _EPSTALL7 `Vb ~T0 @X0 0 e@31080 ]
"16069
[v _EPSTALL8 `Vb ~T0 @X0 0 e@31088 ]
"16071
[v _EPSTALL9 `Vb ~T0 @X0 0 e@31096 ]
"16073
[v _EVPOL0 `Vb ~T1 @X0 0 e@32403 ]
"16075
[v _EVPOL01 `Vb ~T0 @X0 0 e@32403 ]
"16077
[v _EVPOL02 `Vb ~T0 @X0 0 e@32395 ]
"16079
[v _EVPOL1 `Vb ~T1 @X0 0 e@32404 ]
"16081
[v _EVPOL11 `Vb ~T0 @X0 0 e@32404 ]
"16083
[v _EVPOL12 `Vb ~T0 @X0 0 e@32396 ]
"16085
[v _FERR `Vb ~T1 @X0 0 e@32098 ]
"16087
[v _FERR1 `Vb ~T0 @X0 0 e@32098 ]
"16089
[v _FERR2 `Vb ~T0 @X0 0 e@31970 ]
"16091
[v _FREE `Vb ~T0 @X0 0 e@32052 ]
"16093
[v _FRM0 `Vb ~T0 @X0 0 e@31488 ]
"16095
[v _FRM1 `Vb ~T0 @X0 0 e@31489 ]
"16097
[v _FRM10 `Vb ~T0 @X0 0 e@31498 ]
"16099
[v _FRM2 `Vb ~T0 @X0 0 e@31490 ]
"16101
[v _FRM3 `Vb ~T0 @X0 0 e@31491 ]
"16103
[v _FRM4 `Vb ~T0 @X0 0 e@31492 ]
"16105
[v _FRM5 `Vb ~T0 @X0 0 e@31493 ]
"16107
[v _FRM6 `Vb ~T0 @X0 0 e@31494 ]
"16109
[v _FRM7 `Vb ~T0 @X0 0 e@31495 ]
"16111
[v _FRM8 `Vb ~T0 @X0 0 e@31496 ]
"16113
[v _FRM9 `Vb ~T0 @X0 0 e@31497 ]
"16115
[v _FSEN `Vb ~T0 @X0 0 e@31178 ]
"16117
[v _GCEN `Vb ~T1 @X0 0 e@32303 ]
"16119
[v _GCEN1 `Vb ~T0 @X0 0 e@32303 ]
"16121
[v _GCEN2 `Vb ~T0 @X0 0 e@31631 ]
"16123
[v _GIE `Vb ~T0 @X0 0 e@32663 ]
"16125
[v _GIEH `Vb ~T0 @X0 0 e@32663 ]
"16127
[v _GIEL `Vb ~T0 @X0 0 e@32662 ]
"16129
[v _GIE_GIEH `Vb ~T0 @X0 0 e@32663 ]
"16131
[v _GO `Vb ~T0 @X0 0 e@32273 ]
"16133
[v _GODONE `Vb ~T0 @X0 0 e@32273 ]
"16135
[v _GO_DONE `Vb ~T0 @X0 0 e@32273 ]
"16137
[v _GO_NOT_DONE `Vb ~T0 @X0 0 e@32273 ]
"16139
[v _GO_nDONE `Vb ~T0 @X0 0 e@32273 ]
"16141
[v _HALFSEC `Vb ~T0 @X0 0 e@31227 ]
"16143
[v _HLVDEN `Vb ~T0 @X0 0 e@31788 ]
"16145
[v _HLVDIN `Vb ~T0 @X0 0 e@31749 ]
"16147
[v _HLVDL0 `Vb ~T0 @X0 0 e@31784 ]
"16149
[v _HLVDL1 `Vb ~T0 @X0 0 e@31785 ]
"16151
[v _HLVDL2 `Vb ~T0 @X0 0 e@31786 ]
"16153
[v _HLVDL3 `Vb ~T0 @X0 0 e@31787 ]
"16155
[v _I2C_DAT `Vb ~T0 @X0 0 e@32317 ]
"16157
[v _I2C_DAT1 `Vb ~T0 @X0 0 e@32317 ]
"16159
[v _I2C_DAT2 `Vb ~T0 @X0 0 e@31645 ]
"16161
[v _I2C_READ `Vb ~T0 @X0 0 e@32314 ]
"16163
[v _I2C_READ1 `Vb ~T0 @X0 0 e@32314 ]
"16165
[v _I2C_READ2 `Vb ~T0 @X0 0 e@31642 ]
"16167
[v _I2C_START `Vb ~T0 @X0 0 e@32315 ]
"16169
[v _I2C_START1 `Vb ~T0 @X0 0 e@32315 ]
"16171
[v _I2C_START2 `Vb ~T0 @X0 0 e@31643 ]
"16173
[v _I2C_STOP `Vb ~T0 @X0 0 e@32316 ]
"16175
[v _I2C_STOP1 `Vb ~T0 @X0 0 e@32316 ]
"16177
[v _I2C_STOP2 `Vb ~T0 @X0 0 e@31644 ]
"16179
[v _IDISSEN `Vb ~T0 @X0 0 e@32153 ]
"16181
[v _IDLEIE `Vb ~T0 @X0 0 e@31156 ]
"16183
[v _IDLEIF `Vb ~T0 @X0 0 e@31508 ]
"16185
[v _IDLEN `Vb ~T0 @X0 0 e@32415 ]
"16187
[v _INT0 `Vb ~T0 @X0 0 e@31752 ]
"16189
[v _INT0E `Vb ~T0 @X0 0 e@32660 ]
"16191
[v _INT0F `Vb ~T0 @X0 0 e@32657 ]
"16193
[v _INT0IE `Vb ~T0 @X0 0 e@32660 ]
"16195
[v _INT0IF `Vb ~T0 @X0 0 e@32657 ]
"16197
[v _INT1E `Vb ~T0 @X0 0 e@32643 ]
"16199
[v _INT1F `Vb ~T0 @X0 0 e@32640 ]
"16201
[v _INT1IE `Vb ~T0 @X0 0 e@32643 ]
"16203
[v _INT1IF `Vb ~T0 @X0 0 e@32640 ]
"16205
[v _INT1IP `Vb ~T0 @X0 0 e@32646 ]
"16207
[v _INT1P `Vb ~T0 @X0 0 e@32646 ]
"16209
[v _INT2E `Vb ~T0 @X0 0 e@32644 ]
"16211
[v _INT2F `Vb ~T0 @X0 0 e@32641 ]
"16213
[v _INT2IE `Vb ~T0 @X0 0 e@32644 ]
"16215
[v _INT2IF `Vb ~T0 @X0 0 e@32641 ]
"16217
[v _INT2IP `Vb ~T0 @X0 0 e@32647 ]
"16219
[v _INT2P `Vb ~T0 @X0 0 e@32647 ]
"16221
[v _INT3E `Vb ~T0 @X0 0 e@32645 ]
"16223
[v _INT3F `Vb ~T0 @X0 0 e@32642 ]
"16225
[v _INT3IE `Vb ~T0 @X0 0 e@32645 ]
"16227
[v _INT3IF `Vb ~T0 @X0 0 e@32642 ]
"16229
[v _INT3IP `Vb ~T0 @X0 0 e@32649 ]
"16231
[v _INT3P `Vb ~T0 @X0 0 e@32649 ]
"16233
[v _INTEDG0 `Vb ~T0 @X0 0 e@32654 ]
"16235
[v _INTEDG1 `Vb ~T0 @X0 0 e@32653 ]
"16237
[v _INTEDG2 `Vb ~T0 @X0 0 e@32652 ]
"16239
[v _INTEDG3 `Vb ~T0 @X0 0 e@32651 ]
"16241
[v _INTLVL0 `Vb ~T0 @X0 0 e@31792 ]
"16243
[v _INTLVL1 `Vb ~T0 @X0 0 e@31793 ]
"16245
[v _INTLVL2 `Vb ~T0 @X0 0 e@31794 ]
"16247
[v _INTLVL3 `Vb ~T0 @X0 0 e@31795 ]
"16249
[v _INTSRC `Vb ~T0 @X0 0 e@31967 ]
"16251
[v _IOLOCK `Vb ~T0 @X0 0 e@30712 ]
"16253
[v _IPEN `Vb ~T0 @X0 0 e@32391 ]
"16255
[v _IRCF0 `Vb ~T0 @X0 0 e@32412 ]
"16257
[v _IRCF1 `Vb ~T0 @X0 0 e@32413 ]
"16259
[v _IRCF2 `Vb ~T0 @X0 0 e@32414 ]
"16261
[v _IRNG0 `Vb ~T0 @X0 0 e@32136 ]
"16263
[v _IRNG1 `Vb ~T0 @X0 0 e@32137 ]
"16265
[v _IRVST `Vb ~T0 @X0 0 e@31789 ]
"16267
[v _ITRIM0 `Vb ~T0 @X0 0 e@32138 ]
"16269
[v _ITRIM1 `Vb ~T0 @X0 0 e@32139 ]
"16271
[v _ITRIM2 `Vb ~T0 @X0 0 e@32140 ]
"16273
[v _ITRIM3 `Vb ~T0 @X0 0 e@32141 ]
"16275
[v _ITRIM4 `Vb ~T0 @X0 0 e@32142 ]
"16277
[v _ITRIM5 `Vb ~T0 @X0 0 e@32143 ]
"16279
[v _KBI0 `Vb ~T0 @X0 0 e@31756 ]
"16281
[v _KBI1 `Vb ~T0 @X0 0 e@31757 ]
"16283
[v _KBI2 `Vb ~T0 @X0 0 e@31758 ]
"16285
[v _KBI3 `Vb ~T0 @X0 0 e@31759 ]
"16287
[v _LA0 `Vb ~T0 @X0 0 e@31816 ]
"16289
[v _LA1 `Vb ~T0 @X0 0 e@31817 ]
"16291
[v _LA2 `Vb ~T0 @X0 0 e@31818 ]
"16293
[v _LA3 `Vb ~T0 @X0 0 e@31819 ]
"16295
[v _LA4 `Vb ~T0 @X0 0 e@31820 ]
"16297
[v _LA5 `Vb ~T0 @X0 0 e@31821 ]
"16299
[v _LA6 `Vb ~T0 @X0 0 e@31822 ]
"16301
[v _LA7 `Vb ~T0 @X0 0 e@31823 ]
"16303
[v _LATA0 `Vb ~T0 @X0 0 e@31816 ]
"16305
[v _LATA1 `Vb ~T0 @X0 0 e@31817 ]
"16307
[v _LATA2 `Vb ~T0 @X0 0 e@31818 ]
"16309
[v _LATA3 `Vb ~T0 @X0 0 e@31819 ]
"16311
[v _LATA5 `Vb ~T0 @X0 0 e@31821 ]
"16313
[v _LATA6 `Vb ~T0 @X0 0 e@31822 ]
"16315
[v _LATA7 `Vb ~T0 @X0 0 e@31823 ]
"16317
[v _LATB0 `Vb ~T0 @X0 0 e@31824 ]
"16319
[v _LATB1 `Vb ~T0 @X0 0 e@31825 ]
"16321
[v _LATB2 `Vb ~T0 @X0 0 e@31826 ]
"16323
[v _LATB3 `Vb ~T0 @X0 0 e@31827 ]
"16325
[v _LATB4 `Vb ~T0 @X0 0 e@31828 ]
"16327
[v _LATB5 `Vb ~T0 @X0 0 e@31829 ]
"16329
[v _LATB6 `Vb ~T0 @X0 0 e@31830 ]
"16331
[v _LATB7 `Vb ~T0 @X0 0 e@31831 ]
"16333
[v _LATC0 `Vb ~T0 @X0 0 e@31832 ]
"16335
[v _LATC1 `Vb ~T0 @X0 0 e@31833 ]
"16337
[v _LATC2 `Vb ~T0 @X0 0 e@31834 ]
"16339
[v _LATC4 `Vb ~T0 @X0 0 e@31836 ]
"16341
[v _LATC5 `Vb ~T0 @X0 0 e@31837 ]
"16343
[v _LATC6 `Vb ~T0 @X0 0 e@31838 ]
"16345
[v _LATC7 `Vb ~T0 @X0 0 e@31839 ]
"16347
[v _LB0 `Vb ~T0 @X0 0 e@31824 ]
"16349
[v _LB1 `Vb ~T0 @X0 0 e@31825 ]
"16351
[v _LB2 `Vb ~T0 @X0 0 e@31826 ]
"16353
[v _LB3 `Vb ~T0 @X0 0 e@31827 ]
"16355
[v _LB4 `Vb ~T0 @X0 0 e@31828 ]
"16357
[v _LB5 `Vb ~T0 @X0 0 e@31829 ]
"16359
[v _LB6 `Vb ~T0 @X0 0 e@31830 ]
"16361
[v _LB7 `Vb ~T0 @X0 0 e@31831 ]
"16363
[v _LC0 `Vb ~T0 @X0 0 e@31832 ]
"16365
[v _LC1 `Vb ~T0 @X0 0 e@31833 ]
"16367
[v _LC2 `Vb ~T0 @X0 0 e@31834 ]
"16369
[v _LC3 `Vb ~T0 @X0 0 e@31835 ]
"16371
[v _LC4 `Vb ~T0 @X0 0 e@31836 ]
"16373
[v _LC5 `Vb ~T0 @X0 0 e@31837 ]
"16375
[v _LC6 `Vb ~T0 @X0 0 e@31838 ]
"16377
[v _LC7 `Vb ~T0 @X0 0 e@31839 ]
"16379
[v _LVDIE `Vb ~T0 @X0 0 e@32002 ]
"16381
[v _LVDIF `Vb ~T0 @X0 0 e@32010 ]
"16383
[v _LVDIN `Vb ~T0 @X0 0 e@31749 ]
"16385
[v _LVDIP `Vb ~T0 @X0 0 e@32018 ]
"16387
[v _LVDSTAT `Vb ~T0 @X0 0 e@32262 ]
"16389
[v _MSK0 `Vb ~T1 @X0 0 e@32320 ]
"16391
[v _MSK01 `Vb ~T0 @X0 0 e@32320 ]
"16393
[v _MSK02 `Vb ~T0 @X0 0 e@31648 ]
"16395
[v _MSK1 `Vb ~T1 @X0 0 e@32321 ]
"16397
[v _MSK11 `Vb ~T0 @X0 0 e@32321 ]
"16399
[v _MSK12 `Vb ~T0 @X0 0 e@31649 ]
"16401
[v _MSK2 `Vb ~T1 @X0 0 e@32322 ]
"16403
[v _MSK21 `Vb ~T0 @X0 0 e@32322 ]
"16405
[v _MSK22 `Vb ~T0 @X0 0 e@31650 ]
"16407
[v _MSK3 `Vb ~T1 @X0 0 e@32323 ]
"16409
[v _MSK31 `Vb ~T0 @X0 0 e@32323 ]
"16411
[v _MSK32 `Vb ~T0 @X0 0 e@31651 ]
"16413
[v _MSK4 `Vb ~T1 @X0 0 e@32324 ]
"16415
[v _MSK41 `Vb ~T0 @X0 0 e@32324 ]
"16417
[v _MSK42 `Vb ~T0 @X0 0 e@31652 ]
"16419
[v _MSK5 `Vb ~T1 @X0 0 e@32325 ]
"16421
[v _MSK51 `Vb ~T0 @X0 0 e@32325 ]
"16423
[v _MSK52 `Vb ~T0 @X0 0 e@31653 ]
"16425
[v _MSK6 `Vb ~T1 @X0 0 e@32326 ]
"16427
[v _MSK61 `Vb ~T0 @X0 0 e@32326 ]
"16429
[v _MSK62 `Vb ~T0 @X0 0 e@31654 ]
"16431
[v _MSK7 `Vb ~T1 @X0 0 e@32327 ]
"16433
[v _MSK71 `Vb ~T0 @X0 0 e@32327 ]
"16435
[v _MSK72 `Vb ~T0 @X0 0 e@31655 ]
"16437
[v _NEGATIVE `Vb ~T0 @X0 0 e@32452 ]
"16439
[v _NOT_A `Vb ~T0 @X0 0 e@32317 ]
"16441
[v _NOT_A1 `Vb ~T0 @X0 0 e@32317 ]
"16443
[v _NOT_ADDRESS `Vb ~T0 @X0 0 e@32317 ]
"16445
[v _NOT_ADDRESS1 `Vb ~T0 @X0 0 e@32317 ]
"16447
[v _NOT_BOR `Vb ~T0 @X0 0 e@32384 ]
"16449
[v _NOT_CM `Vb ~T0 @X0 0 e@32389 ]
"16451
[v _NOT_DONE `Vb ~T0 @X0 0 e@32273 ]
"16453
[v _NOT_PD `Vb ~T0 @X0 0 e@32386 ]
"16455
[v _NOT_POR `Vb ~T0 @X0 0 e@32385 ]
"16457
[v _NOT_RBPU `Vb ~T0 @X0 0 e@32655 ]
"16459
[v _NOT_RC8 `Vb ~T0 @X0 0 e@32102 ]
"16461
[v _NOT_RI `Vb ~T0 @X0 0 e@32388 ]
"16463
[v _NOT_SS1 `Vb ~T0 @X0 0 e@31749 ]
"16465
[v _NOT_TO `Vb ~T0 @X0 0 e@32387 ]
"16467
[v _NOT_TX8 `Vb ~T0 @X0 0 e@32110 ]
"16469
[v _NOT_UOE `Vb ~T0 @X0 0 e@31761 ]
"16471
[v _NOT_W `Vb ~T0 @X0 0 e@32314 ]
"16473
[v _NOT_W1 `Vb ~T0 @X0 0 e@32314 ]
"16475
[v _NOT_WRITE `Vb ~T0 @X0 0 e@32314 ]
"16477
[v _NOT_WRITE1 `Vb ~T0 @X0 0 e@32314 ]
"16479
[v _OERR `Vb ~T1 @X0 0 e@32097 ]
"16481
[v _OERR1 `Vb ~T0 @X0 0 e@32097 ]
"16483
[v _OERR2 `Vb ~T0 @X0 0 e@31969 ]
"16485
[v _OSC1 `Vb ~T0 @X0 0 e@31751 ]
"16487
[v _OSC2 `Vb ~T0 @X0 0 e@31750 ]
"16489
[v _OSCFIE `Vb ~T0 @X0 0 e@32007 ]
"16491
[v _OSCFIF `Vb ~T0 @X0 0 e@32015 ]
"16493
[v _OSCFIP `Vb ~T0 @X0 0 e@32023 ]
"16495
[v _OSTS `Vb ~T0 @X0 0 e@32411 ]
"16497
[v _OV `Vb ~T0 @X0 0 e@32451 ]
"16499
[v _OVERFLOW `Vb ~T0 @X0 0 e@32451 ]
"16501
[v _P1 `Vb ~T0 @X0 0 e@32316 ]
"16503
[v _P1DC0 `Vb ~T0 @X0 0 e@32232 ]
"16505
[v _P1DC1 `Vb ~T0 @X0 0 e@32233 ]
"16507
[v _P1DC2 `Vb ~T0 @X0 0 e@32234 ]
"16509
[v _P1DC3 `Vb ~T0 @X0 0 e@32235 ]
"16511
[v _P1DC4 `Vb ~T0 @X0 0 e@32236 ]
"16513
[v _P1DC5 `Vb ~T0 @X0 0 e@32237 ]
"16515
[v _P1DC6 `Vb ~T0 @X0 0 e@32238 ]
"16517
[v _P1M0 `Vb ~T0 @X0 0 e@32214 ]
"16519
[v _P1M1 `Vb ~T0 @X0 0 e@32215 ]
"16521
[v _P1RSEN `Vb ~T0 @X0 0 e@32239 ]
"16523
[v _P2 `Vb ~T0 @X0 0 e@31644 ]
"16525
[v _P2DC0 `Vb ~T1 @X0 0 e@32184 ]
"16527
[v _P2DC02 `Vb ~T0 @X0 0 e@32200 ]
"16529
[v _P2DC0CON `Vb ~T0 @X0 0 e@32200 ]
"16531
[v _P2DC1 `Vb ~T1 @X0 0 e@32185 ]
"16533
[v _P2DC12 `Vb ~T0 @X0 0 e@32201 ]
"16535
[v _P2DC1CON `Vb ~T0 @X0 0 e@32201 ]
"16537
[v _P2DC2 `Vb ~T1 @X0 0 e@32186 ]
"16539
[v _P2DC22 `Vb ~T0 @X0 0 e@32202 ]
"16541
[v _P2DC2CON `Vb ~T0 @X0 0 e@32202 ]
"16543
[v _P2DC3 `Vb ~T1 @X0 0 e@32187 ]
"16545
[v _P2DC32 `Vb ~T0 @X0 0 e@32203 ]
"16547
[v _P2DC3CON `Vb ~T0 @X0 0 e@32203 ]
"16549
[v _P2DC4 `Vb ~T1 @X0 0 e@32188 ]
"16551
[v _P2DC42 `Vb ~T0 @X0 0 e@32204 ]
"16553
[v _P2DC4CON `Vb ~T0 @X0 0 e@32204 ]
"16555
[v _P2DC5 `Vb ~T1 @X0 0 e@32189 ]
"16557
[v _P2DC52 `Vb ~T0 @X0 0 e@32205 ]
"16559
[v _P2DC5CON `Vb ~T0 @X0 0 e@32205 ]
"16561
[v _P2DC6 `Vb ~T1 @X0 0 e@32190 ]
"16563
[v _P2DC62 `Vb ~T0 @X0 0 e@32206 ]
"16565
[v _P2DC6CON `Vb ~T0 @X0 0 e@32206 ]
"16567
[v _P2M0 `Vb ~T0 @X0 0 e@32166 ]
"16569
[v _P2M1 `Vb ~T0 @X0 0 e@32167 ]
"16571
[v _P2RSEN `Vb ~T0 @X0 0 e@32191 ]
"16573
[v _PA1 `Vb ~T0 @X0 0 e@31762 ]
"16575
[v _PA2 `Vb ~T0 @X0 0 e@31761 ]
"16577
[v _PCFG0 `Vb ~T0 @X0 0 e@31296 ]
"16579
[v _PCFG1 `Vb ~T0 @X0 0 e@31297 ]
"16581
[v _PCFG10 `Vb ~T0 @X0 0 e@31306 ]
"16583
[v _PCFG11 `Vb ~T0 @X0 0 e@31307 ]
"16585
[v _PCFG12 `Vb ~T0 @X0 0 e@31308 ]
"16587
[v _PCFG14 `Vb ~T0 @X0 0 e@31310 ]
"16589
[v _PCFG15 `Vb ~T0 @X0 0 e@31311 ]
"16591
[v _PCFG2 `Vb ~T0 @X0 0 e@31298 ]
"16593
[v _PCFG3 `Vb ~T0 @X0 0 e@31299 ]
"16595
[v _PCFG4 `Vb ~T0 @X0 0 e@31300 ]
"16597
[v _PCFG8 `Vb ~T0 @X0 0 e@31304 ]
"16599
[v _PCFG9 `Vb ~T0 @X0 0 e@31305 ]
"16601
[v _PD `Vb ~T0 @X0 0 e@32386 ]
"16603
[v _PEIE `Vb ~T0 @X0 0 e@32662 ]
"16605
[v _PEIE_GIEL `Vb ~T0 @X0 0 e@32662 ]
"16607
[v _PEN `Vb ~T1 @X0 0 e@32298 ]
"16609
[v _PEN1 `Vb ~T0 @X0 0 e@32298 ]
"16611
[v _PEN2 `Vb ~T0 @X0 0 e@31626 ]
"16613
[v _PGC `Vb ~T0 @X0 0 e@31758 ]
"16615
[v _PGD `Vb ~T0 @X0 0 e@31759 ]
"16617
[v _PIDEE `Vb ~T0 @X0 0 e@31160 ]
"16619
[v _PIDEF `Vb ~T0 @X0 0 e@31512 ]
"16621
[v _PKTDIS `Vb ~T0 @X0 0 e@31532 ]
"16623
[v _PLLEN `Vb ~T0 @X0 0 e@31966 ]
"16625
[v _PMPTTL `Vb ~T0 @X0 0 e@31200 ]
"16627
[v _POR `Vb ~T0 @X0 0 e@32385 ]
"16629
[v _PPB0 `Vb ~T0 @X0 0 e@31176 ]
"16631
[v _PPB1 `Vb ~T0 @X0 0 e@31177 ]
"16633
[v _PPBI `Vb ~T0 @X0 0 e@31521 ]
"16635
[v _PPBRST `Vb ~T0 @X0 0 e@31534 ]
"16637
[v _PSA `Vb ~T0 @X0 0 e@32427 ]
"16639
[v _PSS1AC0 `Vb ~T0 @X0 0 e@32242 ]
"16641
[v _PSS1AC1 `Vb ~T0 @X0 0 e@32243 ]
"16643
[v _PSS1BD0 `Vb ~T0 @X0 0 e@32240 ]
"16645
[v _PSS1BD1 `Vb ~T0 @X0 0 e@32241 ]
"16647
[v _PSS2AC0 `Vb ~T0 @X0 0 e@32194 ]
"16649
[v _PSS2AC1 `Vb ~T0 @X0 0 e@32195 ]
"16651
[v _PSS2BD0 `Vb ~T0 @X0 0 e@32192 ]
"16653
[v _PSS2BD1 `Vb ~T0 @X0 0 e@32193 ]
"16655
[v _R1 `Vb ~T0 @X0 0 e@32314 ]
"16657
[v _RA0 `Vb ~T0 @X0 0 e@31744 ]
"16659
[v _RA1 `Vb ~T0 @X0 0 e@31745 ]
"16661
[v _RA2 `Vb ~T0 @X0 0 e@31746 ]
"16663
[v _RA3 `Vb ~T0 @X0 0 e@31747 ]
"16665
[v _RA4 `Vb ~T0 @X0 0 e@31748 ]
"16667
[v _RA5 `Vb ~T0 @X0 0 e@31749 ]
"16669
[v _RA6 `Vb ~T0 @X0 0 e@31750 ]
"16671
[v _RA7 `Vb ~T0 @X0 0 e@31751 ]
"16673
[v _RB0 `Vb ~T0 @X0 0 e@31752 ]
"16675
[v _RB1 `Vb ~T0 @X0 0 e@31753 ]
"16677
[v _RB2 `Vb ~T0 @X0 0 e@31754 ]
"16679
[v _RB3 `Vb ~T0 @X0 0 e@31755 ]
"16681
[v _RB4 `Vb ~T0 @X0 0 e@31756 ]
"16683
[v _RB5 `Vb ~T0 @X0 0 e@31757 ]
"16685
[v _RB6 `Vb ~T0 @X0 0 e@31758 ]
"16687
[v _RB7 `Vb ~T0 @X0 0 e@31759 ]
"16689
[v _RBIE `Vb ~T0 @X0 0 e@32659 ]
"16691
[v _RBIF `Vb ~T0 @X0 0 e@32656 ]
"16693
[v _RBIP `Vb ~T0 @X0 0 e@32648 ]
"16695
[v _RBPU `Vb ~T0 @X0 0 e@32655 ]
"16697
[v _RC0 `Vb ~T0 @X0 0 e@31760 ]
"16699
[v _RC1 `Vb ~T0 @X0 0 e@31761 ]
"16701
[v _RC1IE `Vb ~T0 @X0 0 e@31981 ]
"16703
[v _RC1IF `Vb ~T0 @X0 0 e@31989 ]
"16705
[v _RC1IP `Vb ~T0 @X0 0 e@31997 ]
"16707
[v _RC2 `Vb ~T0 @X0 0 e@31762 ]
"16709
[v _RC2IE `Vb ~T0 @X0 0 e@32029 ]
"16711
[v _RC2IF `Vb ~T0 @X0 0 e@32037 ]
"16713
[v _RC2IP `Vb ~T0 @X0 0 e@32045 ]
"16715
[v _RC3 `Vb ~T0 @X0 0 e@31763 ]
"16717
[v _RC4 `Vb ~T0 @X0 0 e@31764 ]
"16719
[v _RC5 `Vb ~T0 @X0 0 e@31765 ]
"16721
[v _RC6 `Vb ~T0 @X0 0 e@31766 ]
"16723
[v _RC7 `Vb ~T0 @X0 0 e@31767 ]
"16725
[v _RC8_9 `Vb ~T0 @X0 0 e@32102 ]
"16727
[v _RC8_92 `Vb ~T0 @X0 0 e@31974 ]
"16729
[v _RC9 `Vb ~T0 @X0 0 e@32102 ]
"16731
[v _RC92 `Vb ~T0 @X0 0 e@31974 ]
"16733
[v _RCD8 `Vb ~T0 @X0 0 e@32096 ]
"16735
[v _RCD82 `Vb ~T0 @X0 0 e@31968 ]
"16737
[v _RCEN `Vb ~T1 @X0 0 e@32299 ]
"16739
[v _RCEN1 `Vb ~T0 @X0 0 e@32299 ]
"16741
[v _RCEN2 `Vb ~T0 @X0 0 e@31627 ]
"16743
[v _RCIDL `Vb ~T1 @X0 0 e@31734 ]
"16745
[v _RCIDL1 `Vb ~T0 @X0 0 e@31734 ]
"16747
[v _RCIDL2 `Vb ~T0 @X0 0 e@31718 ]
"16749
[v _RCIE `Vb ~T0 @X0 0 e@31981 ]
"16751
[v _RCIF `Vb ~T0 @X0 0 e@31989 ]
"16753
[v _RCIP `Vb ~T0 @X0 0 e@31997 ]
"16755
[v _RCMT `Vb ~T0 @X0 0 e@31734 ]
"16757
[v _RCMT1 `Vb ~T0 @X0 0 e@31734 ]
"16759
[v _RCMT2 `Vb ~T0 @X0 0 e@31718 ]
"16761
[v _RCV `Vb ~T0 @X0 0 e@31749 ]
"16763
[v _RD16 `Vb ~T1 @X0 0 e@32361 ]
"16765
[v _RD161 `Vb ~T0 @X0 0 e@32361 ]
"16767
[v _RD163 `Vb ~T0 @X0 0 e@31695 ]
"16769
[v _READ_WRITE `Vb ~T0 @X0 0 e@32314 ]
"16771
[v _READ_WRITE1 `Vb ~T0 @X0 0 e@32314 ]
"16773
[v _READ_WRITE2 `Vb ~T0 @X0 0 e@31642 ]
"16775
[v _REFO `Vb ~T0 @X0 0 e@31754 ]
"16777
[v _REGSLP `Vb ~T0 @X0 0 e@32263 ]
"16779
[v _RELEASE `Vb ~T0 @X0 0 e@31328 ]
"16781
[v _RESUME `Vb ~T0 @X0 0 e@31530 ]
"16783
[v _RI `Vb ~T0 @X0 0 e@32388 ]
"16785
[v _RJPU `Vb ~T0 @X0 0 e@31751 ]
"16787
[v _RODIV0 `Vb ~T0 @X0 0 e@31208 ]
"16789
[v _RODIV1 `Vb ~T0 @X0 0 e@31209 ]
"16791
[v _RODIV2 `Vb ~T0 @X0 0 e@31210 ]
"16793
[v _RODIV3 `Vb ~T0 @X0 0 e@31211 ]
"16795
[v _ROON `Vb ~T0 @X0 0 e@31215 ]
"16797
[v _ROSEL `Vb ~T0 @X0 0 e@31212 ]
"16799
[v _ROSSLP `Vb ~T0 @X0 0 e@31213 ]
"16801
[v _RP0 `Vb ~T0 @X0 0 e@31744 ]
"16803
[v _RP1 `Vb ~T0 @X0 0 e@31745 ]
"16805
[v _RP10 `Vb ~T0 @X0 0 e@31759 ]
"16807
[v _RP11 `Vb ~T0 @X0 0 e@31760 ]
"16809
[v _RP12 `Vb ~T0 @X0 0 e@31761 ]
"16811
[v _RP13 `Vb ~T0 @X0 0 e@31762 ]
"16813
[v _RP17 `Vb ~T0 @X0 0 e@31766 ]
"16815
[v _RP18 `Vb ~T0 @X0 0 e@31767 ]
"16817
[v _RP2 `Vb ~T0 @X0 0 e@31749 ]
"16819
[v _RP3 `Vb ~T0 @X0 0 e@31752 ]
"16821
[v _RP4 `Vb ~T0 @X0 0 e@31753 ]
"16823
[v _RP5 `Vb ~T0 @X0 0 e@31754 ]
"16825
[v _RP6 `Vb ~T0 @X0 0 e@31755 ]
"16827
[v _RP7 `Vb ~T0 @X0 0 e@31756 ]
"16829
[v _RP8 `Vb ~T0 @X0 0 e@31757 ]
"16831
[v _RP9 `Vb ~T0 @X0 0 e@31758 ]
"16833
[v _RSEN `Vb ~T1 @X0 0 e@32297 ]
"16835
[v _RSEN1 `Vb ~T0 @X0 0 e@32297 ]
"16837
[v _RSEN2 `Vb ~T0 @X0 0 e@31625 ]
"16839
[v _RTCC `Vb ~T0 @X0 0 e@31753 ]
"16841
[v _RTCCIE `Vb ~T0 @X0 0 e@32024 ]
"16843
[v _RTCCIF `Vb ~T0 @X0 0 e@32032 ]
"16845
[v _RTCCIP `Vb ~T0 @X0 0 e@32040 ]
"16847
[v _RTCEN `Vb ~T0 @X0 0 e@31231 ]
"16849
[v _RTCOE `Vb ~T0 @X0 0 e@31226 ]
"16851
[v _RTCPTR0 `Vb ~T0 @X0 0 e@31224 ]
"16853
[v _RTCPTR1 `Vb ~T0 @X0 0 e@31225 ]
"16855
[v _RTCSYNC `Vb ~T0 @X0 0 e@31228 ]
"16857
[v _RTCWDIS `Vb ~T0 @X0 0 e@31336 ]
"16859
[v _RTCWREN `Vb ~T0 @X0 0 e@31229 ]
"16861
[v _RTSECSEL0 `Vb ~T0 @X0 0 e@31201 ]
"16863
[v _RTSECSEL1 `Vb ~T0 @X0 0 e@31202 ]
"16865
[v _RW `Vb ~T0 @X0 0 e@32314 ]
"16867
[v _RW1 `Vb ~T0 @X0 0 e@32314 ]
"16869
[v _RW2 `Vb ~T0 @X0 0 e@31642 ]
"16871
[v _RX1 `Vb ~T0 @X0 0 e@31767 ]
"16873
[v _RX9 `Vb ~T1 @X0 0 e@32102 ]
"16875
[v _RX91 `Vb ~T0 @X0 0 e@32102 ]
"16877
[v _RX92 `Vb ~T0 @X0 0 e@31974 ]
"16879
[v _RX9D `Vb ~T1 @X0 0 e@32096 ]
"16881
[v _RX9D1 `Vb ~T0 @X0 0 e@32096 ]
"16883
[v _RX9D2 `Vb ~T0 @X0 0 e@31968 ]
"16885
[v _RXB0IE `Vb ~T0 @X0 0 e@32024 ]
"16887
[v _RXB1IE `Vb ~T0 @X0 0 e@32025 ]
"16889
[v _RXBNIE `Vb ~T0 @X0 0 e@32025 ]
"16891
[v _RXBNIF `Vb ~T0 @X0 0 e@32033 ]
"16893
[v _RXBNIP `Vb ~T0 @X0 0 e@32041 ]
"16895
[v _RXCKP `Vb ~T0 @X0 0 e@31733 ]
"16897
[v _RXDTP `Vb ~T1 @X0 0 e@31733 ]
"16899
[v _RXDTP1 `Vb ~T0 @X0 0 e@31733 ]
"16901
[v _RXDTP2 `Vb ~T0 @X0 0 e@31717 ]
"16903
[v _RXINC `Vb ~T0 @X0 0 e@31812 ]
"16905
[v _R_NOT_W1 `Vb ~T0 @X0 0 e@32314 ]
"16907
[v _R_W `Vb ~T0 @X0 0 e@32314 ]
"16909
[v _R_W1 `Vb ~T0 @X0 0 e@32317 ]
"16911
[v _R_W2 `Vb ~T0 @X0 0 e@31642 ]
"16913
[v _R_nW `Vb ~T1 @X0 0 e@32314 ]
"16915
[v _R_nW1 `Vb ~T0 @X0 0 e@32314 ]
"16917
[v _R_nW2 `Vb ~T0 @X0 0 e@31642 ]
"16919
[v _S1 `Vb ~T0 @X0 0 e@32315 ]
"16921
[v _S2 `Vb ~T0 @X0 0 e@31643 ]
"16923
[v _SCK1 `Vb ~T0 @X0 0 e@31756 ]
"16925
[v _SCKP `Vb ~T0 @X0 0 e@31732 ]
"16927
[v _SCKP1 `Vb ~T0 @X0 0 e@31732 ]
"16929
[v _SCKP2 `Vb ~T0 @X0 0 e@31716 ]
"16931
[v _SCL1 `Vb ~T0 @X0 0 e@31756 ]
"16933
[v _SCS0 `Vb ~T0 @X0 0 e@32408 ]
"16935
[v _SCS1 `Vb ~T0 @X0 0 e@32409 ]
"16937
[v _SDA1 `Vb ~T0 @X0 0 e@31757 ]
"16939
[v _SDI1 `Vb ~T0 @X0 0 e@31757 ]
"16941
[v _SDO1 `Vb ~T0 @X0 0 e@31767 ]
"16943
[v _SE0 `Vb ~T0 @X0 0 e@31533 ]
"16945
[v _SEN `Vb ~T1 @X0 0 e@32296 ]
"16947
[v _SEN1 `Vb ~T0 @X0 0 e@32296 ]
"16949
[v _SEN2 `Vb ~T0 @X0 0 e@31624 ]
"16951
[v _SENDB `Vb ~T1 @X0 0 e@32107 ]
"16953
[v _SENDB1 `Vb ~T0 @X0 0 e@32107 ]
"16955
[v _SENDB2 `Vb ~T0 @X0 0 e@32067 ]
"16957
[v _SMP `Vb ~T1 @X0 0 e@32319 ]
"16959
[v _SMP1 `Vb ~T0 @X0 0 e@32319 ]
"16961
[v _SMP2 `Vb ~T0 @X0 0 e@31647 ]
"16963
[v _SOFIE `Vb ~T0 @X0 0 e@31158 ]
"16965
[v _SOFIF `Vb ~T0 @X0 0 e@31510 ]
"16967
[v _SOSCEN `Vb ~T0 @X0 0 e@32363 ]
"16969
[v _SP0 `Vb ~T0 @X0 0 e@32736 ]
"16971
[v _SP1 `Vb ~T0 @X0 0 e@32737 ]
"16973
[v _SP2 `Vb ~T0 @X0 0 e@32738 ]
"16975
[v _SP3 `Vb ~T0 @X0 0 e@32739 ]
"16977
[v _SP4 `Vb ~T0 @X0 0 e@32740 ]
"16979
[v _SPEN `Vb ~T1 @X0 0 e@32103 ]
"16981
[v _SPEN1 `Vb ~T0 @X0 0 e@32103 ]
"16983
[v _SPEN2 `Vb ~T0 @X0 0 e@31975 ]
"16985
[v _SPI1OD `Vb ~T0 @X0 0 e@31232 ]
"16987
[v _SPI2OD `Vb ~T0 @X0 0 e@31233 ]
"16989
[v _SREN `Vb ~T1 @X0 0 e@32101 ]
"16991
[v _SREN1 `Vb ~T0 @X0 0 e@32101 ]
"16993
[v _SREN2 `Vb ~T0 @X0 0 e@31973 ]
"16995
[v _SRENA `Vb ~T0 @X0 0 e@32101 ]
"16997
[v _SSCON0 `Vb ~T0 @X0 0 e@31814 ]
"16999
[v _SSCON1 `Vb ~T0 @X0 0 e@31815 ]
"17001
[v _SSP1IE `Vb ~T0 @X0 0 e@31979 ]
"17003
[v _SSP1IF `Vb ~T0 @X0 0 e@31987 ]
"17005
[v _SSP1IP `Vb ~T0 @X0 0 e@31995 ]
"17007
[v _SSP2IE `Vb ~T0 @X0 0 e@32031 ]
"17009
[v _SSP2IF `Vb ~T0 @X0 0 e@32039 ]
"17011
[v _SSP2IP `Vb ~T0 @X0 0 e@32047 ]
"17013
[v _SSPEN `Vb ~T1 @X0 0 e@32309 ]
"17015
[v _SSPEN1 `Vb ~T0 @X0 0 e@32309 ]
"17017
[v _SSPEN2 `Vb ~T0 @X0 0 e@31637 ]
"17019
[v _SSPIE `Vb ~T0 @X0 0 e@31979 ]
"17021
[v _SSPIF `Vb ~T0 @X0 0 e@31987 ]
"17023
[v _SSPIP `Vb ~T0 @X0 0 e@31995 ]
"17025
[v _SSPM0 `Vb ~T1 @X0 0 e@32304 ]
"17027
[v _SSPM01 `Vb ~T0 @X0 0 e@32304 ]
"17029
[v _SSPM02 `Vb ~T0 @X0 0 e@31632 ]
"17031
[v _SSPM1 `Vb ~T1 @X0 0 e@32305 ]
"17033
[v _SSPM11 `Vb ~T0 @X0 0 e@32305 ]
"17035
[v _SSPM12 `Vb ~T0 @X0 0 e@31633 ]
"17037
[v _SSPM2 `Vb ~T1 @X0 0 e@32306 ]
"17039
[v _SSPM21 `Vb ~T0 @X0 0 e@32306 ]
"17041
[v _SSPM22 `Vb ~T0 @X0 0 e@31634 ]
"17043
[v _SSPM3 `Vb ~T1 @X0 0 e@32307 ]
"17045
[v _SSPM31 `Vb ~T0 @X0 0 e@32307 ]
"17047
[v _SSPM32 `Vb ~T0 @X0 0 e@31635 ]
"17049
[v _SSPOV `Vb ~T1 @X0 0 e@32310 ]
"17051
[v _SSPOV1 `Vb ~T0 @X0 0 e@32310 ]
"17053
[v _SSPOV2 `Vb ~T0 @X0 0 e@31638 ]
"17055
[v _STALLIE `Vb ~T0 @X0 0 e@31157 ]
"17057
[v _STALLIF `Vb ~T0 @X0 0 e@31509 ]
"17059
[v _START `Vb ~T0 @X0 0 e@32315 ]
"17061
[v _START1 `Vb ~T0 @X0 0 e@32315 ]
"17063
[v _START2 `Vb ~T0 @X0 0 e@31643 ]
"17065
[v _STKFUL `Vb ~T0 @X0 0 e@32743 ]
"17067
[v _STKOVF `Vb ~T0 @X0 0 e@32743 ]
"17069
[v _STKUNF `Vb ~T0 @X0 0 e@32742 ]
"17071
[v _STOP `Vb ~T0 @X0 0 e@32316 ]
"17073
[v _STOP1 `Vb ~T0 @X0 0 e@32316 ]
"17075
[v _STOP2 `Vb ~T0 @X0 0 e@31644 ]
"17077
[v _STRA `Vb ~T1 @X0 0 e@32248 ]
"17079
[v _STRA2 `Vb ~T0 @X0 0 e@32200 ]
"17081
[v _STRB `Vb ~T1 @X0 0 e@32249 ]
"17083
[v _STRB2 `Vb ~T0 @X0 0 e@32201 ]
"17085
[v _STRC `Vb ~T1 @X0 0 e@32250 ]
"17087
[v _STRC2 `Vb ~T0 @X0 0 e@32202 ]
"17089
[v _STRD `Vb ~T1 @X0 0 e@32251 ]
"17091
[v _STRD2 `Vb ~T0 @X0 0 e@32203 ]
"17093
[v _STRSYNC `Vb ~T1 @X0 0 e@32252 ]
"17095
[v _STRSYNC2 `Vb ~T0 @X0 0 e@32204 ]
"17097
[v _SUSPND `Vb ~T0 @X0 0 e@31529 ]
"17099
[v _SWDTE `Vb ~T0 @X0 0 e@32256 ]
"17101
[v _SWDTEN `Vb ~T0 @X0 0 e@32256 ]
"17103
[v _SYNC `Vb ~T1 @X0 0 e@32108 ]
"17105
[v _SYNC1 `Vb ~T0 @X0 0 e@32108 ]
"17107
[v _SYNC2 `Vb ~T0 @X0 0 e@32068 ]
"17109
[v _T08BIT `Vb ~T0 @X0 0 e@32430 ]
"17111
[v _T0CS `Vb ~T0 @X0 0 e@32429 ]
"17113
[v _T0IE `Vb ~T0 @X0 0 e@32661 ]
"17115
[v _T0IF `Vb ~T0 @X0 0 e@32658 ]
"17117
[v _T0IP `Vb ~T0 @X0 0 e@32650 ]
"17119
[v _T0PS0 `Vb ~T0 @X0 0 e@32424 ]
"17121
[v _T0PS1 `Vb ~T0 @X0 0 e@32425 ]
"17123
[v _T0PS2 `Vb ~T0 @X0 0 e@32426 ]
"17125
[v _T0SE `Vb ~T0 @X0 0 e@32428 ]
"17127
[v _T1CK `Vb ~T0 @X0 0 e@31760 ]
"17129
[v _T1CKPS0 `Vb ~T0 @X0 0 e@32364 ]
"17131
[v _T1CKPS01 `Vb ~T0 @X0 0 e@32364 ]
"17133
[v _T1CKPS1 `Vb ~T0 @X0 0 e@32365 ]
"17135
[v _T1CKPS11 `Vb ~T0 @X0 0 e@32365 ]
"17137
[v _T1DONE `Vb ~T0 @X0 0 e@31955 ]
"17139
[v _T1GGO `Vb ~T0 @X0 0 e@31955 ]
"17141
[v _T1GGO_T1DONE `Vb ~T0 @X0 0 e@31955 ]
"17143
[v _T1GPOL `Vb ~T0 @X0 0 e@31958 ]
"17145
[v _T1GSPM `Vb ~T0 @X0 0 e@31956 ]
"17147
[v _T1GSS0 `Vb ~T0 @X0 0 e@31952 ]
"17149
[v _T1GSS1 `Vb ~T0 @X0 0 e@31953 ]
"17151
[v _T1GTM `Vb ~T0 @X0 0 e@31957 ]
"17153
[v _T1GVAL `Vb ~T0 @X0 0 e@31954 ]
"17155
[v _T1OSCEN `Vb ~T0 @X0 0 e@32363 ]
"17157
[v _T1OSCEN1 `Vb ~T0 @X0 0 e@32363 ]
"17159
[v _T1OSI `Vb ~T0 @X0 0 e@31761 ]
"17161
[v _T1OSO `Vb ~T0 @X0 0 e@31760 ]
"17163
[v _T1RD16 `Vb ~T0 @X0 0 e@32367 ]
"17165
[v _T1RUN `Vb ~T0 @X0 0 e@31380 ]
"17167
[v _T1SYNC `Vb ~T0 @X0 0 e@32362 ]
"17169
[v _T1SYNC1 `Vb ~T0 @X0 0 e@32362 ]
"17171
[v _T2CKPS0 `Vb ~T0 @X0 0 e@32336 ]
"17173
[v _T2CKPS1 `Vb ~T0 @X0 0 e@32337 ]
"17175
[v _T2OUTPS0 `Vb ~T0 @X0 0 e@32339 ]
"17177
[v _T2OUTPS1 `Vb ~T0 @X0 0 e@32340 ]
"17179
[v _T2OUTPS2 `Vb ~T0 @X0 0 e@32341 ]
"17181
[v _T2OUTPS3 `Vb ~T0 @X0 0 e@32342 ]
"17183
[v _T3CCP1 `Vb ~T0 @X0 0 e@31376 ]
"17185
[v _T3CCP2 `Vb ~T0 @X0 0 e@31377 ]
"17187
[v _T3CKPS0 `Vb ~T0 @X0 0 e@31692 ]
"17189
[v _T3CKPS1 `Vb ~T0 @X0 0 e@31693 ]
"17191
[v _T3DONE `Vb ~T0 @X0 0 e@31931 ]
"17193
[v _T3GGO `Vb ~T0 @X0 0 e@31931 ]
"17195
[v _T3GGO_T3DONE `Vb ~T0 @X0 0 e@31931 ]
"17197
[v _T3GPOL `Vb ~T0 @X0 0 e@31934 ]
"17199
[v _T3GSPM `Vb ~T0 @X0 0 e@31932 ]
"17201
[v _T3GSS0 `Vb ~T0 @X0 0 e@31928 ]
"17203
[v _T3GSS1 `Vb ~T0 @X0 0 e@31929 ]
"17205
[v _T3GTM `Vb ~T0 @X0 0 e@31933 ]
"17207
[v _T3GVAL `Vb ~T0 @X0 0 e@31930 ]
"17209
[v _T3RD16 `Vb ~T0 @X0 0 e@31695 ]
"17211
[v _T3SYNC `Vb ~T0 @X0 0 e@31690 ]
"17213
[v _T4CKPS0 `Vb ~T0 @X0 0 e@31664 ]
"17215
[v _T4CKPS1 `Vb ~T0 @X0 0 e@31665 ]
"17217
[v _T4OUTPS0 `Vb ~T0 @X0 0 e@31667 ]
"17219
[v _T4OUTPS1 `Vb ~T0 @X0 0 e@31668 ]
"17221
[v _T4OUTPS2 `Vb ~T0 @X0 0 e@31669 ]
"17223
[v _T4OUTPS3 `Vb ~T0 @X0 0 e@31670 ]
"17225
[v _TGEN `Vb ~T0 @X0 0 e@32156 ]
"17227
[v _TMR0IE `Vb ~T0 @X0 0 e@32661 ]
"17229
[v _TMR0IF `Vb ~T0 @X0 0 e@32658 ]
"17231
[v _TMR0IP `Vb ~T0 @X0 0 e@32650 ]
"17233
[v _TMR0ON `Vb ~T0 @X0 0 e@32431 ]
"17235
[v _TMR1CS0 `Vb ~T0 @X0 0 e@32366 ]
"17237
[v _TMR1CS01 `Vb ~T0 @X0 0 e@32366 ]
"17239
[v _TMR1CS1 `Vb ~T0 @X0 0 e@32367 ]
"17241
[v _TMR1CS11 `Vb ~T0 @X0 0 e@32367 ]
"17243
[v _TMR1GE `Vb ~T0 @X0 0 e@31959 ]
"17245
[v _TMR1IE `Vb ~T0 @X0 0 e@31976 ]
"17247
[v _TMR1IF `Vb ~T0 @X0 0 e@31984 ]
"17249
[v _TMR1IP `Vb ~T0 @X0 0 e@31992 ]
"17251
[v _TMR1ON `Vb ~T0 @X0 0 e@32360 ]
"17253
[v _TMR2IE `Vb ~T0 @X0 0 e@31977 ]
"17255
[v _TMR2IF `Vb ~T0 @X0 0 e@31985 ]
"17257
[v _TMR2IP `Vb ~T0 @X0 0 e@31993 ]
"17259
[v _TMR2ON `Vb ~T0 @X0 0 e@32338 ]
"17261
[v _TMR3CS0 `Vb ~T0 @X0 0 e@31694 ]
"17263
[v _TMR3CS1 `Vb ~T0 @X0 0 e@31695 ]
"17265
[v _TMR3GE `Vb ~T0 @X0 0 e@31935 ]
"17267
[v _TMR3GIE `Vb ~T0 @X0 0 e@32025 ]
"17269
[v _TMR3GIF `Vb ~T0 @X0 0 e@32033 ]
"17271
[v _TMR3GIP `Vb ~T0 @X0 0 e@32041 ]
"17273
[v _TMR3IE `Vb ~T0 @X0 0 e@32001 ]
"17275
[v _TMR3IF `Vb ~T0 @X0 0 e@32009 ]
"17277
[v _TMR3IP `Vb ~T0 @X0 0 e@32017 ]
"17279
[v _TMR3ON `Vb ~T0 @X0 0 e@31688 ]
"17281
[v _TMR4IE `Vb ~T0 @X0 0 e@32027 ]
"17283
[v _TMR4IF `Vb ~T0 @X0 0 e@32035 ]
"17285
[v _TMR4IP `Vb ~T0 @X0 0 e@32043 ]
"17287
[v _TMR4ON `Vb ~T0 @X0 0 e@31666 ]
"17289
[v _TO `Vb ~T0 @X0 0 e@32387 ]
"17291
[v _TRISA0 `Vb ~T0 @X0 0 e@31888 ]
"17293
[v _TRISA1 `Vb ~T0 @X0 0 e@31889 ]
"17295
[v _TRISA2 `Vb ~T0 @X0 0 e@31890 ]
"17297
[v _TRISA3 `Vb ~T0 @X0 0 e@31891 ]
"17299
[v _TRISA5 `Vb ~T0 @X0 0 e@31893 ]
"17301
[v _TRISA6 `Vb ~T0 @X0 0 e@31894 ]
"17303
[v _TRISA7 `Vb ~T0 @X0 0 e@31895 ]
"17305
[v _TRISB0 `Vb ~T0 @X0 0 e@31896 ]
"17307
[v _TRISB1 `Vb ~T0 @X0 0 e@31897 ]
"17309
[v _TRISB2 `Vb ~T0 @X0 0 e@31898 ]
"17311
[v _TRISB3 `Vb ~T0 @X0 0 e@31899 ]
"17313
[v _TRISB4 `Vb ~T0 @X0 0 e@31900 ]
"17315
[v _TRISB5 `Vb ~T0 @X0 0 e@31901 ]
"17317
[v _TRISB6 `Vb ~T0 @X0 0 e@31902 ]
"17319
[v _TRISB7 `Vb ~T0 @X0 0 e@31903 ]
"17321
[v _TRISC0 `Vb ~T0 @X0 0 e@31904 ]
"17323
[v _TRISC1 `Vb ~T0 @X0 0 e@31905 ]
"17325
[v _TRISC2 `Vb ~T0 @X0 0 e@31906 ]
"17327
[v _TRISC3 `Vb ~T0 @X0 0 e@31907 ]
"17329
[v _TRISC4 `Vb ~T0 @X0 0 e@31908 ]
"17331
[v _TRISC5 `Vb ~T0 @X0 0 e@31909 ]
"17333
[v _TRISC6 `Vb ~T0 @X0 0 e@31910 ]
"17335
[v _TRISC7 `Vb ~T0 @X0 0 e@31911 ]
"17337
[v _TRMT `Vb ~T1 @X0 0 e@32105 ]
"17339
[v _TRMT1 `Vb ~T0 @X0 0 e@32105 ]
"17341
[v _TRMT2 `Vb ~T0 @X0 0 e@32065 ]
"17343
[v _TRNIE `Vb ~T0 @X0 0 e@31155 ]
"17345
[v _TRNIF `Vb ~T0 @X0 0 e@31507 ]
"17347
[v _TUN0 `Vb ~T0 @X0 0 e@31960 ]
"17349
[v _TUN1 `Vb ~T0 @X0 0 e@31961 ]
"17351
[v _TUN2 `Vb ~T0 @X0 0 e@31962 ]
"17353
[v _TUN3 `Vb ~T0 @X0 0 e@31963 ]
"17355
[v _TUN4 `Vb ~T0 @X0 0 e@31964 ]
"17357
[v _TUN5 `Vb ~T0 @X0 0 e@31965 ]
"17359
[v _TX1 `Vb ~T0 @X0 0 e@31766 ]
"17361
[v _TX1IE `Vb ~T0 @X0 0 e@31980 ]
"17363
[v _TX1IF `Vb ~T0 @X0 0 e@31988 ]
"17365
[v _TX1IP `Vb ~T0 @X0 0 e@31996 ]
"17367
[v _TX2IE `Vb ~T0 @X0 0 e@32028 ]
"17369
[v _TX2IF `Vb ~T0 @X0 0 e@32036 ]
"17371
[v _TX2IP `Vb ~T0 @X0 0 e@32044 ]
"17373
[v _TX8_9 `Vb ~T0 @X0 0 e@32110 ]
"17375
[v _TX8_92 `Vb ~T0 @X0 0 e@32070 ]
"17377
[v _TX9 `Vb ~T1 @X0 0 e@32110 ]
"17379
[v _TX91 `Vb ~T0 @X0 0 e@32110 ]
"17381
[v _TX92 `Vb ~T0 @X0 0 e@32070 ]
"17383
[v _TX9D `Vb ~T1 @X0 0 e@32104 ]
"17385
[v _TX9D1 `Vb ~T0 @X0 0 e@32104 ]
"17387
[v _TX9D2 `Vb ~T0 @X0 0 e@32064 ]
"17389
[v _TXB0IE `Vb ~T0 @X0 0 e@32026 ]
"17391
[v _TXB1IE `Vb ~T0 @X0 0 e@32027 ]
"17393
[v _TXB2IE `Vb ~T0 @X0 0 e@32028 ]
"17395
[v _TXBNIE `Vb ~T0 @X0 0 e@32028 ]
"17397
[v _TXBNIF `Vb ~T0 @X0 0 e@32036 ]
"17399
[v _TXBNIP `Vb ~T0 @X0 0 e@32044 ]
"17401
[v _TXCKP `Vb ~T1 @X0 0 e@31732 ]
"17403
[v _TXCKP1 `Vb ~T0 @X0 0 e@31732 ]
"17405
[v _TXCKP2 `Vb ~T0 @X0 0 e@31716 ]
"17407
[v _TXD8 `Vb ~T0 @X0 0 e@32104 ]
"17409
[v _TXD82 `Vb ~T0 @X0 0 e@32064 ]
"17411
[v _TXEN `Vb ~T1 @X0 0 e@32109 ]
"17413
[v _TXEN1 `Vb ~T0 @X0 0 e@32109 ]
"17415
[v _TXEN2 `Vb ~T0 @X0 0 e@32069 ]
"17417
[v _TXIE `Vb ~T0 @X0 0 e@31980 ]
"17419
[v _TXIF `Vb ~T0 @X0 0 e@31988 ]
"17421
[v _TXINC `Vb ~T0 @X0 0 e@31813 ]
"17423
[v _TXIP `Vb ~T0 @X0 0 e@31996 ]
"17425
[v _U1OD `Vb ~T0 @X0 0 e@31240 ]
"17427
[v _U2OD `Vb ~T0 @X0 0 e@31241 ]
"17429
[v _UA `Vb ~T1 @X0 0 e@32313 ]
"17431
[v _UA1 `Vb ~T0 @X0 0 e@32313 ]
"17433
[v _UA2 `Vb ~T0 @X0 0 e@31641 ]
"17435
[v _UERRIE `Vb ~T0 @X0 0 e@31153 ]
"17437
[v _UERRIF `Vb ~T0 @X0 0 e@31505 ]
"17439
[v _ULPEN `Vb ~T0 @X0 0 e@32258 ]
"17441
[v _ULPLVL `Vb ~T0 @X0 0 e@32261 ]
"17443
[v _ULPSINK `Vb ~T0 @X0 0 e@32257 ]
"17445
[v _ULPWDIS `Vb ~T0 @X0 0 e@31330 ]
"17447
[v _ULPWU `Vb ~T0 @X0 0 e@31744 ]
"17449
[v _ULPWUIN `Vb ~T0 @X0 0 e@31744 ]
"17451
[v _UOEMON `Vb ~T0 @X0 0 e@31182 ]
"17453
[v _UPP0 `Vb ~T0 @X0 0 e@31176 ]
"17455
[v _UPP1 `Vb ~T0 @X0 0 e@31177 ]
"17457
[v _UPUEN `Vb ~T0 @X0 0 e@31180 ]
"17459
[v _URSTIE `Vb ~T0 @X0 0 e@31152 ]
"17461
[v _URSTIF `Vb ~T0 @X0 0 e@31504 ]
"17463
[v _USBEN `Vb ~T0 @X0 0 e@31531 ]
"17465
[v _USBIE `Vb ~T0 @X0 0 e@32004 ]
"17467
[v _USBIF `Vb ~T0 @X0 0 e@32012 ]
"17469
[v _USBIP `Vb ~T0 @X0 0 e@32020 ]
"17471
[v _UTEYE `Vb ~T0 @X0 0 e@31183 ]
"17473
[v _UTRDIS `Vb ~T0 @X0 0 e@31179 ]
"17475
[v _VBG2EN `Vb ~T0 @X0 0 e@31310 ]
"17477
[v _VBGEN `Vb ~T0 @X0 0 e@31311 ]
"17479
[v _VCFG0 `Vb ~T0 @X0 0 e@32278 ]
"17481
[v _VCFG01 `Vb ~T0 @X0 0 e@32268 ]
"17483
[v _VCFG1 `Vb ~T0 @X0 0 e@32279 ]
"17485
[v _VCFG11 `Vb ~T0 @X0 0 e@32269 ]
"17487
[v _VDIRMAG `Vb ~T0 @X0 0 e@31791 ]
"17489
[v _VM `Vb ~T0 @X0 0 e@31764 ]
"17491
[v _VMO `Vb ~T0 @X0 0 e@31754 ]
"17493
[v _VP `Vb ~T0 @X0 0 e@31765 ]
"17495
[v _VPO `Vb ~T0 @X0 0 e@31755 ]
"17497
[v _VREF_MINUS `Vb ~T0 @X0 0 e@31746 ]
"17499
[v _VREF_PLUS `Vb ~T0 @X0 0 e@31747 ]
"17501
[v _W4E `Vb ~T0 @X0 0 e@31729 ]
"17503
[v _WAITB0 `Vb ~T0 @X0 0 e@31950 ]
"17505
[v _WAITB1 `Vb ~T0 @X0 0 e@31951 ]
"17507
[v _WAITE0 `Vb ~T0 @X0 0 e@31944 ]
"17509
[v _WAITE1 `Vb ~T0 @X0 0 e@31945 ]
"17511
[v _WAITM0 `Vb ~T0 @X0 0 e@31946 ]
"17513
[v _WAITM1 `Vb ~T0 @X0 0 e@31947 ]
"17515
[v _WAITM2 `Vb ~T0 @X0 0 e@31948 ]
"17517
[v _WAITM3 `Vb ~T0 @X0 0 e@31949 ]
"17519
[v _WCOL `Vb ~T1 @X0 0 e@32311 ]
"17521
[v _WCOL1 `Vb ~T0 @X0 0 e@32311 ]
"17523
[v _WCOL2 `Vb ~T0 @X0 0 e@31639 ]
"17525
[v _WPROG `Vb ~T0 @X0 0 e@32053 ]
"17527
[v _WR `Vb ~T0 @X0 0 e@32049 ]
"17529
[v _WREN `Vb ~T0 @X0 0 e@32050 ]
"17531
[v _WRERR `Vb ~T0 @X0 0 e@32051 ]
"17533
[v _WUE `Vb ~T1 @X0 0 e@31729 ]
"17535
[v _WUE1 `Vb ~T0 @X0 0 e@31729 ]
"17537
[v _WUE2 `Vb ~T0 @X0 0 e@31713 ]
"17539
[v _ZERO `Vb ~T0 @X0 0 e@32450 ]
"17541
[v _nA `Vb ~T0 @X0 0 e@32317 ]
"17543
[v _nA1 `Vb ~T0 @X0 0 e@32317 ]
"17545
[v _nA2 `Vb ~T0 @X0 0 e@31645 ]
"17547
[v _nADDRESS `Vb ~T0 @X0 0 e@32317 ]
"17549
[v _nADDRESS1 `Vb ~T0 @X0 0 e@32317 ]
"17551
[v _nADDRESS2 `Vb ~T0 @X0 0 e@31645 ]
"17553
[v _nBOR `Vb ~T0 @X0 0 e@32384 ]
"17555
[v _nCM `Vb ~T0 @X0 0 e@32389 ]
"17557
[v _nDONE `Vb ~T0 @X0 0 e@32273 ]
"17559
[v _nPD `Vb ~T0 @X0 0 e@32386 ]
"17561
[v _nPOR `Vb ~T0 @X0 0 e@32385 ]
"17563
[v _nRBPU `Vb ~T0 @X0 0 e@32655 ]
"17565
[v _nRC8 `Vb ~T0 @X0 0 e@32102 ]
"17567
[v _nRI `Vb ~T0 @X0 0 e@32388 ]
"17569
[v _nSS1 `Vb ~T0 @X0 0 e@31749 ]
"17571
[v _nTO `Vb ~T0 @X0 0 e@32387 ]
"17573
[v _nTX8 `Vb ~T0 @X0 0 e@32110 ]
"17575
[v _nUOE `Vb ~T0 @X0 0 e@31761 ]
"17577
[v _nW `Vb ~T0 @X0 0 e@32314 ]
"17579
[v _nW1 `Vb ~T0 @X0 0 e@32314 ]
"17581
[v _nW2 `Vb ~T0 @X0 0 e@31642 ]
"17583
[v _nWRITE `Vb ~T0 @X0 0 e@32314 ]
"17585
[v _nWRITE1 `Vb ~T0 @X0 0 e@32314 ]
"17587
[v _nWRITE2 `Vb ~T0 @X0 0 e@31642 ]
[s S976 :1 `uc 1 :1 `uc 1 ]
[n S976 . Cap1OVF Cap2OVF ]
[u S975 `S976 1 :8 `uc 1 ]
[n S975 capstatus . . ]
"121 /Applications/microchip/xc8/v1.10/include/plib/capture.h
[v _CapStatus `S975 ~T0 @X0 0 e ]
"13 /Applications/microchip/xc8/v1.10/include/stddef.h
[v _errno `i ~T0 @X0 0 e ]
[s S1021 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1021 . RX_NINE TX_NINE FRAME_ERROR OVERRUN_ERROR fill ]
[u S1020 `uc 1 `S1021 1 ]
[n S1020 USART1 val . ]
"212 /Applications/microchip/xc8/v1.10/include/plib/usart.h
[v _USART1_Status `S1020 ~T0 @X0 0 e ]
[s S1023 :1 `uc 1 :1 `uc 1 :1 `uc 1 :1 `uc 1 :4 `uc 1 ]
[n S1023 . RX_NINE TX_NINE FRAME_ERROR OVERRUN_ERROR fill ]
[u S1022 `uc 1 `S1023 1 ]
[n S1022 USART2 val . ]
"317
[v _USART2_Status `S1022 ~T0 @X0 0 e ]
[; ;pic18f26j50.h: 44: extern volatile unsigned char RPOR0 @ 0xEC6;
"46 /Applications/microchip/xc8/v1.10/include/pic18f26j50.h
[; ;pic18f26j50.h: 46: asm("RPOR0 equ 0EC6h");
[; <" RPOR0 equ 0EC6h ;# ">
[; ;pic18f26j50.h: 50: extern volatile unsigned char RPOR1 @ 0xEC7;
"52
[; ;pic18f26j50.h: 52: asm("RPOR1 equ 0EC7h");
[; <" RPOR1 equ 0EC7h ;# ">
[; ;pic18f26j50.h: 56: extern volatile unsigned char RPOR2 @ 0xEC8;
"58
[; ;pic18f26j50.h: 58: asm("RPOR2 equ 0EC8h");
[; <" RPOR2 equ 0EC8h ;# ">
[; ;pic18f26j50.h: 62: extern volatile unsigned char RPOR3 @ 0xEC9;
"64
[; ;pic18f26j50.h: 64: asm("RPOR3 equ 0EC9h");
[; <" RPOR3 equ 0EC9h ;# ">
[; ;pic18f26j50.h: 68: extern volatile unsigned char RPOR4 @ 0xECA;
"70
[; ;pic18f26j50.h: 70: asm("RPOR4 equ 0ECAh");
[; <" RPOR4 equ 0ECAh ;# ">
[; ;pic18f26j50.h: 74: extern volatile unsigned char RPOR5 @ 0xECB;
"76
[; ;pic18f26j50.h: 76: asm("RPOR5 equ 0ECBh");
[; <" RPOR5 equ 0ECBh ;# ">
[; ;pic18f26j50.h: 80: extern volatile unsigned char RPOR6 @ 0xECC;
"82
[; ;pic18f26j50.h: 82: asm("RPOR6 equ 0ECCh");
[; <" RPOR6 equ 0ECCh ;# ">
[; ;pic18f26j50.h: 86: extern volatile unsigned char RPOR7 @ 0xECD;
"88
[; ;pic18f26j50.h: 88: asm("RPOR7 equ 0ECDh");
[; <" RPOR7 equ 0ECDh ;# ">
[; ;pic18f26j50.h: 92: extern volatile unsigned char RPOR8 @ 0xECE;
"94
[; ;pic18f26j50.h: 94: asm("RPOR8 equ 0ECEh");
[; <" RPOR8 equ 0ECEh ;# ">
[; ;pic18f26j50.h: 98: extern volatile unsigned char RPOR9 @ 0xECF;
"100
[; ;pic18f26j50.h: 100: asm("RPOR9 equ 0ECFh");
[; <" RPOR9 equ 0ECFh ;# ">
[; ;pic18f26j50.h: 104: extern volatile unsigned char RPOR10 @ 0xED0;
"106
[; ;pic18f26j50.h: 106: asm("RPOR10 equ 0ED0h");
[; <" RPOR10 equ 0ED0h ;# ">
[; ;pic18f26j50.h: 110: extern volatile unsigned char RPOR11 @ 0xED1;
"112
[; ;pic18f26j50.h: 112: asm("RPOR11 equ 0ED1h");
[; <" RPOR11 equ 0ED1h ;# ">
[; ;pic18f26j50.h: 116: extern volatile unsigned char RPOR12 @ 0xED2;
"118
[; ;pic18f26j50.h: 118: asm("RPOR12 equ 0ED2h");
[; <" RPOR12 equ 0ED2h ;# ">
[; ;pic18f26j50.h: 122: extern volatile unsigned char RPOR13 @ 0xED3;
"124
[; ;pic18f26j50.h: 124: asm("RPOR13 equ 0ED3h");
[; <" RPOR13 equ 0ED3h ;# ">
[; ;pic18f26j50.h: 128: extern volatile unsigned char RPOR17 @ 0xED7;
"130
[; ;pic18f26j50.h: 130: asm("RPOR17 equ 0ED7h");
[; <" RPOR17 equ 0ED7h ;# ">
[; ;pic18f26j50.h: 134: extern volatile unsigned char RPOR18 @ 0xED8;
"136
[; ;pic18f26j50.h: 136: asm("RPOR18 equ 0ED8h");
[; <" RPOR18 equ 0ED8h ;# ">
[; ;pic18f26j50.h: 140: extern volatile unsigned char RPINR1 @ 0xEE7;
"142
[; ;pic18f26j50.h: 142: asm("RPINR1 equ 0EE7h");
[; <" RPINR1 equ 0EE7h ;# ">
[; ;pic18f26j50.h: 146: extern volatile unsigned char RPINR2 @ 0xEE8;
"148
[; ;pic18f26j50.h: 148: asm("RPINR2 equ 0EE8h");
[; <" RPINR2 equ 0EE8h ;# ">
[; ;pic18f26j50.h: 152: extern volatile unsigned char RPINR3 @ 0xEE9;
"154
[; ;pic18f26j50.h: 154: asm("RPINR3 equ 0EE9h");
[; <" RPINR3 equ 0EE9h ;# ">
[; ;pic18f26j50.h: 158: extern volatile unsigned char RPINR4 @ 0xEEA;
"160
[; ;pic18f26j50.h: 160: asm("RPINR4 equ 0EEAh");
[; <" RPINR4 equ 0EEAh ;# ">
[; ;pic18f26j50.h: 164: extern volatile unsigned char RPINR6 @ 0xEEC;
"166
[; ;pic18f26j50.h: 166: asm("RPINR6 equ 0EECh");
[; <" RPINR6 equ 0EECh ;# ">
[; ;pic18f26j50.h: 170: extern volatile unsigned char RPINR7 @ 0xEED;
"172
[; ;pic18f26j50.h: 172: asm("RPINR7 equ 0EEDh");
[; <" RPINR7 equ 0EEDh ;# ">
[; ;pic18f26j50.h: 176: extern volatile unsigned char RPINR8 @ 0xEEE;
"178
[; ;pic18f26j50.h: 178: asm("RPINR8 equ 0EEEh");
[; <" RPINR8 equ 0EEEh ;# ">
[; ;pic18f26j50.h: 182: extern volatile unsigned char RPINR12 @ 0xEF2;
"184
[; ;pic18f26j50.h: 184: asm("RPINR12 equ 0EF2h");
[; <" RPINR12 equ 0EF2h ;# ">
[; ;pic18f26j50.h: 188: extern volatile unsigned char RPINR13 @ 0xEF3;
"190
[; ;pic18f26j50.h: 190: asm("RPINR13 equ 0EF3h");
[; <" RPINR13 equ 0EF3h ;# ">
[; ;pic18f26j50.h: 194: extern volatile unsigned char RPINR16 @ 0xEF6;
"196
[; ;pic18f26j50.h: 196: asm("RPINR16 equ 0EF6h");
[; <" RPINR16 equ 0EF6h ;# ">
[; ;pic18f26j50.h: 200: extern volatile unsigned char RPINR17 @ 0xEF7;
"202
[; ;pic18f26j50.h: 202: asm("RPINR17 equ 0EF7h");
[; <" RPINR17 equ 0EF7h ;# ">
[; ;pic18f26j50.h: 206: extern volatile unsigned char RPINR21 @ 0xEFB;
"208
[; ;pic18f26j50.h: 208: asm("RPINR21 equ 0EFBh");
[; <" RPINR21 equ 0EFBh ;# ">
[; ;pic18f26j50.h: 212: extern volatile unsigned char RPINR22 @ 0xEFC;
"214
[; ;pic18f26j50.h: 214: asm("RPINR22 equ 0EFCh");
[; <" RPINR22 equ 0EFCh ;# ">
[; ;pic18f26j50.h: 218: extern volatile unsigned char RPINR23 @ 0xEFD;
"220
[; ;pic18f26j50.h: 220: asm("RPINR23 equ 0EFDh");
[; <" RPINR23 equ 0EFDh ;# ">
[; ;pic18f26j50.h: 224: extern volatile unsigned char RPINR24 @ 0xEFE;
"226
[; ;pic18f26j50.h: 226: asm("RPINR24 equ 0EFEh");
[; <" RPINR24 equ 0EFEh ;# ">
[; ;pic18f26j50.h: 230: extern volatile unsigned char PPSCON @ 0xEFF;
"232
[; ;pic18f26j50.h: 232: asm("PPSCON equ 0EFFh");
[; <" PPSCON equ 0EFFh ;# ">
[; ;pic18f26j50.h: 235: typedef union {
[; ;pic18f26j50.h: 236: struct {
[; ;pic18f26j50.h: 237: unsigned IOLOCK :1;
[; ;pic18f26j50.h: 238: };
[; ;pic18f26j50.h: 239: } PPSCONbits_t;
[; ;pic18f26j50.h: 240: extern volatile PPSCONbits_t PPSCONbits @ 0xEFF;
[; ;pic18f26j50.h: 249: extern volatile unsigned char UEP0 @ 0xF26;
"251
[; ;pic18f26j50.h: 251: asm("UEP0 equ 0F26h");
[; <" UEP0 equ 0F26h ;# ">
[; ;pic18f26j50.h: 254: typedef union {
[; ;pic18f26j50.h: 255: struct {
[; ;pic18f26j50.h: 256: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 257: unsigned EPINEN :1;
[; ;pic18f26j50.h: 258: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 259: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 260: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 261: };
[; ;pic18f26j50.h: 262: struct {
[; ;pic18f26j50.h: 263: unsigned :3;
[; ;pic18f26j50.h: 264: unsigned EP0CONDIS :1;
[; ;pic18f26j50.h: 265: };
[; ;pic18f26j50.h: 266: struct {
[; ;pic18f26j50.h: 267: unsigned :4;
[; ;pic18f26j50.h: 268: unsigned EP0HSHK :1;
[; ;pic18f26j50.h: 269: };
[; ;pic18f26j50.h: 270: struct {
[; ;pic18f26j50.h: 271: unsigned :1;
[; ;pic18f26j50.h: 272: unsigned EP0INEN :1;
[; ;pic18f26j50.h: 273: };
[; ;pic18f26j50.h: 274: struct {
[; ;pic18f26j50.h: 275: unsigned :2;
[; ;pic18f26j50.h: 276: unsigned EP0OUTEN :1;
[; ;pic18f26j50.h: 277: };
[; ;pic18f26j50.h: 278: struct {
[; ;pic18f26j50.h: 279: unsigned EP0STALL :1;
[; ;pic18f26j50.h: 280: };
[; ;pic18f26j50.h: 281: struct {
[; ;pic18f26j50.h: 282: unsigned :3;
[; ;pic18f26j50.h: 283: unsigned EPCONDIS0 :1;
[; ;pic18f26j50.h: 284: };
[; ;pic18f26j50.h: 285: struct {
[; ;pic18f26j50.h: 286: unsigned :4;
[; ;pic18f26j50.h: 287: unsigned EPHSHK0 :1;
[; ;pic18f26j50.h: 288: };
[; ;pic18f26j50.h: 289: struct {
[; ;pic18f26j50.h: 290: unsigned :1;
[; ;pic18f26j50.h: 291: unsigned EPINEN0 :1;
[; ;pic18f26j50.h: 292: };
[; ;pic18f26j50.h: 293: struct {
[; ;pic18f26j50.h: 294: unsigned :2;
[; ;pic18f26j50.h: 295: unsigned EPOUTEN0 :1;
[; ;pic18f26j50.h: 296: };
[; ;pic18f26j50.h: 297: struct {
[; ;pic18f26j50.h: 298: unsigned EPSTALL0 :1;
[; ;pic18f26j50.h: 299: };
[; ;pic18f26j50.h: 300: } UEP0bits_t;
[; ;pic18f26j50.h: 301: extern volatile UEP0bits_t UEP0bits @ 0xF26;
[; ;pic18f26j50.h: 380: extern volatile unsigned char UEP1 @ 0xF27;
"382
[; ;pic18f26j50.h: 382: asm("UEP1 equ 0F27h");
[; <" UEP1 equ 0F27h ;# ">
[; ;pic18f26j50.h: 385: typedef union {
[; ;pic18f26j50.h: 386: struct {
[; ;pic18f26j50.h: 387: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 388: unsigned EPINEN :1;
[; ;pic18f26j50.h: 389: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 390: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 391: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 392: };
[; ;pic18f26j50.h: 393: struct {
[; ;pic18f26j50.h: 394: unsigned :3;
[; ;pic18f26j50.h: 395: unsigned EP1CONDIS :1;
[; ;pic18f26j50.h: 396: };
[; ;pic18f26j50.h: 397: struct {
[; ;pic18f26j50.h: 398: unsigned :4;
[; ;pic18f26j50.h: 399: unsigned EP1HSHK :1;
[; ;pic18f26j50.h: 400: };
[; ;pic18f26j50.h: 401: struct {
[; ;pic18f26j50.h: 402: unsigned :1;
[; ;pic18f26j50.h: 403: unsigned EP1INEN :1;
[; ;pic18f26j50.h: 404: };
[; ;pic18f26j50.h: 405: struct {
[; ;pic18f26j50.h: 406: unsigned :2;
[; ;pic18f26j50.h: 407: unsigned EP1OUTEN :1;
[; ;pic18f26j50.h: 408: };
[; ;pic18f26j50.h: 409: struct {
[; ;pic18f26j50.h: 410: unsigned EP1STALL :1;
[; ;pic18f26j50.h: 411: };
[; ;pic18f26j50.h: 412: struct {
[; ;pic18f26j50.h: 413: unsigned :3;
[; ;pic18f26j50.h: 414: unsigned EPCONDIS1 :1;
[; ;pic18f26j50.h: 415: };
[; ;pic18f26j50.h: 416: struct {
[; ;pic18f26j50.h: 417: unsigned :4;
[; ;pic18f26j50.h: 418: unsigned EPHSHK1 :1;
[; ;pic18f26j50.h: 419: };
[; ;pic18f26j50.h: 420: struct {
[; ;pic18f26j50.h: 421: unsigned :1;
[; ;pic18f26j50.h: 422: unsigned EPINEN1 :1;
[; ;pic18f26j50.h: 423: };
[; ;pic18f26j50.h: 424: struct {
[; ;pic18f26j50.h: 425: unsigned :2;
[; ;pic18f26j50.h: 426: unsigned EPOUTEN1 :1;
[; ;pic18f26j50.h: 427: };
[; ;pic18f26j50.h: 428: struct {
[; ;pic18f26j50.h: 429: unsigned EPSTALL1 :1;
[; ;pic18f26j50.h: 430: };
[; ;pic18f26j50.h: 431: } UEP1bits_t;
[; ;pic18f26j50.h: 432: extern volatile UEP1bits_t UEP1bits @ 0xF27;
[; ;pic18f26j50.h: 511: extern volatile unsigned char UEP2 @ 0xF28;
"513
[; ;pic18f26j50.h: 513: asm("UEP2 equ 0F28h");
[; <" UEP2 equ 0F28h ;# ">
[; ;pic18f26j50.h: 516: typedef union {
[; ;pic18f26j50.h: 517: struct {
[; ;pic18f26j50.h: 518: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 519: unsigned EPINEN :1;
[; ;pic18f26j50.h: 520: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 521: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 522: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 523: };
[; ;pic18f26j50.h: 524: struct {
[; ;pic18f26j50.h: 525: unsigned :3;
[; ;pic18f26j50.h: 526: unsigned EP2CONDIS :1;
[; ;pic18f26j50.h: 527: };
[; ;pic18f26j50.h: 528: struct {
[; ;pic18f26j50.h: 529: unsigned :4;
[; ;pic18f26j50.h: 530: unsigned EP2HSHK :1;
[; ;pic18f26j50.h: 531: };
[; ;pic18f26j50.h: 532: struct {
[; ;pic18f26j50.h: 533: unsigned :1;
[; ;pic18f26j50.h: 534: unsigned EP2INEN :1;
[; ;pic18f26j50.h: 535: };
[; ;pic18f26j50.h: 536: struct {
[; ;pic18f26j50.h: 537: unsigned :2;
[; ;pic18f26j50.h: 538: unsigned EP2OUTEN :1;
[; ;pic18f26j50.h: 539: };
[; ;pic18f26j50.h: 540: struct {
[; ;pic18f26j50.h: 541: unsigned EP2STALL :1;
[; ;pic18f26j50.h: 542: };
[; ;pic18f26j50.h: 543: struct {
[; ;pic18f26j50.h: 544: unsigned :3;
[; ;pic18f26j50.h: 545: unsigned EPCONDIS2 :1;
[; ;pic18f26j50.h: 546: };
[; ;pic18f26j50.h: 547: struct {
[; ;pic18f26j50.h: 548: unsigned :4;
[; ;pic18f26j50.h: 549: unsigned EPHSHK2 :1;
[; ;pic18f26j50.h: 550: };
[; ;pic18f26j50.h: 551: struct {
[; ;pic18f26j50.h: 552: unsigned :1;
[; ;pic18f26j50.h: 553: unsigned EPINEN2 :1;
[; ;pic18f26j50.h: 554: };
[; ;pic18f26j50.h: 555: struct {
[; ;pic18f26j50.h: 556: unsigned :2;
[; ;pic18f26j50.h: 557: unsigned EPOUTEN2 :1;
[; ;pic18f26j50.h: 558: };
[; ;pic18f26j50.h: 559: struct {
[; ;pic18f26j50.h: 560: unsigned EPSTALL2 :1;
[; ;pic18f26j50.h: 561: };
[; ;pic18f26j50.h: 562: } UEP2bits_t;
[; ;pic18f26j50.h: 563: extern volatile UEP2bits_t UEP2bits @ 0xF28;
[; ;pic18f26j50.h: 642: extern volatile unsigned char UEP3 @ 0xF29;
"644
[; ;pic18f26j50.h: 644: asm("UEP3 equ 0F29h");
[; <" UEP3 equ 0F29h ;# ">
[; ;pic18f26j50.h: 647: typedef union {
[; ;pic18f26j50.h: 648: struct {
[; ;pic18f26j50.h: 649: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 650: unsigned EPINEN :1;
[; ;pic18f26j50.h: 651: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 652: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 653: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 654: };
[; ;pic18f26j50.h: 655: struct {
[; ;pic18f26j50.h: 656: unsigned :3;
[; ;pic18f26j50.h: 657: unsigned EP3CONDIS :1;
[; ;pic18f26j50.h: 658: };
[; ;pic18f26j50.h: 659: struct {
[; ;pic18f26j50.h: 660: unsigned :4;
[; ;pic18f26j50.h: 661: unsigned EP3HSHK :1;
[; ;pic18f26j50.h: 662: };
[; ;pic18f26j50.h: 663: struct {
[; ;pic18f26j50.h: 664: unsigned :1;
[; ;pic18f26j50.h: 665: unsigned EP3INEN :1;
[; ;pic18f26j50.h: 666: };
[; ;pic18f26j50.h: 667: struct {
[; ;pic18f26j50.h: 668: unsigned :2;
[; ;pic18f26j50.h: 669: unsigned EP3OUTEN :1;
[; ;pic18f26j50.h: 670: };
[; ;pic18f26j50.h: 671: struct {
[; ;pic18f26j50.h: 672: unsigned EP3STALL :1;
[; ;pic18f26j50.h: 673: };
[; ;pic18f26j50.h: 674: struct {
[; ;pic18f26j50.h: 675: unsigned :3;
[; ;pic18f26j50.h: 676: unsigned EPCONDIS3 :1;
[; ;pic18f26j50.h: 677: };
[; ;pic18f26j50.h: 678: struct {
[; ;pic18f26j50.h: 679: unsigned :4;
[; ;pic18f26j50.h: 680: unsigned EPHSHK3 :1;
[; ;pic18f26j50.h: 681: };
[; ;pic18f26j50.h: 682: struct {
[; ;pic18f26j50.h: 683: unsigned :1;
[; ;pic18f26j50.h: 684: unsigned EPINEN3 :1;
[; ;pic18f26j50.h: 685: };
[; ;pic18f26j50.h: 686: struct {
[; ;pic18f26j50.h: 687: unsigned :2;
[; ;pic18f26j50.h: 688: unsigned EPOUTEN3 :1;
[; ;pic18f26j50.h: 689: };
[; ;pic18f26j50.h: 690: struct {
[; ;pic18f26j50.h: 691: unsigned EPSTALL3 :1;
[; ;pic18f26j50.h: 692: };
[; ;pic18f26j50.h: 693: } UEP3bits_t;
[; ;pic18f26j50.h: 694: extern volatile UEP3bits_t UEP3bits @ 0xF29;
[; ;pic18f26j50.h: 773: extern volatile unsigned char UEP4 @ 0xF2A;
"775
[; ;pic18f26j50.h: 775: asm("UEP4 equ 0F2Ah");
[; <" UEP4 equ 0F2Ah ;# ">
[; ;pic18f26j50.h: 778: typedef union {
[; ;pic18f26j50.h: 779: struct {
[; ;pic18f26j50.h: 780: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 781: unsigned EPINEN :1;
[; ;pic18f26j50.h: 782: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 783: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 784: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 785: };
[; ;pic18f26j50.h: 786: struct {
[; ;pic18f26j50.h: 787: unsigned :3;
[; ;pic18f26j50.h: 788: unsigned EP4CONDIS :1;
[; ;pic18f26j50.h: 789: };
[; ;pic18f26j50.h: 790: struct {
[; ;pic18f26j50.h: 791: unsigned :4;
[; ;pic18f26j50.h: 792: unsigned EP4HSHK :1;
[; ;pic18f26j50.h: 793: };
[; ;pic18f26j50.h: 794: struct {
[; ;pic18f26j50.h: 795: unsigned :1;
[; ;pic18f26j50.h: 796: unsigned EP4INEN :1;
[; ;pic18f26j50.h: 797: };
[; ;pic18f26j50.h: 798: struct {
[; ;pic18f26j50.h: 799: unsigned :2;
[; ;pic18f26j50.h: 800: unsigned EP4OUTEN :1;
[; ;pic18f26j50.h: 801: };
[; ;pic18f26j50.h: 802: struct {
[; ;pic18f26j50.h: 803: unsigned EP4STALL :1;
[; ;pic18f26j50.h: 804: };
[; ;pic18f26j50.h: 805: struct {
[; ;pic18f26j50.h: 806: unsigned :3;
[; ;pic18f26j50.h: 807: unsigned EPCONDIS4 :1;
[; ;pic18f26j50.h: 808: };
[; ;pic18f26j50.h: 809: struct {
[; ;pic18f26j50.h: 810: unsigned :4;
[; ;pic18f26j50.h: 811: unsigned EPHSHK4 :1;
[; ;pic18f26j50.h: 812: };
[; ;pic18f26j50.h: 813: struct {
[; ;pic18f26j50.h: 814: unsigned :1;
[; ;pic18f26j50.h: 815: unsigned EPINEN4 :1;
[; ;pic18f26j50.h: 816: };
[; ;pic18f26j50.h: 817: struct {
[; ;pic18f26j50.h: 818: unsigned :2;
[; ;pic18f26j50.h: 819: unsigned EPOUTEN4 :1;
[; ;pic18f26j50.h: 820: };
[; ;pic18f26j50.h: 821: struct {
[; ;pic18f26j50.h: 822: unsigned EPSTALL4 :1;
[; ;pic18f26j50.h: 823: };
[; ;pic18f26j50.h: 824: } UEP4bits_t;
[; ;pic18f26j50.h: 825: extern volatile UEP4bits_t UEP4bits @ 0xF2A;
[; ;pic18f26j50.h: 904: extern volatile unsigned char UEP5 @ 0xF2B;
"906
[; ;pic18f26j50.h: 906: asm("UEP5 equ 0F2Bh");
[; <" UEP5 equ 0F2Bh ;# ">
[; ;pic18f26j50.h: 909: typedef union {
[; ;pic18f26j50.h: 910: struct {
[; ;pic18f26j50.h: 911: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 912: unsigned EPINEN :1;
[; ;pic18f26j50.h: 913: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 914: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 915: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 916: };
[; ;pic18f26j50.h: 917: struct {
[; ;pic18f26j50.h: 918: unsigned :3;
[; ;pic18f26j50.h: 919: unsigned EP5CONDIS :1;
[; ;pic18f26j50.h: 920: };
[; ;pic18f26j50.h: 921: struct {
[; ;pic18f26j50.h: 922: unsigned :4;
[; ;pic18f26j50.h: 923: unsigned EP5HSHK :1;
[; ;pic18f26j50.h: 924: };
[; ;pic18f26j50.h: 925: struct {
[; ;pic18f26j50.h: 926: unsigned :1;
[; ;pic18f26j50.h: 927: unsigned EP5INEN :1;
[; ;pic18f26j50.h: 928: };
[; ;pic18f26j50.h: 929: struct {
[; ;pic18f26j50.h: 930: unsigned :2;
[; ;pic18f26j50.h: 931: unsigned EP5OUTEN :1;
[; ;pic18f26j50.h: 932: };
[; ;pic18f26j50.h: 933: struct {
[; ;pic18f26j50.h: 934: unsigned EP5STALL :1;
[; ;pic18f26j50.h: 935: };
[; ;pic18f26j50.h: 936: struct {
[; ;pic18f26j50.h: 937: unsigned :3;
[; ;pic18f26j50.h: 938: unsigned EPCONDIS5 :1;
[; ;pic18f26j50.h: 939: };
[; ;pic18f26j50.h: 940: struct {
[; ;pic18f26j50.h: 941: unsigned :4;
[; ;pic18f26j50.h: 942: unsigned EPHSHK5 :1;
[; ;pic18f26j50.h: 943: };
[; ;pic18f26j50.h: 944: struct {
[; ;pic18f26j50.h: 945: unsigned :1;
[; ;pic18f26j50.h: 946: unsigned EPINEN5 :1;
[; ;pic18f26j50.h: 947: };
[; ;pic18f26j50.h: 948: struct {
[; ;pic18f26j50.h: 949: unsigned :2;
[; ;pic18f26j50.h: 950: unsigned EPOUTEN5 :1;
[; ;pic18f26j50.h: 951: };
[; ;pic18f26j50.h: 952: struct {
[; ;pic18f26j50.h: 953: unsigned EPSTALL5 :1;
[; ;pic18f26j50.h: 954: };
[; ;pic18f26j50.h: 955: } UEP5bits_t;
[; ;pic18f26j50.h: 956: extern volatile UEP5bits_t UEP5bits @ 0xF2B;
[; ;pic18f26j50.h: 1035: extern volatile unsigned char UEP6 @ 0xF2C;
"1037
[; ;pic18f26j50.h: 1037: asm("UEP6 equ 0F2Ch");
[; <" UEP6 equ 0F2Ch ;# ">
[; ;pic18f26j50.h: 1040: typedef union {
[; ;pic18f26j50.h: 1041: struct {
[; ;pic18f26j50.h: 1042: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1043: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1044: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1045: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1046: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1047: };
[; ;pic18f26j50.h: 1048: struct {
[; ;pic18f26j50.h: 1049: unsigned :3;
[; ;pic18f26j50.h: 1050: unsigned EP6CONDIS :1;
[; ;pic18f26j50.h: 1051: };
[; ;pic18f26j50.h: 1052: struct {
[; ;pic18f26j50.h: 1053: unsigned :4;
[; ;pic18f26j50.h: 1054: unsigned EP6HSHK :1;
[; ;pic18f26j50.h: 1055: };
[; ;pic18f26j50.h: 1056: struct {
[; ;pic18f26j50.h: 1057: unsigned :1;
[; ;pic18f26j50.h: 1058: unsigned EP6INEN :1;
[; ;pic18f26j50.h: 1059: };
[; ;pic18f26j50.h: 1060: struct {
[; ;pic18f26j50.h: 1061: unsigned :2;
[; ;pic18f26j50.h: 1062: unsigned EP6OUTEN :1;
[; ;pic18f26j50.h: 1063: };
[; ;pic18f26j50.h: 1064: struct {
[; ;pic18f26j50.h: 1065: unsigned EP6STALL :1;
[; ;pic18f26j50.h: 1066: };
[; ;pic18f26j50.h: 1067: struct {
[; ;pic18f26j50.h: 1068: unsigned :3;
[; ;pic18f26j50.h: 1069: unsigned EPCONDIS6 :1;
[; ;pic18f26j50.h: 1070: };
[; ;pic18f26j50.h: 1071: struct {
[; ;pic18f26j50.h: 1072: unsigned :4;
[; ;pic18f26j50.h: 1073: unsigned EPHSHK6 :1;
[; ;pic18f26j50.h: 1074: };
[; ;pic18f26j50.h: 1075: struct {
[; ;pic18f26j50.h: 1076: unsigned :1;
[; ;pic18f26j50.h: 1077: unsigned EPINEN6 :1;
[; ;pic18f26j50.h: 1078: };
[; ;pic18f26j50.h: 1079: struct {
[; ;pic18f26j50.h: 1080: unsigned :2;
[; ;pic18f26j50.h: 1081: unsigned EPOUTEN6 :1;
[; ;pic18f26j50.h: 1082: };
[; ;pic18f26j50.h: 1083: struct {
[; ;pic18f26j50.h: 1084: unsigned EPSTALL6 :1;
[; ;pic18f26j50.h: 1085: };
[; ;pic18f26j50.h: 1086: } UEP6bits_t;
[; ;pic18f26j50.h: 1087: extern volatile UEP6bits_t UEP6bits @ 0xF2C;
[; ;pic18f26j50.h: 1166: extern volatile unsigned char UEP7 @ 0xF2D;
"1168
[; ;pic18f26j50.h: 1168: asm("UEP7 equ 0F2Dh");
[; <" UEP7 equ 0F2Dh ;# ">
[; ;pic18f26j50.h: 1171: typedef union {
[; ;pic18f26j50.h: 1172: struct {
[; ;pic18f26j50.h: 1173: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1174: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1175: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1176: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1177: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1178: };
[; ;pic18f26j50.h: 1179: struct {
[; ;pic18f26j50.h: 1180: unsigned :3;
[; ;pic18f26j50.h: 1181: unsigned EP7CONDIS :1;
[; ;pic18f26j50.h: 1182: };
[; ;pic18f26j50.h: 1183: struct {
[; ;pic18f26j50.h: 1184: unsigned :4;
[; ;pic18f26j50.h: 1185: unsigned EP7HSHK :1;
[; ;pic18f26j50.h: 1186: };
[; ;pic18f26j50.h: 1187: struct {
[; ;pic18f26j50.h: 1188: unsigned :1;
[; ;pic18f26j50.h: 1189: unsigned EP7INEN :1;
[; ;pic18f26j50.h: 1190: };
[; ;pic18f26j50.h: 1191: struct {
[; ;pic18f26j50.h: 1192: unsigned :2;
[; ;pic18f26j50.h: 1193: unsigned EP7OUTEN :1;
[; ;pic18f26j50.h: 1194: };
[; ;pic18f26j50.h: 1195: struct {
[; ;pic18f26j50.h: 1196: unsigned EP7STALL :1;
[; ;pic18f26j50.h: 1197: };
[; ;pic18f26j50.h: 1198: struct {
[; ;pic18f26j50.h: 1199: unsigned :3;
[; ;pic18f26j50.h: 1200: unsigned EPCONDIS7 :1;
[; ;pic18f26j50.h: 1201: };
[; ;pic18f26j50.h: 1202: struct {
[; ;pic18f26j50.h: 1203: unsigned :4;
[; ;pic18f26j50.h: 1204: unsigned EPHSHK7 :1;
[; ;pic18f26j50.h: 1205: };
[; ;pic18f26j50.h: 1206: struct {
[; ;pic18f26j50.h: 1207: unsigned :1;
[; ;pic18f26j50.h: 1208: unsigned EPINEN7 :1;
[; ;pic18f26j50.h: 1209: };
[; ;pic18f26j50.h: 1210: struct {
[; ;pic18f26j50.h: 1211: unsigned :2;
[; ;pic18f26j50.h: 1212: unsigned EPOUTEN7 :1;
[; ;pic18f26j50.h: 1213: };
[; ;pic18f26j50.h: 1214: struct {
[; ;pic18f26j50.h: 1215: unsigned EPSTALL7 :1;
[; ;pic18f26j50.h: 1216: };
[; ;pic18f26j50.h: 1217: } UEP7bits_t;
[; ;pic18f26j50.h: 1218: extern volatile UEP7bits_t UEP7bits @ 0xF2D;
[; ;pic18f26j50.h: 1297: extern volatile unsigned char UEP8 @ 0xF2E;
"1299
[; ;pic18f26j50.h: 1299: asm("UEP8 equ 0F2Eh");
[; <" UEP8 equ 0F2Eh ;# ">
[; ;pic18f26j50.h: 1302: typedef union {
[; ;pic18f26j50.h: 1303: struct {
[; ;pic18f26j50.h: 1304: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1305: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1306: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1307: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1308: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1309: };
[; ;pic18f26j50.h: 1310: struct {
[; ;pic18f26j50.h: 1311: unsigned :3;
[; ;pic18f26j50.h: 1312: unsigned EPCONDIS8 :1;
[; ;pic18f26j50.h: 1313: };
[; ;pic18f26j50.h: 1314: struct {
[; ;pic18f26j50.h: 1315: unsigned :4;
[; ;pic18f26j50.h: 1316: unsigned EPHSHK8 :1;
[; ;pic18f26j50.h: 1317: };
[; ;pic18f26j50.h: 1318: struct {
[; ;pic18f26j50.h: 1319: unsigned :1;
[; ;pic18f26j50.h: 1320: unsigned EPINEN8 :1;
[; ;pic18f26j50.h: 1321: };
[; ;pic18f26j50.h: 1322: struct {
[; ;pic18f26j50.h: 1323: unsigned :2;
[; ;pic18f26j50.h: 1324: unsigned EPOUTEN8 :1;
[; ;pic18f26j50.h: 1325: };
[; ;pic18f26j50.h: 1326: struct {
[; ;pic18f26j50.h: 1327: unsigned EPSTALL8 :1;
[; ;pic18f26j50.h: 1328: };
[; ;pic18f26j50.h: 1329: } UEP8bits_t;
[; ;pic18f26j50.h: 1330: extern volatile UEP8bits_t UEP8bits @ 0xF2E;
[; ;pic18f26j50.h: 1384: extern volatile unsigned char UEP9 @ 0xF2F;
"1386
[; ;pic18f26j50.h: 1386: asm("UEP9 equ 0F2Fh");
[; <" UEP9 equ 0F2Fh ;# ">
[; ;pic18f26j50.h: 1389: typedef union {
[; ;pic18f26j50.h: 1390: struct {
[; ;pic18f26j50.h: 1391: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1392: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1393: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1394: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1395: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1396: };
[; ;pic18f26j50.h: 1397: struct {
[; ;pic18f26j50.h: 1398: unsigned :3;
[; ;pic18f26j50.h: 1399: unsigned EPCONDIS9 :1;
[; ;pic18f26j50.h: 1400: };
[; ;pic18f26j50.h: 1401: struct {
[; ;pic18f26j50.h: 1402: unsigned :4;
[; ;pic18f26j50.h: 1403: unsigned EPHSHK9 :1;
[; ;pic18f26j50.h: 1404: };
[; ;pic18f26j50.h: 1405: struct {
[; ;pic18f26j50.h: 1406: unsigned :1;
[; ;pic18f26j50.h: 1407: unsigned EPINEN9 :1;
[; ;pic18f26j50.h: 1408: };
[; ;pic18f26j50.h: 1409: struct {
[; ;pic18f26j50.h: 1410: unsigned :2;
[; ;pic18f26j50.h: 1411: unsigned EPOUTEN9 :1;
[; ;pic18f26j50.h: 1412: };
[; ;pic18f26j50.h: 1413: struct {
[; ;pic18f26j50.h: 1414: unsigned EPSTALL9 :1;
[; ;pic18f26j50.h: 1415: };
[; ;pic18f26j50.h: 1416: } UEP9bits_t;
[; ;pic18f26j50.h: 1417: extern volatile UEP9bits_t UEP9bits @ 0xF2F;
[; ;pic18f26j50.h: 1471: extern volatile unsigned char UEP10 @ 0xF30;
"1473
[; ;pic18f26j50.h: 1473: asm("UEP10 equ 0F30h");
[; <" UEP10 equ 0F30h ;# ">
[; ;pic18f26j50.h: 1476: typedef union {
[; ;pic18f26j50.h: 1477: struct {
[; ;pic18f26j50.h: 1478: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1479: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1480: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1481: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1482: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1483: };
[; ;pic18f26j50.h: 1484: struct {
[; ;pic18f26j50.h: 1485: unsigned :3;
[; ;pic18f26j50.h: 1486: unsigned EPCONDIS10 :1;
[; ;pic18f26j50.h: 1487: };
[; ;pic18f26j50.h: 1488: struct {
[; ;pic18f26j50.h: 1489: unsigned :4;
[; ;pic18f26j50.h: 1490: unsigned EPHSHK10 :1;
[; ;pic18f26j50.h: 1491: };
[; ;pic18f26j50.h: 1492: struct {
[; ;pic18f26j50.h: 1493: unsigned :1;
[; ;pic18f26j50.h: 1494: unsigned EPINEN10 :1;
[; ;pic18f26j50.h: 1495: };
[; ;pic18f26j50.h: 1496: struct {
[; ;pic18f26j50.h: 1497: unsigned :2;
[; ;pic18f26j50.h: 1498: unsigned EPOUTEN10 :1;
[; ;pic18f26j50.h: 1499: };
[; ;pic18f26j50.h: 1500: struct {
[; ;pic18f26j50.h: 1501: unsigned EPSTALL10 :1;
[; ;pic18f26j50.h: 1502: };
[; ;pic18f26j50.h: 1503: } UEP10bits_t;
[; ;pic18f26j50.h: 1504: extern volatile UEP10bits_t UEP10bits @ 0xF30;
[; ;pic18f26j50.h: 1558: extern volatile unsigned char UEP11 @ 0xF31;
"1560
[; ;pic18f26j50.h: 1560: asm("UEP11 equ 0F31h");
[; <" UEP11 equ 0F31h ;# ">
[; ;pic18f26j50.h: 1563: typedef union {
[; ;pic18f26j50.h: 1564: struct {
[; ;pic18f26j50.h: 1565: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1566: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1567: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1568: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1569: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1570: };
[; ;pic18f26j50.h: 1571: struct {
[; ;pic18f26j50.h: 1572: unsigned :3;
[; ;pic18f26j50.h: 1573: unsigned EPCONDIS11 :1;
[; ;pic18f26j50.h: 1574: };
[; ;pic18f26j50.h: 1575: struct {
[; ;pic18f26j50.h: 1576: unsigned :4;
[; ;pic18f26j50.h: 1577: unsigned EPHSHK11 :1;
[; ;pic18f26j50.h: 1578: };
[; ;pic18f26j50.h: 1579: struct {
[; ;pic18f26j50.h: 1580: unsigned :1;
[; ;pic18f26j50.h: 1581: unsigned EPINEN11 :1;
[; ;pic18f26j50.h: 1582: };
[; ;pic18f26j50.h: 1583: struct {
[; ;pic18f26j50.h: 1584: unsigned :2;
[; ;pic18f26j50.h: 1585: unsigned EPOUTEN11 :1;
[; ;pic18f26j50.h: 1586: };
[; ;pic18f26j50.h: 1587: struct {
[; ;pic18f26j50.h: 1588: unsigned EPSTALL11 :1;
[; ;pic18f26j50.h: 1589: };
[; ;pic18f26j50.h: 1590: } UEP11bits_t;
[; ;pic18f26j50.h: 1591: extern volatile UEP11bits_t UEP11bits @ 0xF31;
[; ;pic18f26j50.h: 1645: extern volatile unsigned char UEP12 @ 0xF32;
"1647
[; ;pic18f26j50.h: 1647: asm("UEP12 equ 0F32h");
[; <" UEP12 equ 0F32h ;# ">
[; ;pic18f26j50.h: 1650: typedef union {
[; ;pic18f26j50.h: 1651: struct {
[; ;pic18f26j50.h: 1652: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1653: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1654: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1655: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1656: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1657: };
[; ;pic18f26j50.h: 1658: struct {
[; ;pic18f26j50.h: 1659: unsigned :3;
[; ;pic18f26j50.h: 1660: unsigned EPCONDIS12 :1;
[; ;pic18f26j50.h: 1661: };
[; ;pic18f26j50.h: 1662: struct {
[; ;pic18f26j50.h: 1663: unsigned :4;
[; ;pic18f26j50.h: 1664: unsigned EPHSHK12 :1;
[; ;pic18f26j50.h: 1665: };
[; ;pic18f26j50.h: 1666: struct {
[; ;pic18f26j50.h: 1667: unsigned :1;
[; ;pic18f26j50.h: 1668: unsigned EPINEN12 :1;
[; ;pic18f26j50.h: 1669: };
[; ;pic18f26j50.h: 1670: struct {
[; ;pic18f26j50.h: 1671: unsigned :2;
[; ;pic18f26j50.h: 1672: unsigned EPOUTEN12 :1;
[; ;pic18f26j50.h: 1673: };
[; ;pic18f26j50.h: 1674: struct {
[; ;pic18f26j50.h: 1675: unsigned EPSTALL12 :1;
[; ;pic18f26j50.h: 1676: };
[; ;pic18f26j50.h: 1677: } UEP12bits_t;
[; ;pic18f26j50.h: 1678: extern volatile UEP12bits_t UEP12bits @ 0xF32;
[; ;pic18f26j50.h: 1732: extern volatile unsigned char UEP13 @ 0xF33;
"1734
[; ;pic18f26j50.h: 1734: asm("UEP13 equ 0F33h");
[; <" UEP13 equ 0F33h ;# ">
[; ;pic18f26j50.h: 1737: typedef union {
[; ;pic18f26j50.h: 1738: struct {
[; ;pic18f26j50.h: 1739: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1740: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1741: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1742: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1743: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1744: };
[; ;pic18f26j50.h: 1745: struct {
[; ;pic18f26j50.h: 1746: unsigned :3;
[; ;pic18f26j50.h: 1747: unsigned EPCONDIS13 :1;
[; ;pic18f26j50.h: 1748: };
[; ;pic18f26j50.h: 1749: struct {
[; ;pic18f26j50.h: 1750: unsigned :4;
[; ;pic18f26j50.h: 1751: unsigned EPHSHK13 :1;
[; ;pic18f26j50.h: 1752: };
[; ;pic18f26j50.h: 1753: struct {
[; ;pic18f26j50.h: 1754: unsigned :1;
[; ;pic18f26j50.h: 1755: unsigned EPINEN13 :1;
[; ;pic18f26j50.h: 1756: };
[; ;pic18f26j50.h: 1757: struct {
[; ;pic18f26j50.h: 1758: unsigned :2;
[; ;pic18f26j50.h: 1759: unsigned EPOUTEN13 :1;
[; ;pic18f26j50.h: 1760: };
[; ;pic18f26j50.h: 1761: struct {
[; ;pic18f26j50.h: 1762: unsigned EPSTALL13 :1;
[; ;pic18f26j50.h: 1763: };
[; ;pic18f26j50.h: 1764: } UEP13bits_t;
[; ;pic18f26j50.h: 1765: extern volatile UEP13bits_t UEP13bits @ 0xF33;
[; ;pic18f26j50.h: 1819: extern volatile unsigned char UEP14 @ 0xF34;
"1821
[; ;pic18f26j50.h: 1821: asm("UEP14 equ 0F34h");
[; <" UEP14 equ 0F34h ;# ">
[; ;pic18f26j50.h: 1824: typedef union {
[; ;pic18f26j50.h: 1825: struct {
[; ;pic18f26j50.h: 1826: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1827: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1828: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1829: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1830: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1831: };
[; ;pic18f26j50.h: 1832: struct {
[; ;pic18f26j50.h: 1833: unsigned :3;
[; ;pic18f26j50.h: 1834: unsigned EPCONDIS14 :1;
[; ;pic18f26j50.h: 1835: };
[; ;pic18f26j50.h: 1836: struct {
[; ;pic18f26j50.h: 1837: unsigned :4;
[; ;pic18f26j50.h: 1838: unsigned EPHSHK14 :1;
[; ;pic18f26j50.h: 1839: };
[; ;pic18f26j50.h: 1840: struct {
[; ;pic18f26j50.h: 1841: unsigned :1;
[; ;pic18f26j50.h: 1842: unsigned EPINEN14 :1;
[; ;pic18f26j50.h: 1843: };
[; ;pic18f26j50.h: 1844: struct {
[; ;pic18f26j50.h: 1845: unsigned :2;
[; ;pic18f26j50.h: 1846: unsigned EPOUTEN14 :1;
[; ;pic18f26j50.h: 1847: };
[; ;pic18f26j50.h: 1848: struct {
[; ;pic18f26j50.h: 1849: unsigned EPSTALL14 :1;
[; ;pic18f26j50.h: 1850: };
[; ;pic18f26j50.h: 1851: } UEP14bits_t;
[; ;pic18f26j50.h: 1852: extern volatile UEP14bits_t UEP14bits @ 0xF34;
[; ;pic18f26j50.h: 1906: extern volatile unsigned char UEP15 @ 0xF35;
"1908
[; ;pic18f26j50.h: 1908: asm("UEP15 equ 0F35h");
[; <" UEP15 equ 0F35h ;# ">
[; ;pic18f26j50.h: 1911: typedef union {
[; ;pic18f26j50.h: 1912: struct {
[; ;pic18f26j50.h: 1913: unsigned EPSTALL :1;
[; ;pic18f26j50.h: 1914: unsigned EPINEN :1;
[; ;pic18f26j50.h: 1915: unsigned EPOUTEN :1;
[; ;pic18f26j50.h: 1916: unsigned EPCONDIS :1;
[; ;pic18f26j50.h: 1917: unsigned EPHSHK :1;
[; ;pic18f26j50.h: 1918: };
[; ;pic18f26j50.h: 1919: struct {
[; ;pic18f26j50.h: 1920: unsigned :3;
[; ;pic18f26j50.h: 1921: unsigned EPCONDIS15 :1;
[; ;pic18f26j50.h: 1922: };
[; ;pic18f26j50.h: 1923: struct {
[; ;pic18f26j50.h: 1924: unsigned :4;
[; ;pic18f26j50.h: 1925: unsigned EPHSHK15 :1;
[; ;pic18f26j50.h: 1926: };
[; ;pic18f26j50.h: 1927: struct {
[; ;pic18f26j50.h: 1928: unsigned :1;
[; ;pic18f26j50.h: 1929: unsigned EPINEN15 :1;
[; ;pic18f26j50.h: 1930: };
[; ;pic18f26j50.h: 1931: struct {
[; ;pic18f26j50.h: 1932: unsigned :2;
[; ;pic18f26j50.h: 1933: unsigned EPOUTEN15 :1;
[; ;pic18f26j50.h: 1934: };
[; ;pic18f26j50.h: 1935: struct {
[; ;pic18f26j50.h: 1936: unsigned EPSTALL15 :1;
[; ;pic18f26j50.h: 1937: };
[; ;pic18f26j50.h: 1938: } UEP15bits_t;
[; ;pic18f26j50.h: 1939: extern volatile UEP15bits_t UEP15bits @ 0xF35;
[; ;pic18f26j50.h: 1993: extern volatile unsigned char UIE @ 0xF36;
"1995
[; ;pic18f26j50.h: 1995: asm("UIE equ 0F36h");
[; <" UIE equ 0F36h ;# ">
[; ;pic18f26j50.h: 1998: typedef union {
[; ;pic18f26j50.h: 1999: struct {
[; ;pic18f26j50.h: 2000: unsigned URSTIE :1;
[; ;pic18f26j50.h: 2001: unsigned UERRIE :1;
[; ;pic18f26j50.h: 2002: unsigned ACTVIE :1;
[; ;pic18f26j50.h: 2003: unsigned TRNIE :1;
[; ;pic18f26j50.h: 2004: unsigned IDLEIE :1;
[; ;pic18f26j50.h: 2005: unsigned STALLIE :1;
[; ;pic18f26j50.h: 2006: unsigned SOFIE :1;
[; ;pic18f26j50.h: 2007: };
[; ;pic18f26j50.h: 2008: } UIEbits_t;
[; ;pic18f26j50.h: 2009: extern volatile UIEbits_t UIEbits @ 0xF36;
[; ;pic18f26j50.h: 2048: extern volatile unsigned char UEIE @ 0xF37;
"2050
[; ;pic18f26j50.h: 2050: asm("UEIE equ 0F37h");
[; <" UEIE equ 0F37h ;# ">
[; ;pic18f26j50.h: 2053: typedef union {
[; ;pic18f26j50.h: 2054: struct {
[; ;pic18f26j50.h: 2055: unsigned PIDEE :1;
[; ;pic18f26j50.h: 2056: unsigned CRC5EE :1;
[; ;pic18f26j50.h: 2057: unsigned CRC16EE :1;
[; ;pic18f26j50.h: 2058: unsigned DFN8EE :1;
[; ;pic18f26j50.h: 2059: unsigned BTOEE :1;
[; ;pic18f26j50.h: 2060: unsigned :2;
[; ;pic18f26j50.h: 2061: unsigned BTSEE :1;
[; ;pic18f26j50.h: 2062: };
[; ;pic18f26j50.h: 2063: } UEIEbits_t;
[; ;pic18f26j50.h: 2064: extern volatile UEIEbits_t UEIEbits @ 0xF37;
[; ;pic18f26j50.h: 2098: extern volatile unsigned char UADDR @ 0xF38;
"2100
[; ;pic18f26j50.h: 2100: asm("UADDR equ 0F38h");
[; <" UADDR equ 0F38h ;# ">
[; ;pic18f26j50.h: 2103: typedef union {
[; ;pic18f26j50.h: 2104: struct {
[; ;pic18f26j50.h: 2105: unsigned ADDR :7;
[; ;pic18f26j50.h: 2106: };
[; ;pic18f26j50.h: 2107: struct {
[; ;pic18f26j50.h: 2108: unsigned ADDR0 :1;
[; ;pic18f26j50.h: 2109: unsigned ADDR1 :1;
[; ;pic18f26j50.h: 2110: unsigned ADDR2 :1;
[; ;pic18f26j50.h: 2111: unsigned ADDR3 :1;
[; ;pic18f26j50.h: 2112: unsigned ADDR4 :1;
[; ;pic18f26j50.h: 2113: unsigned ADDR5 :1;
[; ;pic18f26j50.h: 2114: unsigned ADDR6 :1;
[; ;pic18f26j50.h: 2115: };
[; ;pic18f26j50.h: 2116: } UADDRbits_t;
[; ;pic18f26j50.h: 2117: extern volatile UADDRbits_t UADDRbits @ 0xF38;
[; ;pic18f26j50.h: 2161: extern volatile unsigned char UCFG @ 0xF39;
"2163
[; ;pic18f26j50.h: 2163: asm("UCFG equ 0F39h");
[; <" UCFG equ 0F39h ;# ">
[; ;pic18f26j50.h: 2166: typedef union {
[; ;pic18f26j50.h: 2167: struct {
[; ;pic18f26j50.h: 2168: unsigned PPB0 :1;
[; ;pic18f26j50.h: 2169: unsigned PPB1 :1;
[; ;pic18f26j50.h: 2170: unsigned FSEN :1;
[; ;pic18f26j50.h: 2171: unsigned UTRDIS :1;
[; ;pic18f26j50.h: 2172: unsigned UPUEN :1;
[; ;pic18f26j50.h: 2173: unsigned :1;
[; ;pic18f26j50.h: 2174: unsigned UOEMON :1;
[; ;pic18f26j50.h: 2175: unsigned UTEYE :1;
[; ;pic18f26j50.h: 2176: };
[; ;pic18f26j50.h: 2177: struct {
[; ;pic18f26j50.h: 2178: unsigned UPP0 :1;
[; ;pic18f26j50.h: 2179: };
[; ;pic18f26j50.h: 2180: struct {
[; ;pic18f26j50.h: 2181: unsigned :1;
[; ;pic18f26j50.h: 2182: unsigned UPP1 :1;
[; ;pic18f26j50.h: 2183: };
[; ;pic18f26j50.h: 2184: } UCFGbits_t;
[; ;pic18f26j50.h: 2185: extern volatile UCFGbits_t UCFGbits @ 0xF39;
[; ;pic18f26j50.h: 2234: extern volatile unsigned char PADCFG1 @ 0xF3C;
"2236
[; ;pic18f26j50.h: 2236: asm("PADCFG1 equ 0F3Ch");
[; <" PADCFG1 equ 0F3Ch ;# ">
[; ;pic18f26j50.h: 2239: typedef union {
[; ;pic18f26j50.h: 2240: struct {
[; ;pic18f26j50.h: 2241: unsigned PMPTTL :1;
[; ;pic18f26j50.h: 2242: unsigned RTSECSEL0 :1;
[; ;pic18f26j50.h: 2243: unsigned RTSECSEL1 :1;
[; ;pic18f26j50.h: 2244: };
[; ;pic18f26j50.h: 2245: } PADCFG1bits_t;
[; ;pic18f26j50.h: 2246: extern volatile PADCFG1bits_t PADCFG1bits @ 0xF3C;
[; ;pic18f26j50.h: 2265: extern volatile unsigned char REFOCON @ 0xF3D;
"2267
[; ;pic18f26j50.h: 2267: asm("REFOCON equ 0F3Dh");
[; <" REFOCON equ 0F3Dh ;# ">
[; ;pic18f26j50.h: 2270: typedef union {
[; ;pic18f26j50.h: 2271: struct {
[; ;pic18f26j50.h: 2272: unsigned RODIV :4;
[; ;pic18f26j50.h: 2273: unsigned ROSEL :1;
[; ;pic18f26j50.h: 2274: unsigned ROSSLP :1;
[; ;pic18f26j50.h: 2275: unsigned :1;
[; ;pic18f26j50.h: 2276: unsigned ROON :1;
[; ;pic18f26j50.h: 2277: };
[; ;pic18f26j50.h: 2278: struct {
[; ;pic18f26j50.h: 2279: unsigned RODIV0 :1;
[; ;pic18f26j50.h: 2280: unsigned RODIV1 :1;
[; ;pic18f26j50.h: 2281: unsigned RODIV2 :1;
[; ;pic18f26j50.h: 2282: unsigned RODIV3 :1;
[; ;pic18f26j50.h: 2283: };
[; ;pic18f26j50.h: 2284: } REFOCONbits_t;
[; ;pic18f26j50.h: 2285: extern volatile REFOCONbits_t REFOCONbits @ 0xF3D;
[; ;pic18f26j50.h: 2329: extern volatile unsigned char RTCCAL @ 0xF3E;
"2331
[; ;pic18f26j50.h: 2331: asm("RTCCAL equ 0F3Eh");
[; <" RTCCAL equ 0F3Eh ;# ">
[; ;pic18f26j50.h: 2334: typedef union {
[; ;pic18f26j50.h: 2335: struct {
[; ;pic18f26j50.h: 2336: unsigned CAL :8;
[; ;pic18f26j50.h: 2337: };
[; ;pic18f26j50.h: 2338: struct {
[; ;pic18f26j50.h: 2339: unsigned CAL0 :1;
[; ;pic18f26j50.h: 2340: unsigned CAL1 :1;
[; ;pic18f26j50.h: 2341: unsigned CAL2 :1;
[; ;pic18f26j50.h: 2342: unsigned CAL3 :1;
[; ;pic18f26j50.h: 2343: unsigned CAL4 :1;
[; ;pic18f26j50.h: 2344: unsigned CAL5 :1;
[; ;pic18f26j50.h: 2345: unsigned CAL6 :1;
[; ;pic18f26j50.h: 2346: unsigned CAL7 :1;
[; ;pic18f26j50.h: 2347: };
[; ;pic18f26j50.h: 2348: } RTCCALbits_t;
[; ;pic18f26j50.h: 2349: extern volatile RTCCALbits_t RTCCALbits @ 0xF3E;
[; ;pic18f26j50.h: 2398: extern volatile unsigned char RTCCFG @ 0xF3F;
"2400
[; ;pic18f26j50.h: 2400: asm("RTCCFG equ 0F3Fh");
[; <" RTCCFG equ 0F3Fh ;# ">
[; ;pic18f26j50.h: 2403: typedef union {
[; ;pic18f26j50.h: 2404: struct {
[; ;pic18f26j50.h: 2405: unsigned RTCPTR0 :1;
[; ;pic18f26j50.h: 2406: unsigned RTCPTR1 :1;
[; ;pic18f26j50.h: 2407: unsigned RTCOE :1;
[; ;pic18f26j50.h: 2408: unsigned HALFSEC :1;
[; ;pic18f26j50.h: 2409: unsigned RTCSYNC :1;
[; ;pic18f26j50.h: 2410: unsigned RTCWREN :1;
[; ;pic18f26j50.h: 2411: unsigned :1;
[; ;pic18f26j50.h: 2412: unsigned RTCEN :1;
[; ;pic18f26j50.h: 2413: };
[; ;pic18f26j50.h: 2414: } RTCCFGbits_t;
[; ;pic18f26j50.h: 2415: extern volatile RTCCFGbits_t RTCCFGbits @ 0xF3F;
[; ;pic18f26j50.h: 2454: extern volatile unsigned char ODCON3 @ 0xF40;
"2456
[; ;pic18f26j50.h: 2456: asm("ODCON3 equ 0F40h");
[; <" ODCON3 equ 0F40h ;# ">
[; ;pic18f26j50.h: 2459: typedef union {
[; ;pic18f26j50.h: 2460: struct {
[; ;pic18f26j50.h: 2461: unsigned SPI1OD :1;
[; ;pic18f26j50.h: 2462: unsigned SPI2OD :1;
[; ;pic18f26j50.h: 2463: };
[; ;pic18f26j50.h: 2464: } ODCON3bits_t;
[; ;pic18f26j50.h: 2465: extern volatile ODCON3bits_t ODCON3bits @ 0xF40;
[; ;pic18f26j50.h: 2479: extern volatile unsigned char ODCON2 @ 0xF41;
"2481
[; ;pic18f26j50.h: 2481: asm("ODCON2 equ 0F41h");
[; <" ODCON2 equ 0F41h ;# ">
[; ;pic18f26j50.h: 2484: typedef union {
[; ;pic18f26j50.h: 2485: struct {
[; ;pic18f26j50.h: 2486: unsigned U1OD :1;
[; ;pic18f26j50.h: 2487: unsigned U2OD :1;
[; ;pic18f26j50.h: 2488: };
[; ;pic18f26j50.h: 2489: } ODCON2bits_t;
[; ;pic18f26j50.h: 2490: extern volatile ODCON2bits_t ODCON2bits @ 0xF41;
[; ;pic18f26j50.h: 2504: extern volatile unsigned char ODCON1 @ 0xF42;
"2506
[; ;pic18f26j50.h: 2506: asm("ODCON1 equ 0F42h");
[; <" ODCON1 equ 0F42h ;# ">
[; ;pic18f26j50.h: 2509: typedef union {
[; ;pic18f26j50.h: 2510: struct {
[; ;pic18f26j50.h: 2511: unsigned ECCP1OD :1;
[; ;pic18f26j50.h: 2512: unsigned ECCP2OD :1;
[; ;pic18f26j50.h: 2513: };
[; ;pic18f26j50.h: 2514: } ODCON1bits_t;
[; ;pic18f26j50.h: 2515: extern volatile ODCON1bits_t ODCON1bits @ 0xF42;
[; ;pic18f26j50.h: 2529: extern volatile unsigned char ANCON0 @ 0xF48;
"2531
[; ;pic18f26j50.h: 2531: asm("ANCON0 equ 0F48h");
[; <" ANCON0 equ 0F48h ;# ">
[; ;pic18f26j50.h: 2534: typedef union {
[; ;pic18f26j50.h: 2535: struct {
[; ;pic18f26j50.h: 2536: unsigned PCFG0 :1;
[; ;pic18f26j50.h: 2537: unsigned PCFG1 :1;
[; ;pic18f26j50.h: 2538: unsigned PCFG2 :1;
[; ;pic18f26j50.h: 2539: unsigned PCFG3 :1;
[; ;pic18f26j50.h: 2540: unsigned PCFG4 :1;
[; ;pic18f26j50.h: 2541: };
[; ;pic18f26j50.h: 2542: } ANCON0bits_t;
[; ;pic18f26j50.h: 2543: extern volatile ANCON0bits_t ANCON0bits @ 0xF48;
[; ;pic18f26j50.h: 2572: extern volatile unsigned char ANCON1 @ 0xF49;
"2574
[; ;pic18f26j50.h: 2574: asm("ANCON1 equ 0F49h");
[; <" ANCON1 equ 0F49h ;# ">
[; ;pic18f26j50.h: 2577: typedef union {
[; ;pic18f26j50.h: 2578: struct {
[; ;pic18f26j50.h: 2579: unsigned PCFG8 :1;
[; ;pic18f26j50.h: 2580: unsigned PCFG9 :1;
[; ;pic18f26j50.h: 2581: unsigned PCFG10 :1;
[; ;pic18f26j50.h: 2582: unsigned PCFG11 :1;
[; ;pic18f26j50.h: 2583: unsigned PCFG12 :1;
[; ;pic18f26j50.h: 2584: unsigned :1;
[; ;pic18f26j50.h: 2585: unsigned VBG2EN :1;
[; ;pic18f26j50.h: 2586: unsigned VBGEN :1;
[; ;pic18f26j50.h: 2587: };
[; ;pic18f26j50.h: 2588: struct {
[; ;pic18f26j50.h: 2589: unsigned :6;
[; ;pic18f26j50.h: 2590: unsigned PCFG14 :1;
[; ;pic18f26j50.h: 2591: };
[; ;pic18f26j50.h: 2592: struct {
[; ;pic18f26j50.h: 2593: unsigned :7;
[; ;pic18f26j50.h: 2594: unsigned PCFG15 :1;
[; ;pic18f26j50.h: 2595: };
[; ;pic18f26j50.h: 2596: } ANCON1bits_t;
[; ;pic18f26j50.h: 2597: extern volatile ANCON1bits_t ANCON1bits @ 0xF49;
[; ;pic18f26j50.h: 2646: extern volatile unsigned char DSWAKEL @ 0xF4A;
"2648
[; ;pic18f26j50.h: 2648: asm("DSWAKEL equ 0F4Ah");
[; <" DSWAKEL equ 0F4Ah ;# ">
[; ;pic18f26j50.h: 2651: typedef union {
[; ;pic18f26j50.h: 2652: struct {
[; ;pic18f26j50.h: 2653: unsigned DSPOR :1;
[; ;pic18f26j50.h: 2654: unsigned :1;
[; ;pic18f26j50.h: 2655: unsigned DSMCLR :1;
[; ;pic18f26j50.h: 2656: unsigned DSRTC :1;
[; ;pic18f26j50.h: 2657: unsigned DSWDT :1;
[; ;pic18f26j50.h: 2658: unsigned DSULP :1;
[; ;pic18f26j50.h: 2659: unsigned :1;
[; ;pic18f26j50.h: 2660: unsigned DSFLT :1;
[; ;pic18f26j50.h: 2661: };
[; ;pic18f26j50.h: 2662: } DSWAKELbits_t;
[; ;pic18f26j50.h: 2663: extern volatile DSWAKELbits_t DSWAKELbits @ 0xF4A;
[; ;pic18f26j50.h: 2697: extern volatile unsigned char DSWAKEH @ 0xF4B;
"2699
[; ;pic18f26j50.h: 2699: asm("DSWAKEH equ 0F4Bh");
[; <" DSWAKEH equ 0F4Bh ;# ">
[; ;pic18f26j50.h: 2702: typedef union {
[; ;pic18f26j50.h: 2703: struct {
[; ;pic18f26j50.h: 2704: unsigned DSINT0 :1;
[; ;pic18f26j50.h: 2705: };
[; ;pic18f26j50.h: 2706: } DSWAKEHbits_t;
[; ;pic18f26j50.h: 2707: extern volatile DSWAKEHbits_t DSWAKEHbits @ 0xF4B;
[; ;pic18f26j50.h: 2716: extern volatile unsigned char DSCONL @ 0xF4C;
"2718
[; ;pic18f26j50.h: 2718: asm("DSCONL equ 0F4Ch");
[; <" DSCONL equ 0F4Ch ;# ">
[; ;pic18f26j50.h: 2721: typedef union {
[; ;pic18f26j50.h: 2722: struct {
[; ;pic18f26j50.h: 2723: unsigned RELEASE :1;
[; ;pic18f26j50.h: 2724: unsigned DSBOR :1;
[; ;pic18f26j50.h: 2725: unsigned ULPWDIS :1;
[; ;pic18f26j50.h: 2726: };
[; ;pic18f26j50.h: 2727: } DSCONLbits_t;
[; ;pic18f26j50.h: 2728: extern volatile DSCONLbits_t DSCONLbits @ 0xF4C;
[; ;pic18f26j50.h: 2747: extern volatile unsigned char DSCONH @ 0xF4D;
"2749
[; ;pic18f26j50.h: 2749: asm("DSCONH equ 0F4Dh");
[; <" DSCONH equ 0F4Dh ;# ">
[; ;pic18f26j50.h: 2752: typedef union {
[; ;pic18f26j50.h: 2753: struct {
[; ;pic18f26j50.h: 2754: unsigned RTCWDIS :1;
[; ;pic18f26j50.h: 2755: unsigned DSULPEN :1;
[; ;pic18f26j50.h: 2756: unsigned :5;
[; ;pic18f26j50.h: 2757: unsigned DSEN :1;
[; ;pic18f26j50.h: 2758: };
[; ;pic18f26j50.h: 2759: } DSCONHbits_t;
[; ;pic18f26j50.h: 2760: extern volatile DSCONHbits_t DSCONHbits @ 0xF4D;
[; ;pic18f26j50.h: 2779: extern volatile unsigned char DSGPR0 @ 0xF4E;
"2781
[; ;pic18f26j50.h: 2781: asm("DSGPR0 equ 0F4Eh");
[; <" DSGPR0 equ 0F4Eh ;# ">
[; ;pic18f26j50.h: 2784: typedef union {
[; ;pic18f26j50.h: 2785: struct {
[; ;pic18f26j50.h: 2786: unsigned DSGPR0 :8;
[; ;pic18f26j50.h: 2787: };
[; ;pic18f26j50.h: 2788: } DSGPR0bits_t;
[; ;pic18f26j50.h: 2789: extern volatile DSGPR0bits_t DSGPR0bits @ 0xF4E;
[; ;pic18f26j50.h: 2798: extern volatile unsigned char DSGPR1 @ 0xF4F;
"2800
[; ;pic18f26j50.h: 2800: asm("DSGPR1 equ 0F4Fh");
[; <" DSGPR1 equ 0F4Fh ;# ">
[; ;pic18f26j50.h: 2803: typedef union {
[; ;pic18f26j50.h: 2804: struct {
[; ;pic18f26j50.h: 2805: unsigned DSGPR1 :8;
[; ;pic18f26j50.h: 2806: };
[; ;pic18f26j50.h: 2807: } DSGPR1bits_t;
[; ;pic18f26j50.h: 2808: extern volatile DSGPR1bits_t DSGPR1bits @ 0xF4F;
[; ;pic18f26j50.h: 2817: extern volatile unsigned char TCLKCON @ 0xF52;
"2819
[; ;pic18f26j50.h: 2819: asm("TCLKCON equ 0F52h");
[; <" TCLKCON equ 0F52h ;# ">
[; ;pic18f26j50.h: 2822: typedef union {
[; ;pic18f26j50.h: 2823: struct {
[; ;pic18f26j50.h: 2824: unsigned T3CCP1 :1;
[; ;pic18f26j50.h: 2825: unsigned T3CCP2 :1;
[; ;pic18f26j50.h: 2826: unsigned :2;
[; ;pic18f26j50.h: 2827: unsigned T1RUN :1;
[; ;pic18f26j50.h: 2828: };
[; ;pic18f26j50.h: 2829: } TCLKCONbits_t;
[; ;pic18f26j50.h: 2830: extern volatile TCLKCONbits_t TCLKCONbits @ 0xF52;
[; ;pic18f26j50.h: 2849: extern volatile unsigned char CVRCON @ 0xF53;
"2851
[; ;pic18f26j50.h: 2851: asm("CVRCON equ 0F53h");
[; <" CVRCON equ 0F53h ;# ">
[; ;pic18f26j50.h: 2854: typedef union {
[; ;pic18f26j50.h: 2855: struct {
[; ;pic18f26j50.h: 2856: unsigned CVR :4;
[; ;pic18f26j50.h: 2857: unsigned CVRSS :1;
[; ;pic18f26j50.h: 2858: unsigned CVRR :1;
[; ;pic18f26j50.h: 2859: unsigned CVROE :1;
[; ;pic18f26j50.h: 2860: unsigned CVREN :1;
[; ;pic18f26j50.h: 2861: };
[; ;pic18f26j50.h: 2862: struct {
[; ;pic18f26j50.h: 2863: unsigned CVR0 :1;
[; ;pic18f26j50.h: 2864: unsigned CVR1 :1;
[; ;pic18f26j50.h: 2865: unsigned CVR2 :1;
[; ;pic18f26j50.h: 2866: unsigned CVR3 :1;
[; ;pic18f26j50.h: 2867: };
[; ;pic18f26j50.h: 2868: struct {
[; ;pic18f26j50.h: 2869: unsigned :6;
[; ;pic18f26j50.h: 2870: unsigned CVROEN :1;
[; ;pic18f26j50.h: 2871: };
[; ;pic18f26j50.h: 2872: } CVRCONbits_t;
[; ;pic18f26j50.h: 2873: extern volatile CVRCONbits_t CVRCONbits @ 0xF53;
[; ;pic18f26j50.h: 2927: extern volatile unsigned short UFRM @ 0xF60;
"2929
[; ;pic18f26j50.h: 2929: asm("UFRM equ 0F60h");
[; <" UFRM equ 0F60h ;# ">
[; ;pic18f26j50.h: 2933: extern volatile unsigned char UFRML @ 0xF60;
"2935
[; ;pic18f26j50.h: 2935: asm("UFRML equ 0F60h");
[; <" UFRML equ 0F60h ;# ">
[; ;pic18f26j50.h: 2938: typedef union {
[; ;pic18f26j50.h: 2939: struct {
[; ;pic18f26j50.h: 2940: unsigned FRM :8;
[; ;pic18f26j50.h: 2941: };
[; ;pic18f26j50.h: 2942: struct {
[; ;pic18f26j50.h: 2943: unsigned FRM0 :1;
[; ;pic18f26j50.h: 2944: unsigned FRM1 :1;
[; ;pic18f26j50.h: 2945: unsigned FRM2 :1;
[; ;pic18f26j50.h: 2946: unsigned FRM3 :1;
[; ;pic18f26j50.h: 2947: unsigned FRM4 :1;
[; ;pic18f26j50.h: 2948: unsigned FRM5 :1;
[; ;pic18f26j50.h: 2949: unsigned FRM6 :1;
[; ;pic18f26j50.h: 2950: unsigned FRM7 :1;
[; ;pic18f26j50.h: 2951: };
[; ;pic18f26j50.h: 2952: struct {
[; ;pic18f26j50.h: 2953: unsigned FRML :8;
[; ;pic18f26j50.h: 2954: };
[; ;pic18f26j50.h: 2955: } UFRMLbits_t;
[; ;pic18f26j50.h: 2956: extern volatile UFRMLbits_t UFRMLbits @ 0xF60;
[; ;pic18f26j50.h: 3010: extern volatile unsigned char UFRMH @ 0xF61;
"3012
[; ;pic18f26j50.h: 3012: asm("UFRMH equ 0F61h");
[; <" UFRMH equ 0F61h ;# ">
[; ;pic18f26j50.h: 3015: typedef union {
[; ;pic18f26j50.h: 3016: struct {
[; ;pic18f26j50.h: 3017: unsigned FRM :3;
[; ;pic18f26j50.h: 3018: };
[; ;pic18f26j50.h: 3019: struct {
[; ;pic18f26j50.h: 3020: unsigned FRM8 :1;
[; ;pic18f26j50.h: 3021: unsigned FRM9 :1;
[; ;pic18f26j50.h: 3022: unsigned FRM10 :1;
[; ;pic18f26j50.h: 3023: };
[; ;pic18f26j50.h: 3024: } UFRMHbits_t;
[; ;pic18f26j50.h: 3025: extern volatile UFRMHbits_t UFRMHbits @ 0xF61;
[; ;pic18f26j50.h: 3049: extern volatile unsigned char UIR @ 0xF62;
"3051
[; ;pic18f26j50.h: 3051: asm("UIR equ 0F62h");
[; <" UIR equ 0F62h ;# ">
[; ;pic18f26j50.h: 3054: typedef union {
[; ;pic18f26j50.h: 3055: struct {
[; ;pic18f26j50.h: 3056: unsigned URSTIF :1;
[; ;pic18f26j50.h: 3057: unsigned UERRIF :1;
[; ;pic18f26j50.h: 3058: unsigned ACTVIF :1;
[; ;pic18f26j50.h: 3059: unsigned TRNIF :1;
[; ;pic18f26j50.h: 3060: unsigned IDLEIF :1;
[; ;pic18f26j50.h: 3061: unsigned STALLIF :1;
[; ;pic18f26j50.h: 3062: unsigned SOFIF :1;
[; ;pic18f26j50.h: 3063: };
[; ;pic18f26j50.h: 3064: } UIRbits_t;
[; ;pic18f26j50.h: 3065: extern volatile UIRbits_t UIRbits @ 0xF62;
[; ;pic18f26j50.h: 3104: extern volatile unsigned char UEIR @ 0xF63;
"3106
[; ;pic18f26j50.h: 3106: asm("UEIR equ 0F63h");
[; <" UEIR equ 0F63h ;# ">
[; ;pic18f26j50.h: 3109: typedef union {
[; ;pic18f26j50.h: 3110: struct {
[; ;pic18f26j50.h: 3111: unsigned PIDEF :1;
[; ;pic18f26j50.h: 3112: unsigned CRC5EF :1;
[; ;pic18f26j50.h: 3113: unsigned CRC16EF :1;
[; ;pic18f26j50.h: 3114: unsigned DFN8EF :1;
[; ;pic18f26j50.h: 3115: unsigned BTOEF :1;
[; ;pic18f26j50.h: 3116: unsigned :2;
[; ;pic18f26j50.h: 3117: unsigned BTSEF :1;
[; ;pic18f26j50.h: 3118: };
[; ;pic18f26j50.h: 3119: } UEIRbits_t;
[; ;pic18f26j50.h: 3120: extern volatile UEIRbits_t UEIRbits @ 0xF63;
[; ;pic18f26j50.h: 3154: extern volatile unsigned char USTAT @ 0xF64;
"3156
[; ;pic18f26j50.h: 3156: asm("USTAT equ 0F64h");
[; <" USTAT equ 0F64h ;# ">
[; ;pic18f26j50.h: 3159: typedef union {
[; ;pic18f26j50.h: 3160: struct {
[; ;pic18f26j50.h: 3161: unsigned :1;
[; ;pic18f26j50.h: 3162: unsigned PPBI :1;
[; ;pic18f26j50.h: 3163: unsigned DIR :1;
[; ;pic18f26j50.h: 3164: unsigned ENDP :4;
[; ;pic18f26j50.h: 3165: };
[; ;pic18f26j50.h: 3166: struct {
[; ;pic18f26j50.h: 3167: unsigned :3;
[; ;pic18f26j50.h: 3168: unsigned ENDP0 :1;
[; ;pic18f26j50.h: 3169: unsigned ENDP1 :1;
[; ;pic18f26j50.h: 3170: unsigned ENDP2 :1;
[; ;pic18f26j50.h: 3171: unsigned ENDP3 :1;
[; ;pic18f26j50.h: 3172: };
[; ;pic18f26j50.h: 3173: } USTATbits_t;
[; ;pic18f26j50.h: 3174: extern volatile USTATbits_t USTATbits @ 0xF64;
[; ;pic18f26j50.h: 3213: extern volatile unsigned char UCON @ 0xF65;
"3215
[; ;pic18f26j50.h: 3215: asm("UCON equ 0F65h");
[; <" UCON equ 0F65h ;# ">
[; ;pic18f26j50.h: 3218: typedef union {
[; ;pic18f26j50.h: 3219: struct {
[; ;pic18f26j50.h: 3220: unsigned :1;
[; ;pic18f26j50.h: 3221: unsigned SUSPND :1;
[; ;pic18f26j50.h: 3222: unsigned RESUME :1;
[; ;pic18f26j50.h: 3223: unsigned USBEN :1;
[; ;pic18f26j50.h: 3224: unsigned PKTDIS :1;
[; ;pic18f26j50.h: 3225: unsigned SE0 :1;
[; ;pic18f26j50.h: 3226: unsigned PPBRST :1;
[; ;pic18f26j50.h: 3227: };
[; ;pic18f26j50.h: 3228: } UCONbits_t;
[; ;pic18f26j50.h: 3229: extern volatile UCONbits_t UCONbits @ 0xF65;
[; ;pic18f26j50.h: 3263: extern volatile unsigned char DMABCH @ 0xF66;
"3265
[; ;pic18f26j50.h: 3265: asm("DMABCH equ 0F66h");
[; <" DMABCH equ 0F66h ;# ">
[; ;pic18f26j50.h: 3268: typedef union {
[; ;pic18f26j50.h: 3269: struct {
[; ;pic18f26j50.h: 3270: unsigned DMACNTHB :2;
[; ;pic18f26j50.h: 3271: };
[; ;pic18f26j50.h: 3272: } DMABCHbits_t;
[; ;pic18f26j50.h: 3273: extern volatile DMABCHbits_t DMABCHbits @ 0xF66;
[; ;pic18f26j50.h: 3282: extern volatile unsigned char DMABCL @ 0xF67;
"3284
[; ;pic18f26j50.h: 3284: asm("DMABCL equ 0F67h");
[; <" DMABCL equ 0F67h ;# ">
[; ;pic18f26j50.h: 3287: typedef union {
[; ;pic18f26j50.h: 3288: struct {
[; ;pic18f26j50.h: 3289: unsigned DMACNTLB :8;
[; ;pic18f26j50.h: 3290: };
[; ;pic18f26j50.h: 3291: } DMABCLbits_t;
[; ;pic18f26j50.h: 3292: extern volatile DMABCLbits_t DMABCLbits @ 0xF67;
[; ;pic18f26j50.h: 3301: extern volatile unsigned char RXADDRH @ 0xF68;
"3303
[; ;pic18f26j50.h: 3303: asm("RXADDRH equ 0F68h");
[; <" RXADDRH equ 0F68h ;# ">
[; ;pic18f26j50.h: 3306: typedef union {
[; ;pic18f26j50.h: 3307: struct {
[; ;pic18f26j50.h: 3308: unsigned DMARCPTRHB :4;
[; ;pic18f26j50.h: 3309: };
[; ;pic18f26j50.h: 3310: } RXADDRHbits_t;
[; ;pic18f26j50.h: 3311: extern volatile RXADDRHbits_t RXADDRHbits @ 0xF68;
[; ;pic18f26j50.h: 3320: extern volatile unsigned char RXADDRL @ 0xF69;
"3322
[; ;pic18f26j50.h: 3322: asm("RXADDRL equ 0F69h");
[; <" RXADDRL equ 0F69h ;# ">
[; ;pic18f26j50.h: 3325: typedef union {
[; ;pic18f26j50.h: 3326: struct {
[; ;pic18f26j50.h: 3327: unsigned DMARCVPTRLB :8;
[; ;pic18f26j50.h: 3328: };
[; ;pic18f26j50.h: 3329: } RXADDRLbits_t;
[; ;pic18f26j50.h: 3330: extern volatile RXADDRLbits_t RXADDRLbits @ 0xF69;
[; ;pic18f26j50.h: 3339: extern volatile unsigned char TXADDRH @ 0xF6A;
"3341
[; ;pic18f26j50.h: 3341: asm("TXADDRH equ 0F6Ah");
[; <" TXADDRH equ 0F6Ah ;# ">
[; ;pic18f26j50.h: 3344: typedef union {
[; ;pic18f26j50.h: 3345: struct {
[; ;pic18f26j50.h: 3346: unsigned DMATXPTRHB :4;
[; ;pic18f26j50.h: 3347: };
[; ;pic18f26j50.h: 3348: } TXADDRHbits_t;
[; ;pic18f26j50.h: 3349: extern volatile TXADDRHbits_t TXADDRHbits @ 0xF6A;
[; ;pic18f26j50.h: 3358: extern volatile unsigned char TXADDRL @ 0xF6B;
"3360
[; ;pic18f26j50.h: 3360: asm("TXADDRL equ 0F6Bh");
[; <" TXADDRL equ 0F6Bh ;# ">
[; ;pic18f26j50.h: 3363: typedef union {
[; ;pic18f26j50.h: 3364: struct {
[; ;pic18f26j50.h: 3365: unsigned DMATXPTRLB :8;
[; ;pic18f26j50.h: 3366: };
[; ;pic18f26j50.h: 3367: } TXADDRLbits_t;
[; ;pic18f26j50.h: 3368: extern volatile TXADDRLbits_t TXADDRLbits @ 0xF6B;
[; ;pic18f26j50.h: 3377: extern volatile unsigned char CMSTAT @ 0xF70;
"3379
[; ;pic18f26j50.h: 3379: asm("CMSTAT equ 0F70h");
[; <" CMSTAT equ 0F70h ;# ">
[; ;pic18f26j50.h: 3382: extern volatile unsigned char CMSTATUS @ 0xF70;
"3384
[; ;pic18f26j50.h: 3384: asm("CMSTATUS equ 0F70h");
[; <" CMSTATUS equ 0F70h ;# ">
[; ;pic18f26j50.h: 3387: typedef union {
[; ;pic18f26j50.h: 3388: struct {
[; ;pic18f26j50.h: 3389: unsigned COUT1 :1;
[; ;pic18f26j50.h: 3390: unsigned COUT2 :1;
[; ;pic18f26j50.h: 3391: };
[; ;pic18f26j50.h: 3392: } CMSTATbits_t;
[; ;pic18f26j50.h: 3393: extern volatile CMSTATbits_t CMSTATbits @ 0xF70;
[; ;pic18f26j50.h: 3406: typedef union {
[; ;pic18f26j50.h: 3407: struct {
[; ;pic18f26j50.h: 3408: unsigned COUT1 :1;
[; ;pic18f26j50.h: 3409: unsigned COUT2 :1;
[; ;pic18f26j50.h: 3410: };
[; ;pic18f26j50.h: 3411: } CMSTATUSbits_t;
[; ;pic18f26j50.h: 3412: extern volatile CMSTATUSbits_t CMSTATUSbits @ 0xF70;
[; ;pic18f26j50.h: 3426: extern volatile unsigned char SSP2CON2 @ 0xF71;
"3428
[; ;pic18f26j50.h: 3428: asm("SSP2CON2 equ 0F71h");
[; <" SSP2CON2 equ 0F71h ;# ">
[; ;pic18f26j50.h: 3431: typedef union {
[; ;pic18f26j50.h: 3432: struct {
[; ;pic18f26j50.h: 3433: unsigned SEN :1;
[; ;pic18f26j50.h: 3434: unsigned RSEN :1;
[; ;pic18f26j50.h: 3435: unsigned PEN :1;
[; ;pic18f26j50.h: 3436: unsigned RCEN :1;
[; ;pic18f26j50.h: 3437: unsigned ACKEN :1;
[; ;pic18f26j50.h: 3438: unsigned ACKDT :1;
[; ;pic18f26j50.h: 3439: unsigned ACKSTAT :1;
[; ;pic18f26j50.h: 3440: unsigned GCEN :1;
[; ;pic18f26j50.h: 3441: };
[; ;pic18f26j50.h: 3442: struct {
[; ;pic18f26j50.h: 3443: unsigned :1;
[; ;pic18f26j50.h: 3444: unsigned ADMSK1 :1;
[; ;pic18f26j50.h: 3445: unsigned ADMSK2 :1;
[; ;pic18f26j50.h: 3446: unsigned ADMSK3 :1;
[; ;pic18f26j50.h: 3447: unsigned ADMSK4 :1;
[; ;pic18f26j50.h: 3448: unsigned ADMSK5 :1;
[; ;pic18f26j50.h: 3449: };
[; ;pic18f26j50.h: 3450: struct {
[; ;pic18f26j50.h: 3451: unsigned :5;
[; ;pic18f26j50.h: 3452: unsigned ACKDT2 :1;
[; ;pic18f26j50.h: 3453: };
[; ;pic18f26j50.h: 3454: struct {
[; ;pic18f26j50.h: 3455: unsigned :4;
[; ;pic18f26j50.h: 3456: unsigned ACKEN2 :1;
[; ;pic18f26j50.h: 3457: };
[; ;pic18f26j50.h: 3458: struct {
[; ;pic18f26j50.h: 3459: unsigned :6;
[; ;pic18f26j50.h: 3460: unsigned ACKSTAT2 :1;
[; ;pic18f26j50.h: 3461: };
[; ;pic18f26j50.h: 3462: struct {
[; ;pic18f26j50.h: 3463: unsigned :1;
[; ;pic18f26j50.h: 3464: unsigned ADMSK12 :1;
[; ;pic18f26j50.h: 3465: };
[; ;pic18f26j50.h: 3466: struct {
[; ;pic18f26j50.h: 3467: unsigned :2;
[; ;pic18f26j50.h: 3468: unsigned ADMSK22 :1;
[; ;pic18f26j50.h: 3469: };
[; ;pic18f26j50.h: 3470: struct {
[; ;pic18f26j50.h: 3471: unsigned :3;
[; ;pic18f26j50.h: 3472: unsigned ADMSK32 :1;
[; ;pic18f26j50.h: 3473: };
[; ;pic18f26j50.h: 3474: struct {
[; ;pic18f26j50.h: 3475: unsigned :4;
[; ;pic18f26j50.h: 3476: unsigned ADMSK42 :1;
[; ;pic18f26j50.h: 3477: };
[; ;pic18f26j50.h: 3478: struct {
[; ;pic18f26j50.h: 3479: unsigned :5;
[; ;pic18f26j50.h: 3480: unsigned ADMSK52 :1;
[; ;pic18f26j50.h: 3481: };
[; ;pic18f26j50.h: 3482: struct {
[; ;pic18f26j50.h: 3483: unsigned :7;
[; ;pic18f26j50.h: 3484: unsigned GCEN2 :1;
[; ;pic18f26j50.h: 3485: };
[; ;pic18f26j50.h: 3486: struct {
[; ;pic18f26j50.h: 3487: unsigned :2;
[; ;pic18f26j50.h: 3488: unsigned PEN2 :1;
[; ;pic18f26j50.h: 3489: };
[; ;pic18f26j50.h: 3490: struct {
[; ;pic18f26j50.h: 3491: unsigned :3;
[; ;pic18f26j50.h: 3492: unsigned RCEN2 :1;
[; ;pic18f26j50.h: 3493: };
[; ;pic18f26j50.h: 3494: struct {
[; ;pic18f26j50.h: 3495: unsigned :1;
[; ;pic18f26j50.h: 3496: unsigned RSEN2 :1;
[; ;pic18f26j50.h: 3497: };
[; ;pic18f26j50.h: 3498: struct {
[; ;pic18f26j50.h: 3499: unsigned SEN2 :1;
[; ;pic18f26j50.h: 3500: };
[; ;pic18f26j50.h: 3501: } SSP2CON2bits_t;
[; ;pic18f26j50.h: 3502: extern volatile SSP2CON2bits_t SSP2CON2bits @ 0xF71;
[; ;pic18f26j50.h: 3636: extern volatile unsigned char SSP2CON1 @ 0xF72;
"3638
[; ;pic18f26j50.h: 3638: asm("SSP2CON1 equ 0F72h");
[; <" SSP2CON1 equ 0F72h ;# ">
[; ;pic18f26j50.h: 3641: typedef union {
[; ;pic18f26j50.h: 3642: struct {
[; ;pic18f26j50.h: 3643: unsigned SSPM :4;
[; ;pic18f26j50.h: 3644: unsigned CKP :1;
[; ;pic18f26j50.h: 3645: unsigned SSPEN :1;
[; ;pic18f26j50.h: 3646: unsigned SSPOV :1;
[; ;pic18f26j50.h: 3647: unsigned WCOL :1;
[; ;pic18f26j50.h: 3648: };
[; ;pic18f26j50.h: 3649: struct {
[; ;pic18f26j50.h: 3650: unsigned SSPM0 :1;
[; ;pic18f26j50.h: 3651: unsigned SSPM1 :1;
[; ;pic18f26j50.h: 3652: unsigned SSPM2 :1;
[; ;pic18f26j50.h: 3653: unsigned SSPM3 :1;
[; ;pic18f26j50.h: 3654: };
[; ;pic18f26j50.h: 3655: struct {
[; ;pic18f26j50.h: 3656: unsigned :4;
[; ;pic18f26j50.h: 3657: unsigned CKP2 :1;
[; ;pic18f26j50.h: 3658: };
[; ;pic18f26j50.h: 3659: struct {
[; ;pic18f26j50.h: 3660: unsigned :5;
[; ;pic18f26j50.h: 3661: unsigned SSPEN2 :1;
[; ;pic18f26j50.h: 3662: };
[; ;pic18f26j50.h: 3663: struct {
[; ;pic18f26j50.h: 3664: unsigned SSPM02 :1;
[; ;pic18f26j50.h: 3665: };
[; ;pic18f26j50.h: 3666: struct {
[; ;pic18f26j50.h: 3667: unsigned :1;
[; ;pic18f26j50.h: 3668: unsigned SSPM12 :1;
[; ;pic18f26j50.h: 3669: };
[; ;pic18f26j50.h: 3670: struct {
[; ;pic18f26j50.h: 3671: unsigned :2;
[; ;pic18f26j50.h: 3672: unsigned SSPM22 :1;
[; ;pic18f26j50.h: 3673: };
[; ;pic18f26j50.h: 3674: struct {
[; ;pic18f26j50.h: 3675: unsigned :3;
[; ;pic18f26j50.h: 3676: unsigned SSPM32 :1;
[; ;pic18f26j50.h: 3677: };
[; ;pic18f26j50.h: 3678: struct {
[; ;pic18f26j50.h: 3679: unsigned :6;
[; ;pic18f26j50.h: 3680: unsigned SSPOV2 :1;
[; ;pic18f26j50.h: 3681: };
[; ;pic18f26j50.h: 3682: struct {
[; ;pic18f26j50.h: 3683: unsigned :7;
[; ;pic18f26j50.h: 3684: unsigned WCOL2 :1;
[; ;pic18f26j50.h: 3685: };
[; ;pic18f26j50.h: 3686: } SSP2CON1bits_t;
[; ;pic18f26j50.h: 3687: extern volatile SSP2CON1bits_t SSP2CON1bits @ 0xF72;
[; ;pic18f26j50.h: 3776: extern volatile unsigned char SSP2STAT @ 0xF73;
"3778
[; ;pic18f26j50.h: 3778: asm("SSP2STAT equ 0F73h");
[; <" SSP2STAT equ 0F73h ;# ">
[; ;pic18f26j50.h: 3781: typedef union {
[; ;pic18f26j50.h: 3782: struct {
[; ;pic18f26j50.h: 3783: unsigned :2;
[; ;pic18f26j50.h: 3784: unsigned R_NOT_W :1;
[; ;pic18f26j50.h: 3785: };
[; ;pic18f26j50.h: 3786: struct {
[; ;pic18f26j50.h: 3787: unsigned :5;
[; ;pic18f26j50.h: 3788: unsigned D_NOT_A :1;
[; ;pic18f26j50.h: 3789: };
[; ;pic18f26j50.h: 3790: struct {
[; ;pic18f26j50.h: 3791: unsigned BF :1;
[; ;pic18f26j50.h: 3792: unsigned UA :1;
[; ;pic18f26j50.h: 3793: unsigned R_nW :1;
[; ;pic18f26j50.h: 3794: unsigned S :1;
[; ;pic18f26j50.h: 3795: unsigned P :1;
[; ;pic18f26j50.h: 3796: unsigned D_nA :1;
[; ;pic18f26j50.h: 3797: unsigned CKE :1;
[; ;pic18f26j50.h: 3798: unsigned SMP :1;
[; ;pic18f26j50.h: 3799: };
[; ;pic18f26j50.h: 3800: struct {
[; ;pic18f26j50.h: 3801: unsigned BF2 :1;
[; ;pic18f26j50.h: 3802: };
[; ;pic18f26j50.h: 3803: struct {
[; ;pic18f26j50.h: 3804: unsigned :6;
[; ;pic18f26j50.h: 3805: unsigned CKE2 :1;
[; ;pic18f26j50.h: 3806: };
[; ;pic18f26j50.h: 3807: struct {
[; ;pic18f26j50.h: 3808: unsigned :5;
[; ;pic18f26j50.h: 3809: unsigned DA2 :1;
[; ;pic18f26j50.h: 3810: };
[; ;pic18f26j50.h: 3811: struct {
[; ;pic18f26j50.h: 3812: unsigned :5;
[; ;pic18f26j50.h: 3813: unsigned DATA_ADDRESS2 :1;
[; ;pic18f26j50.h: 3814: };
[; ;pic18f26j50.h: 3815: struct {
[; ;pic18f26j50.h: 3816: unsigned :5;
[; ;pic18f26j50.h: 3817: unsigned D_A2 :1;
[; ;pic18f26j50.h: 3818: };
[; ;pic18f26j50.h: 3819: struct {
[; ;pic18f26j50.h: 3820: unsigned :5;
[; ;pic18f26j50.h: 3821: unsigned D_nA2 :1;
[; ;pic18f26j50.h: 3822: };
[; ;pic18f26j50.h: 3823: struct {
[; ;pic18f26j50.h: 3824: unsigned :5;
[; ;pic18f26j50.h: 3825: unsigned I2C_DAT2 :1;
[; ;pic18f26j50.h: 3826: };
[; ;pic18f26j50.h: 3827: struct {
[; ;pic18f26j50.h: 3828: unsigned :2;
[; ;pic18f26j50.h: 3829: unsigned I2C_READ2 :1;
[; ;pic18f26j50.h: 3830: };
[; ;pic18f26j50.h: 3831: struct {
[; ;pic18f26j50.h: 3832: unsigned :3;
[; ;pic18f26j50.h: 3833: unsigned I2C_START2 :1;
[; ;pic18f26j50.h: 3834: };
[; ;pic18f26j50.h: 3835: struct {
[; ;pic18f26j50.h: 3836: unsigned :4;
[; ;pic18f26j50.h: 3837: unsigned I2C_STOP2 :1;
[; ;pic18f26j50.h: 3838: };
[; ;pic18f26j50.h: 3839: struct {
[; ;pic18f26j50.h: 3840: unsigned :4;
[; ;pic18f26j50.h: 3841: unsigned P2 :1;
[; ;pic18f26j50.h: 3842: };
[; ;pic18f26j50.h: 3843: struct {
[; ;pic18f26j50.h: 3844: unsigned :2;
[; ;pic18f26j50.h: 3845: unsigned READ_WRITE2 :1;
[; ;pic18f26j50.h: 3846: };
[; ;pic18f26j50.h: 3847: struct {
[; ;pic18f26j50.h: 3848: unsigned :2;
[; ;pic18f26j50.h: 3849: unsigned RW2 :1;
[; ;pic18f26j50.h: 3850: };
[; ;pic18f26j50.h: 3851: struct {
[; ;pic18f26j50.h: 3852: unsigned :2;
[; ;pic18f26j50.h: 3853: unsigned R_W2 :1;
[; ;pic18f26j50.h: 3854: };
[; ;pic18f26j50.h: 3855: struct {
[; ;pic18f26j50.h: 3856: unsigned :2;
[; ;pic18f26j50.h: 3857: unsigned R_nW2 :1;
[; ;pic18f26j50.h: 3858: };
[; ;pic18f26j50.h: 3859: struct {
[; ;pic18f26j50.h: 3860: unsigned :3;
[; ;pic18f26j50.h: 3861: unsigned S2 :1;
[; ;pic18f26j50.h: 3862: };
[; ;pic18f26j50.h: 3863: struct {
[; ;pic18f26j50.h: 3864: unsigned :7;
[; ;pic18f26j50.h: 3865: unsigned SMP2 :1;
[; ;pic18f26j50.h: 3866: };
[; ;pic18f26j50.h: 3867: struct {
[; ;pic18f26j50.h: 3868: unsigned :3;
[; ;pic18f26j50.h: 3869: unsigned START2 :1;
[; ;pic18f26j50.h: 3870: };
[; ;pic18f26j50.h: 3871: struct {
[; ;pic18f26j50.h: 3872: unsigned :4;
[; ;pic18f26j50.h: 3873: unsigned STOP2 :1;
[; ;pic18f26j50.h: 3874: };
[; ;pic18f26j50.h: 3875: struct {
[; ;pic18f26j50.h: 3876: unsigned :1;
[; ;pic18f26j50.h: 3877: unsigned UA2 :1;
[; ;pic18f26j50.h: 3878: };
[; ;pic18f26j50.h: 3879: struct {
[; ;pic18f26j50.h: 3880: unsigned :5;
[; ;pic18f26j50.h: 3881: unsigned nA2 :1;
[; ;pic18f26j50.h: 3882: };
[; ;pic18f26j50.h: 3883: struct {
[; ;pic18f26j50.h: 3884: unsigned :5;
[; ;pic18f26j50.h: 3885: unsigned nADDRESS2 :1;
[; ;pic18f26j50.h: 3886: };
[; ;pic18f26j50.h: 3887: struct {
[; ;pic18f26j50.h: 3888: unsigned :2;
[; ;pic18f26j50.h: 3889: unsigned nW2 :1;
[; ;pic18f26j50.h: 3890: };
[; ;pic18f26j50.h: 3891: struct {
[; ;pic18f26j50.h: 3892: unsigned :2;
[; ;pic18f26j50.h: 3893: unsigned nWRITE2 :1;
[; ;pic18f26j50.h: 3894: };
[; ;pic18f26j50.h: 3895: } SSP2STATbits_t;
[; ;pic18f26j50.h: 3896: extern volatile SSP2STATbits_t SSP2STATbits @ 0xF73;
[; ;pic18f26j50.h: 4070: extern volatile unsigned char SSP2ADD @ 0xF74;
"4072
[; ;pic18f26j50.h: 4072: asm("SSP2ADD equ 0F74h");
[; <" SSP2ADD equ 0F74h ;# ">
[; ;pic18f26j50.h: 4075: typedef union {
[; ;pic18f26j50.h: 4076: struct {
[; ;pic18f26j50.h: 4077: unsigned SSPADD :8;
[; ;pic18f26j50.h: 4078: };
[; ;pic18f26j50.h: 4079: struct {
[; ;pic18f26j50.h: 4080: unsigned MSK0 :1;
[; ;pic18f26j50.h: 4081: unsigned MSK1 :1;
[; ;pic18f26j50.h: 4082: unsigned MSK2 :1;
[; ;pic18f26j50.h: 4083: unsigned MSK3 :1;
[; ;pic18f26j50.h: 4084: unsigned MSK4 :1;
[; ;pic18f26j50.h: 4085: unsigned MSK5 :1;
[; ;pic18f26j50.h: 4086: unsigned MSK6 :1;
[; ;pic18f26j50.h: 4087: unsigned MSK7 :1;
[; ;pic18f26j50.h: 4088: };
[; ;pic18f26j50.h: 4089: struct {
[; ;pic18f26j50.h: 4090: unsigned MSK02 :1;
[; ;pic18f26j50.h: 4091: };
[; ;pic18f26j50.h: 4092: struct {
[; ;pic18f26j50.h: 4093: unsigned :1;
[; ;pic18f26j50.h: 4094: unsigned MSK12 :1;
[; ;pic18f26j50.h: 4095: };
[; ;pic18f26j50.h: 4096: struct {
[; ;pic18f26j50.h: 4097: unsigned :2;
[; ;pic18f26j50.h: 4098: unsigned MSK22 :1;
[; ;pic18f26j50.h: 4099: };
[; ;pic18f26j50.h: 4100: struct {
[; ;pic18f26j50.h: 4101: unsigned :3;
[; ;pic18f26j50.h: 4102: unsigned MSK32 :1;
[; ;pic18f26j50.h: 4103: };
[; ;pic18f26j50.h: 4104: struct {
[; ;pic18f26j50.h: 4105: unsigned :4;
[; ;pic18f26j50.h: 4106: unsigned MSK42 :1;
[; ;pic18f26j50.h: 4107: };
[; ;pic18f26j50.h: 4108: struct {
[; ;pic18f26j50.h: 4109: unsigned :5;
[; ;pic18f26j50.h: 4110: unsigned MSK52 :1;
[; ;pic18f26j50.h: 4111: };
[; ;pic18f26j50.h: 4112: struct {
[; ;pic18f26j50.h: 4113: unsigned :6;
[; ;pic18f26j50.h: 4114: unsigned MSK62 :1;
[; ;pic18f26j50.h: 4115: };
[; ;pic18f26j50.h: 4116: struct {
[; ;pic18f26j50.h: 4117: unsigned :7;
[; ;pic18f26j50.h: 4118: unsigned MSK72 :1;
[; ;pic18f26j50.h: 4119: };
[; ;pic18f26j50.h: 4120: } SSP2ADDbits_t;
[; ;pic18f26j50.h: 4121: extern volatile SSP2ADDbits_t SSP2ADDbits @ 0xF74;
[; ;pic18f26j50.h: 4210: extern volatile unsigned char SSP2BUF @ 0xF75;
"4212
[; ;pic18f26j50.h: 4212: asm("SSP2BUF equ 0F75h");
[; <" SSP2BUF equ 0F75h ;# ">
[; ;pic18f26j50.h: 4215: typedef union {
[; ;pic18f26j50.h: 4216: struct {
[; ;pic18f26j50.h: 4217: unsigned SSPBUF :8;
[; ;pic18f26j50.h: 4218: };
[; ;pic18f26j50.h: 4219: } SSP2BUFbits_t;
[; ;pic18f26j50.h: 4220: extern volatile SSP2BUFbits_t SSP2BUFbits @ 0xF75;
[; ;pic18f26j50.h: 4229: extern volatile unsigned char T4CON @ 0xF76;
"4231
[; ;pic18f26j50.h: 4231: asm("T4CON equ 0F76h");
[; <" T4CON equ 0F76h ;# ">
[; ;pic18f26j50.h: 4234: typedef union {
[; ;pic18f26j50.h: 4235: struct {
[; ;pic18f26j50.h: 4236: unsigned T4CKPS :2;
[; ;pic18f26j50.h: 4237: unsigned TMR4ON :1;
[; ;pic18f26j50.h: 4238: unsigned T4OUTPS :4;
[; ;pic18f26j50.h: 4239: };
[; ;pic18f26j50.h: 4240: struct {
[; ;pic18f26j50.h: 4241: unsigned T4CKPS0 :1;
[; ;pic18f26j50.h: 4242: unsigned T4CKPS1 :1;
[; ;pic18f26j50.h: 4243: unsigned :1;
[; ;pic18f26j50.h: 4244: unsigned T4OUTPS0 :1;
[; ;pic18f26j50.h: 4245: unsigned T4OUTPS1 :1;
[; ;pic18f26j50.h: 4246: unsigned T4OUTPS2 :1;
[; ;pic18f26j50.h: 4247: unsigned T4OUTPS3 :1;
[; ;pic18f26j50.h: 4248: };
[; ;pic18f26j50.h: 4249: } T4CONbits_t;
[; ;pic18f26j50.h: 4250: extern volatile T4CONbits_t T4CONbits @ 0xF76;
[; ;pic18f26j50.h: 4299: extern volatile unsigned char PR4 @ 0xF77;
"4301
[; ;pic18f26j50.h: 4301: asm("PR4 equ 0F77h");
[; <" PR4 equ 0F77h ;# ">
[; ;pic18f26j50.h: 4304: typedef union {
[; ;pic18f26j50.h: 4305: struct {
[; ;pic18f26j50.h: 4306: unsigned PR4 :8;
[; ;pic18f26j50.h: 4307: };
[; ;pic18f26j50.h: 4308: } PR4bits_t;
[; ;pic18f26j50.h: 4309: extern volatile PR4bits_t PR4bits @ 0xF77;
[; ;pic18f26j50.h: 4318: extern volatile unsigned char TMR4 @ 0xF78;
"4320
[; ;pic18f26j50.h: 4320: asm("TMR4 equ 0F78h");
[; <" TMR4 equ 0F78h ;# ">
[; ;pic18f26j50.h: 4323: typedef union {
[; ;pic18f26j50.h: 4324: struct {
[; ;pic18f26j50.h: 4325: unsigned TMR4 :8;
[; ;pic18f26j50.h: 4326: };
[; ;pic18f26j50.h: 4327: } TMR4bits_t;
[; ;pic18f26j50.h: 4328: extern volatile TMR4bits_t TMR4bits @ 0xF78;
[; ;pic18f26j50.h: 4337: extern volatile unsigned char T3CON @ 0xF79;
"4339
[; ;pic18f26j50.h: 4339: asm("T3CON equ 0F79h");
[; <" T3CON equ 0F79h ;# ">
[; ;pic18f26j50.h: 4342: typedef union {
[; ;pic18f26j50.h: 4343: struct {
[; ;pic18f26j50.h: 4344: unsigned TMR3ON :1;
[; ;pic18f26j50.h: 4345: unsigned RD16 :1;
[; ;pic18f26j50.h: 4346: unsigned T3SYNC :1;
[; ;pic18f26j50.h: 4347: unsigned :1;
[; ;pic18f26j50.h: 4348: unsigned T3CKPS :2;
[; ;pic18f26j50.h: 4349: unsigned TMR3CS :2;
[; ;pic18f26j50.h: 4350: };
[; ;pic18f26j50.h: 4351: struct {
[; ;pic18f26j50.h: 4352: unsigned :4;
[; ;pic18f26j50.h: 4353: unsigned T3CKPS0 :1;
[; ;pic18f26j50.h: 4354: unsigned T3CKPS1 :1;
[; ;pic18f26j50.h: 4355: unsigned TMR3CS0 :1;
[; ;pic18f26j50.h: 4356: unsigned TMR3CS1 :1;
[; ;pic18f26j50.h: 4357: };
[; ;pic18f26j50.h: 4358: struct {
[; ;pic18f26j50.h: 4359: unsigned :7;
[; ;pic18f26j50.h: 4360: unsigned RD163 :1;
[; ;pic18f26j50.h: 4361: };
[; ;pic18f26j50.h: 4362: struct {
[; ;pic18f26j50.h: 4363: unsigned :7;
[; ;pic18f26j50.h: 4364: unsigned T3RD16 :1;
[; ;pic18f26j50.h: 4365: };
[; ;pic18f26j50.h: 4366: } T3CONbits_t;
[; ;pic18f26j50.h: 4367: extern volatile T3CONbits_t T3CONbits @ 0xF79;
[; ;pic18f26j50.h: 4426: extern volatile unsigned short TMR3 @ 0xF7A;
"4428
[; ;pic18f26j50.h: 4428: asm("TMR3 equ 0F7Ah");
[; <" TMR3 equ 0F7Ah ;# ">
[; ;pic18f26j50.h: 4432: extern volatile unsigned char TMR3L @ 0xF7A;
"4434
[; ;pic18f26j50.h: 4434: asm("TMR3L equ 0F7Ah");
[; <" TMR3L equ 0F7Ah ;# ">
[; ;pic18f26j50.h: 4437: typedef union {
[; ;pic18f26j50.h: 4438: struct {
[; ;pic18f26j50.h: 4439: unsigned TMR3L :8;
[; ;pic18f26j50.h: 4440: };
[; ;pic18f26j50.h: 4441: } TMR3Lbits_t;
[; ;pic18f26j50.h: 4442: extern volatile TMR3Lbits_t TMR3Lbits @ 0xF7A;
[; ;pic18f26j50.h: 4451: extern volatile unsigned char TMR3H @ 0xF7B;
"4453
[; ;pic18f26j50.h: 4453: asm("TMR3H equ 0F7Bh");
[; <" TMR3H equ 0F7Bh ;# ">
[; ;pic18f26j50.h: 4456: typedef union {
[; ;pic18f26j50.h: 4457: struct {
[; ;pic18f26j50.h: 4458: unsigned TMR3H :8;
[; ;pic18f26j50.h: 4459: };
[; ;pic18f26j50.h: 4460: } TMR3Hbits_t;
[; ;pic18f26j50.h: 4461: extern volatile TMR3Hbits_t TMR3Hbits @ 0xF7B;
[; ;pic18f26j50.h: 4470: extern volatile unsigned char BAUDCON2 @ 0xF7C;
"4472
[; ;pic18f26j50.h: 4472: asm("BAUDCON2 equ 0F7Ch");
[; <" BAUDCON2 equ 0F7Ch ;# ">
[; ;pic18f26j50.h: 4475: typedef union {
[; ;pic18f26j50.h: 4476: struct {
[; ;pic18f26j50.h: 4477: unsigned ABDEN :1;
[; ;pic18f26j50.h: 4478: unsigned WUE :1;
[; ;pic18f26j50.h: 4479: unsigned :1;
[; ;pic18f26j50.h: 4480: unsigned BRG16 :1;
[; ;pic18f26j50.h: 4481: unsigned TXCKP :1;
[; ;pic18f26j50.h: 4482: unsigned RXDTP :1;
[; ;pic18f26j50.h: 4483: unsigned RCIDL :1;
[; ;pic18f26j50.h: 4484: unsigned ABDOVF :1;
[; ;pic18f26j50.h: 4485: };
[; ;pic18f26j50.h: 4486: struct {
[; ;pic18f26j50.h: 4487: unsigned ABDEN2 :1;
[; ;pic18f26j50.h: 4488: };
[; ;pic18f26j50.h: 4489: struct {
[; ;pic18f26j50.h: 4490: unsigned :7;
[; ;pic18f26j50.h: 4491: unsigned ABDOVF2 :1;
[; ;pic18f26j50.h: 4492: };
[; ;pic18f26j50.h: 4493: struct {
[; ;pic18f26j50.h: 4494: unsigned :3;
[; ;pic18f26j50.h: 4495: unsigned BRG162 :1;
[; ;pic18f26j50.h: 4496: };
[; ;pic18f26j50.h: 4497: struct {
[; ;pic18f26j50.h: 4498: unsigned :5;
[; ;pic18f26j50.h: 4499: unsigned DTRXP2 :1;
[; ;pic18f26j50.h: 4500: };
[; ;pic18f26j50.h: 4501: struct {
[; ;pic18f26j50.h: 4502: unsigned :6;
[; ;pic18f26j50.h: 4503: unsigned RCIDL2 :1;
[; ;pic18f26j50.h: 4504: };
[; ;pic18f26j50.h: 4505: struct {
[; ;pic18f26j50.h: 4506: unsigned :6;
[; ;pic18f26j50.h: 4507: unsigned RCMT2 :1;
[; ;pic18f26j50.h: 4508: };
[; ;pic18f26j50.h: 4509: struct {
[; ;pic18f26j50.h: 4510: unsigned :5;
[; ;pic18f26j50.h: 4511: unsigned RXDTP2 :1;
[; ;pic18f26j50.h: 4512: };
[; ;pic18f26j50.h: 4513: struct {
[; ;pic18f26j50.h: 4514: unsigned :4;
[; ;pic18f26j50.h: 4515: unsigned SCKP2 :1;
[; ;pic18f26j50.h: 4516: };
[; ;pic18f26j50.h: 4517: struct {
[; ;pic18f26j50.h: 4518: unsigned :4;
[; ;pic18f26j50.h: 4519: unsigned TXCKP2 :1;
[; ;pic18f26j50.h: 4520: };
[; ;pic18f26j50.h: 4521: struct {
[; ;pic18f26j50.h: 4522: unsigned :1;
[; ;pic18f26j50.h: 4523: unsigned WUE2 :1;
[; ;pic18f26j50.h: 4524: };
[; ;pic18f26j50.h: 4525: } BAUDCON2bits_t;
[; ;pic18f26j50.h: 4526: extern volatile BAUDCON2bits_t BAUDCON2bits @ 0xF7C;
[; ;pic18f26j50.h: 4615: extern volatile unsigned char SPBRGH2 @ 0xF7D;
"4617
[; ;pic18f26j50.h: 4617: asm("SPBRGH2 equ 0F7Dh");
[; <" SPBRGH2 equ 0F7Dh ;# ">
[; ;pic18f26j50.h: 4620: typedef union {
[; ;pic18f26j50.h: 4621: struct {
[; ;pic18f26j50.h: 4622: unsigned SPBRGH2 :8;
[; ;pic18f26j50.h: 4623: };
[; ;pic18f26j50.h: 4624: } SPBRGH2bits_t;
[; ;pic18f26j50.h: 4625: extern volatile SPBRGH2bits_t SPBRGH2bits @ 0xF7D;
[; ;pic18f26j50.h: 4634: extern volatile unsigned char BAUDCON1 @ 0xF7E;
"4636
[; ;pic18f26j50.h: 4636: asm("BAUDCON1 equ 0F7Eh");
[; <" BAUDCON1 equ 0F7Eh ;# ">
[; ;pic18f26j50.h: 4639: extern volatile unsigned char BAUDCON @ 0xF7E;
"4641
[; ;pic18f26j50.h: 4641: asm("BAUDCON equ 0F7Eh");
[; <" BAUDCON equ 0F7Eh ;# ">
[; ;pic18f26j50.h: 4643: extern volatile unsigned char BAUDCTL @ 0xF7E;
"4645
[; ;pic18f26j50.h: 4645: asm("BAUDCTL equ 0F7Eh");
[; <" BAUDCTL equ 0F7Eh ;# ">
[; ;pic18f26j50.h: 4648: typedef union {
[; ;pic18f26j50.h: 4649: struct {
[; ;pic18f26j50.h: 4650: unsigned ABDEN :1;
[; ;pic18f26j50.h: 4651: unsigned WUE :1;
[; ;pic18f26j50.h: 4652: unsigned :1;
[; ;pic18f26j50.h: 4653: unsigned BRG16 :1;
[; ;pic18f26j50.h: 4654: unsigned TXCKP :1;
[; ;pic18f26j50.h: 4655: unsigned RXDTP :1;
[; ;pic18f26j50.h: 4656: unsigned RCIDL :1;
[; ;pic18f26j50.h: 4657: unsigned ABDOVF :1;
[; ;pic18f26j50.h: 4658: };
[; ;pic18f26j50.h: 4659: struct {
[; ;pic18f26j50.h: 4660: unsigned ABDEN1 :1;
[; ;pic18f26j50.h: 4661: };
[; ;pic18f26j50.h: 4662: struct {
[; ;pic18f26j50.h: 4663: unsigned :7;
[; ;pic18f26j50.h: 4664: unsigned ABDOVF1 :1;
[; ;pic18f26j50.h: 4665: };
[; ;pic18f26j50.h: 4666: struct {
[; ;pic18f26j50.h: 4667: unsigned :3;
[; ;pic18f26j50.h: 4668: unsigned BRG161 :1;
[; ;pic18f26j50.h: 4669: };
[; ;pic18f26j50.h: 4670: struct {
[; ;pic18f26j50.h: 4671: unsigned :4;
[; ;pic18f26j50.h: 4672: unsigned CKTXP :1;
[; ;pic18f26j50.h: 4673: };
[; ;pic18f26j50.h: 4674: struct {
[; ;pic18f26j50.h: 4675: unsigned :5;
[; ;pic18f26j50.h: 4676: unsigned DTRXP :1;
[; ;pic18f26j50.h: 4677: };
[; ;pic18f26j50.h: 4678: struct {
[; ;pic18f26j50.h: 4679: unsigned :5;
[; ;pic18f26j50.h: 4680: unsigned DTRXP1 :1;
[; ;pic18f26j50.h: 4681: };
[; ;pic18f26j50.h: 4682: struct {
[; ;pic18f26j50.h: 4683: unsigned :6;
[; ;pic18f26j50.h: 4684: unsigned RCIDL1 :1;
[; ;pic18f26j50.h: 4685: };
[; ;pic18f26j50.h: 4686: struct {
[; ;pic18f26j50.h: 4687: unsigned :6;
[; ;pic18f26j50.h: 4688: unsigned RCMT :1;
[; ;pic18f26j50.h: 4689: };
[; ;pic18f26j50.h: 4690: struct {
[; ;pic18f26j50.h: 4691: unsigned :6;
[; ;pic18f26j50.h: 4692: unsigned RCMT1 :1;
[; ;pic18f26j50.h: 4693: };
[; ;pic18f26j50.h: 4694: struct {
[; ;pic18f26j50.h: 4695: unsigned :5;
[; ;pic18f26j50.h: 4696: unsigned RXDTP1 :1;
[; ;pic18f26j50.h: 4697: };
[; ;pic18f26j50.h: 4698: struct {
[; ;pic18f26j50.h: 4699: unsigned :4;
[; ;pic18f26j50.h: 4700: unsigned SCKP :1;
[; ;pic18f26j50.h: 4701: };
[; ;pic18f26j50.h: 4702: struct {
[; ;pic18f26j50.h: 4703: unsigned :4;
[; ;pic18f26j50.h: 4704: unsigned SCKP1 :1;
[; ;pic18f26j50.h: 4705: };
[; ;pic18f26j50.h: 4706: struct {
[; ;pic18f26j50.h: 4707: unsigned :4;
[; ;pic18f26j50.h: 4708: unsigned TXCKP1 :1;
[; ;pic18f26j50.h: 4709: };
[; ;pic18f26j50.h: 4710: struct {
[; ;pic18f26j50.h: 4711: unsigned :1;
[; ;pic18f26j50.h: 4712: unsigned WUE1 :1;
[; ;pic18f26j50.h: 4713: };
[; ;pic18f26j50.h: 4714: struct {
[; ;pic18f26j50.h: 4715: unsigned :5;
[; ;pic18f26j50.h: 4716: unsigned RXCKP :1;
[; ;pic18f26j50.h: 4717: };
[; ;pic18f26j50.h: 4718: struct {
[; ;pic18f26j50.h: 4719: unsigned :1;
[; ;pic18f26j50.h: 4720: unsigned W4E :1;
[; ;pic18f26j50.h: 4721: };
[; ;pic18f26j50.h: 4722: } BAUDCON1bits_t;
[; ;pic18f26j50.h: 4723: extern volatile BAUDCON1bits_t BAUDCON1bits @ 0xF7E;
[; ;pic18f26j50.h: 4841: typedef union {
[; ;pic18f26j50.h: 4842: struct {
[; ;pic18f26j50.h: 4843: unsigned ABDEN :1;
[; ;pic18f26j50.h: 4844: unsigned WUE :1;
[; ;pic18f26j50.h: 4845: unsigned :1;
[; ;pic18f26j50.h: 4846: unsigned BRG16 :1;
[; ;pic18f26j50.h: 4847: unsigned TXCKP :1;
[; ;pic18f26j50.h: 4848: unsigned RXDTP :1;
[; ;pic18f26j50.h: 4849: unsigned RCIDL :1;
[; ;pic18f26j50.h: 4850: unsigned ABDOVF :1;
[; ;pic18f26j50.h: 4851: };
[; ;pic18f26j50.h: 4852: struct {
[; ;pic18f26j50.h: 4853: unsigned ABDEN1 :1;
[; ;pic18f26j50.h: 4854: };
[; ;pic18f26j50.h: 4855: struct {
[; ;pic18f26j50.h: 4856: unsigned :7;
[; ;pic18f26j50.h: 4857: unsigned ABDOVF1 :1;
[; ;pic18f26j50.h: 4858: };
[; ;pic18f26j50.h: 4859: struct {
[; ;pic18f26j50.h: 4860: unsigned :3;
[; ;pic18f26j50.h: 4861: unsigned BRG161 :1;
[; ;pic18f26j50.h: 4862: };
[; ;pic18f26j50.h: 4863: struct {
[; ;pic18f26j50.h: 4864: unsigned :4;
[; ;pic18f26j50.h: 4865: unsigned CKTXP :1;
[; ;pic18f26j50.h: 4866: };
[; ;pic18f26j50.h: 4867: struct {
[; ;pic18f26j50.h: 4868: unsigned :5;
[; ;pic18f26j50.h: 4869: unsigned DTRXP :1;
[; ;pic18f26j50.h: 4870: };
[; ;pic18f26j50.h: 4871: struct {
[; ;pic18f26j50.h: 4872: unsigned :5;
[; ;pic18f26j50.h: 4873: unsigned DTRXP1 :1;
[; ;pic18f26j50.h: 4874: };
[; ;pic18f26j50.h: 4875: struct {
[; ;pic18f26j50.h: 4876: unsigned :6;
[; ;pic18f26j50.h: 4877: unsigned RCIDL1 :1;
[; ;pic18f26j50.h: 4878: };
[; ;pic18f26j50.h: 4879: struct {
[; ;pic18f26j50.h: 4880: unsigned :6;
[; ;pic18f26j50.h: 4881: unsigned RCMT :1;
[; ;pic18f26j50.h: 4882: };
[; ;pic18f26j50.h: 4883: struct {
[; ;pic18f26j50.h: 4884: unsigned :6;
[; ;pic18f26j50.h: 4885: unsigned RCMT1 :1;
[; ;pic18f26j50.h: 4886: };
[; ;pic18f26j50.h: 4887: struct {
[; ;pic18f26j50.h: 4888: unsigned :5;
[; ;pic18f26j50.h: 4889: unsigned RXDTP1 :1;
[; ;pic18f26j50.h: 4890: };
[; ;pic18f26j50.h: 4891: struct {
[; ;pic18f26j50.h: 4892: unsigned :4;
[; ;pic18f26j50.h: 4893: unsigned SCKP :1;
[; ;pic18f26j50.h: 4894: };
[; ;pic18f26j50.h: 4895: struct {
[; ;pic18f26j50.h: 4896: unsigned :4;
[; ;pic18f26j50.h: 4897: unsigned SCKP1 :1;
[; ;pic18f26j50.h: 4898: };
[; ;pic18f26j50.h: 4899: struct {
[; ;pic18f26j50.h: 4900: unsigned :4;
[; ;pic18f26j50.h: 4901: unsigned TXCKP1 :1;
[; ;pic18f26j50.h: 4902: };
[; ;pic18f26j50.h: 4903: struct {
[; ;pic18f26j50.h: 4904: unsigned :1;
[; ;pic18f26j50.h: 4905: unsigned WUE1 :1;
[; ;pic18f26j50.h: 4906: };
[; ;pic18f26j50.h: 4907: struct {
[; ;pic18f26j50.h: 4908: unsigned :5;
[; ;pic18f26j50.h: 4909: unsigned RXCKP :1;
[; ;pic18f26j50.h: 4910: };
[; ;pic18f26j50.h: 4911: struct {
[; ;pic18f26j50.h: 4912: unsigned :1;
[; ;pic18f26j50.h: 4913: unsigned W4E :1;
[; ;pic18f26j50.h: 4914: };
[; ;pic18f26j50.h: 4915: } BAUDCONbits_t;
[; ;pic18f26j50.h: 4916: extern volatile BAUDCONbits_t BAUDCONbits @ 0xF7E;
[; ;pic18f26j50.h: 5033: typedef union {
[; ;pic18f26j50.h: 5034: struct {
[; ;pic18f26j50.h: 5035: unsigned ABDEN :1;
[; ;pic18f26j50.h: 5036: unsigned WUE :1;
[; ;pic18f26j50.h: 5037: unsigned :1;
[; ;pic18f26j50.h: 5038: unsigned BRG16 :1;
[; ;pic18f26j50.h: 5039: unsigned TXCKP :1;
[; ;pic18f26j50.h: 5040: unsigned RXDTP :1;
[; ;pic18f26j50.h: 5041: unsigned RCIDL :1;
[; ;pic18f26j50.h: 5042: unsigned ABDOVF :1;
[; ;pic18f26j50.h: 5043: };
[; ;pic18f26j50.h: 5044: struct {
[; ;pic18f26j50.h: 5045: unsigned ABDEN1 :1;
[; ;pic18f26j50.h: 5046: };
[; ;pic18f26j50.h: 5047: struct {
[; ;pic18f26j50.h: 5048: unsigned :7;
[; ;pic18f26j50.h: 5049: unsigned ABDOVF1 :1;
[; ;pic18f26j50.h: 5050: };
[; ;pic18f26j50.h: 5051: struct {
[; ;pic18f26j50.h: 5052: unsigned :3;
[; ;pic18f26j50.h: 5053: unsigned BRG161 :1;
[; ;pic18f26j50.h: 5054: };
[; ;pic18f26j50.h: 5055: struct {
[; ;pic18f26j50.h: 5056: unsigned :4;
[; ;pic18f26j50.h: 5057: unsigned CKTXP :1;
[; ;pic18f26j50.h: 5058: };
[; ;pic18f26j50.h: 5059: struct {
[; ;pic18f26j50.h: 5060: unsigned :5;
[; ;pic18f26j50.h: 5061: unsigned DTRXP :1;
[; ;pic18f26j50.h: 5062: };
[; ;pic18f26j50.h: 5063: struct {
[; ;pic18f26j50.h: 5064: unsigned :5;
[; ;pic18f26j50.h: 5065: unsigned DTRXP1 :1;
[; ;pic18f26j50.h: 5066: };
[; ;pic18f26j50.h: 5067: struct {
[; ;pic18f26j50.h: 5068: unsigned :6;
[; ;pic18f26j50.h: 5069: unsigned RCIDL1 :1;
[; ;pic18f26j50.h: 5070: };
[; ;pic18f26j50.h: 5071: struct {
[; ;pic18f26j50.h: 5072: unsigned :6;
[; ;pic18f26j50.h: 5073: unsigned RCMT :1;
[; ;pic18f26j50.h: 5074: };
[; ;pic18f26j50.h: 5075: struct {
[; ;pic18f26j50.h: 5076: unsigned :6;
[; ;pic18f26j50.h: 5077: unsigned RCMT1 :1;
[; ;pic18f26j50.h: 5078: };
[; ;pic18f26j50.h: 5079: struct {
[; ;pic18f26j50.h: 5080: unsigned :5;
[; ;pic18f26j50.h: 5081: unsigned RXDTP1 :1;
[; ;pic18f26j50.h: 5082: };
[; ;pic18f26j50.h: 5083: struct {
[; ;pic18f26j50.h: 5084: unsigned :4;
[; ;pic18f26j50.h: 5085: unsigned SCKP :1;
[; ;pic18f26j50.h: 5086: };
[; ;pic18f26j50.h: 5087: struct {
[; ;pic18f26j50.h: 5088: unsigned :4;
[; ;pic18f26j50.h: 5089: unsigned SCKP1 :1;
[; ;pic18f26j50.h: 5090: };
[; ;pic18f26j50.h: 5091: struct {
[; ;pic18f26j50.h: 5092: unsigned :4;
[; ;pic18f26j50.h: 5093: unsigned TXCKP1 :1;
[; ;pic18f26j50.h: 5094: };
[; ;pic18f26j50.h: 5095: struct {
[; ;pic18f26j50.h: 5096: unsigned :1;
[; ;pic18f26j50.h: 5097: unsigned WUE1 :1;
[; ;pic18f26j50.h: 5098: };
[; ;pic18f26j50.h: 5099: struct {
[; ;pic18f26j50.h: 5100: unsigned :5;
[; ;pic18f26j50.h: 5101: unsigned RXCKP :1;
[; ;pic18f26j50.h: 5102: };
[; ;pic18f26j50.h: 5103: struct {
[; ;pic18f26j50.h: 5104: unsigned :1;
[; ;pic18f26j50.h: 5105: unsigned W4E :1;
[; ;pic18f26j50.h: 5106: };
[; ;pic18f26j50.h: 5107: } BAUDCTLbits_t;
[; ;pic18f26j50.h: 5108: extern volatile BAUDCTLbits_t BAUDCTLbits @ 0xF7E;
[; ;pic18f26j50.h: 5227: extern volatile unsigned char SPBRGH1 @ 0xF7F;
"5229
[; ;pic18f26j50.h: 5229: asm("SPBRGH1 equ 0F7Fh");
[; <" SPBRGH1 equ 0F7Fh ;# ">
[; ;pic18f26j50.h: 5232: extern volatile unsigned char SPBRGH @ 0xF7F;
"5234
[; ;pic18f26j50.h: 5234: asm("SPBRGH equ 0F7Fh");
[; <" SPBRGH equ 0F7Fh ;# ">
[; ;pic18f26j50.h: 5237: typedef union {
[; ;pic18f26j50.h: 5238: struct {
[; ;pic18f26j50.h: 5239: unsigned SPBRGH1 :8;
[; ;pic18f26j50.h: 5240: };
[; ;pic18f26j50.h: 5241: } SPBRGH1bits_t;
[; ;pic18f26j50.h: 5242: extern volatile SPBRGH1bits_t SPBRGH1bits @ 0xF7F;
[; ;pic18f26j50.h: 5250: typedef union {
[; ;pic18f26j50.h: 5251: struct {
[; ;pic18f26j50.h: 5252: unsigned SPBRGH1 :8;
[; ;pic18f26j50.h: 5253: };
[; ;pic18f26j50.h: 5254: } SPBRGHbits_t;
[; ;pic18f26j50.h: 5255: extern volatile SPBRGHbits_t SPBRGHbits @ 0xF7F;
[; ;pic18f26j50.h: 5264: extern volatile unsigned char PORTA @ 0xF80;
"5266
[; ;pic18f26j50.h: 5266: asm("PORTA equ 0F80h");
[; <" PORTA equ 0F80h ;# ">
[; ;pic18f26j50.h: 5269: typedef union {
[; ;pic18f26j50.h: 5270: struct {
[; ;pic18f26j50.h: 5271: unsigned RA0 :1;
[; ;pic18f26j50.h: 5272: unsigned RA1 :1;
[; ;pic18f26j50.h: 5273: unsigned RA2 :1;
[; ;pic18f26j50.h: 5274: unsigned RA3 :1;
[; ;pic18f26j50.h: 5275: unsigned :1;
[; ;pic18f26j50.h: 5276: unsigned RA5 :1;
[; ;pic18f26j50.h: 5277: unsigned RA6 :1;
[; ;pic18f26j50.h: 5278: unsigned RA7 :1;
[; ;pic18f26j50.h: 5279: };
[; ;pic18f26j50.h: 5280: struct {
[; ;pic18f26j50.h: 5281: unsigned AN0 :1;
[; ;pic18f26j50.h: 5282: unsigned AN1 :1;
[; ;pic18f26j50.h: 5283: unsigned AN2 :1;
[; ;pic18f26j50.h: 5284: unsigned AN3 :1;
[; ;pic18f26j50.h: 5285: unsigned :1;
[; ;pic18f26j50.h: 5286: unsigned AN4 :1;
[; ;pic18f26j50.h: 5287: unsigned OSC2 :1;
[; ;pic18f26j50.h: 5288: unsigned OSC1 :1;
[; ;pic18f26j50.h: 5289: };
[; ;pic18f26j50.h: 5290: struct {
[; ;pic18f26j50.h: 5291: unsigned :5;
[; ;pic18f26j50.h: 5292: unsigned NOT_SS1 :1;
[; ;pic18f26j50.h: 5293: };
[; ;pic18f26j50.h: 5294: struct {
[; ;pic18f26j50.h: 5295: unsigned C1INA :1;
[; ;pic18f26j50.h: 5296: unsigned C2INA :1;
[; ;pic18f26j50.h: 5297: unsigned VREF_MINUS :1;
[; ;pic18f26j50.h: 5298: unsigned VREF_PLUS :1;
[; ;pic18f26j50.h: 5299: unsigned :1;
[; ;pic18f26j50.h: 5300: unsigned nSS1 :1;
[; ;pic18f26j50.h: 5301: unsigned CLKO :1;
[; ;pic18f26j50.h: 5302: unsigned CLKI :1;
[; ;pic18f26j50.h: 5303: };
[; ;pic18f26j50.h: 5304: struct {
[; ;pic18f26j50.h: 5305: unsigned :2;
[; ;pic18f26j50.h: 5306: unsigned CVREF_MINUS :1;
[; ;pic18f26j50.h: 5307: unsigned C1INB :1;
[; ;pic18f26j50.h: 5308: unsigned :1;
[; ;pic18f26j50.h: 5309: unsigned HLVDIN :1;
[; ;pic18f26j50.h: 5310: };
[; ;pic18f26j50.h: 5311: struct {
[; ;pic18f26j50.h: 5312: unsigned RP0 :1;
[; ;pic18f26j50.h: 5313: unsigned RP1 :1;
[; ;pic18f26j50.h: 5314: unsigned C2INB :1;
[; ;pic18f26j50.h: 5315: unsigned :2;
[; ;pic18f26j50.h: 5316: unsigned RCV :1;
[; ;pic18f26j50.h: 5317: };
[; ;pic18f26j50.h: 5318: struct {
[; ;pic18f26j50.h: 5319: unsigned ULPWU :1;
[; ;pic18f26j50.h: 5320: unsigned :4;
[; ;pic18f26j50.h: 5321: unsigned RP2 :1;
[; ;pic18f26j50.h: 5322: };
[; ;pic18f26j50.h: 5323: struct {
[; ;pic18f26j50.h: 5324: unsigned :5;
[; ;pic18f26j50.h: 5325: unsigned LVDIN :1;
[; ;pic18f26j50.h: 5326: };
[; ;pic18f26j50.h: 5327: struct {
[; ;pic18f26j50.h: 5328: unsigned :4;
[; ;pic18f26j50.h: 5329: unsigned RA4 :1;
[; ;pic18f26j50.h: 5330: };
[; ;pic18f26j50.h: 5331: struct {
[; ;pic18f26j50.h: 5332: unsigned :7;
[; ;pic18f26j50.h: 5333: unsigned RJPU :1;
[; ;pic18f26j50.h: 5334: };
[; ;pic18f26j50.h: 5335: struct {
[; ;pic18f26j50.h: 5336: unsigned ULPWUIN :1;
[; ;pic18f26j50.h: 5337: };
[; ;pic18f26j50.h: 5338: } PORTAbits_t;
[; ;pic18f26j50.h: 5339: extern volatile PORTAbits_t PORTAbits @ 0xF80;
[; ;pic18f26j50.h: 5518: extern volatile unsigned char PORTB @ 0xF81;
"5520
[; ;pic18f26j50.h: 5520: asm("PORTB equ 0F81h");
[; <" PORTB equ 0F81h ;# ">
[; ;pic18f26j50.h: 5523: typedef union {
[; ;pic18f26j50.h: 5524: struct {
[; ;pic18f26j50.h: 5525: unsigned RB0 :1;
[; ;pic18f26j50.h: 5526: unsigned RB1 :1;
[; ;pic18f26j50.h: 5527: unsigned RB2 :1;
[; ;pic18f26j50.h: 5528: unsigned RB3 :1;
[; ;pic18f26j50.h: 5529: unsigned RB4 :1;
[; ;pic18f26j50.h: 5530: unsigned RB5 :1;
[; ;pic18f26j50.h: 5531: unsigned RB6 :1;
[; ;pic18f26j50.h: 5532: unsigned RB7 :1;
[; ;pic18f26j50.h: 5533: };
[; ;pic18f26j50.h: 5534: struct {
[; ;pic18f26j50.h: 5535: unsigned AN12 :1;
[; ;pic18f26j50.h: 5536: unsigned AN10 :1;
[; ;pic18f26j50.h: 5537: unsigned AN8 :1;
[; ;pic18f26j50.h: 5538: unsigned AN9 :1;
[; ;pic18f26j50.h: 5539: unsigned :2;
[; ;pic18f26j50.h: 5540: unsigned KBI2 :1;
[; ;pic18f26j50.h: 5541: unsigned KBI3 :1;
[; ;pic18f26j50.h: 5542: };
[; ;pic18f26j50.h: 5543: struct {
[; ;pic18f26j50.h: 5544: unsigned INT0 :1;
[; ;pic18f26j50.h: 5545: unsigned :1;
[; ;pic18f26j50.h: 5546: unsigned CTEDG1 :1;
[; ;pic18f26j50.h: 5547: unsigned CTEDG2 :1;
[; ;pic18f26j50.h: 5548: unsigned KBI0 :1;
[; ;pic18f26j50.h: 5549: unsigned KBI1 :1;
[; ;pic18f26j50.h: 5550: unsigned PGC :1;
[; ;pic18f26j50.h: 5551: unsigned PGD :1;
[; ;pic18f26j50.h: 5552: };
[; ;pic18f26j50.h: 5553: struct {
[; ;pic18f26j50.h: 5554: unsigned RP3 :1;
[; ;pic18f26j50.h: 5555: unsigned RTCC :1;
[; ;pic18f26j50.h: 5556: unsigned :2;
[; ;pic18f26j50.h: 5557: unsigned SCK1 :1;
[; ;pic18f26j50.h: 5558: unsigned SDI1 :1;
[; ;pic18f26j50.h: 5559: unsigned RP9 :1;
[; ;pic18f26j50.h: 5560: unsigned RP10 :1;
[; ;pic18f26j50.h: 5561: };
[; ;pic18f26j50.h: 5562: struct {
[; ;pic18f26j50.h: 5563: unsigned :1;
[; ;pic18f26j50.h: 5564: unsigned RP4 :1;
[; ;pic18f26j50.h: 5565: unsigned VMO :1;
[; ;pic18f26j50.h: 5566: unsigned VPO :1;
[; ;pic18f26j50.h: 5567: unsigned SCL1 :1;
[; ;pic18f26j50.h: 5568: unsigned SDA1 :1;
[; ;pic18f26j50.h: 5569: };
[; ;pic18f26j50.h: 5570: struct {
[; ;pic18f26j50.h: 5571: unsigned :2;
[; ;pic18f26j50.h: 5572: unsigned REFO :1;
[; ;pic18f26j50.h: 5573: unsigned RP6 :1;
[; ;pic18f26j50.h: 5574: unsigned RP7 :1;
[; ;pic18f26j50.h: 5575: unsigned RP8 :1;
[; ;pic18f26j50.h: 5576: };
[; ;pic18f26j50.h: 5577: struct {
[; ;pic18f26j50.h: 5578: unsigned :2;
[; ;pic18f26j50.h: 5579: unsigned RP5 :1;
[; ;pic18f26j50.h: 5580: };
[; ;pic18f26j50.h: 5581: struct {
[; ;pic18f26j50.h: 5582: unsigned :3;
[; ;pic18f26j50.h: 5583: unsigned CCP2_PA2 :1;
[; ;pic18f26j50.h: 5584: };
[; ;pic18f26j50.h: 5585: } PORTBbits_t;
[; ;pic18f26j50.h: 5586: extern volatile PORTBbits_t PORTBbits @ 0xF81;
[; ;pic18f26j50.h: 5780: extern volatile unsigned char PORTC @ 0xF82;
"5782
[; ;pic18f26j50.h: 5782: asm("PORTC equ 0F82h");
[; <" PORTC equ 0F82h ;# ">
[; ;pic18f26j50.h: 5785: typedef union {
[; ;pic18f26j50.h: 5786: struct {
[; ;pic18f26j50.h: 5787: unsigned RC0 :1;
[; ;pic18f26j50.h: 5788: unsigned RC1 :1;
[; ;pic18f26j50.h: 5789: unsigned RC2 :1;
[; ;pic18f26j50.h: 5790: unsigned :1;
[; ;pic18f26j50.h: 5791: unsigned RC4 :1;
[; ;pic18f26j50.h: 5792: unsigned RC5 :1;
[; ;pic18f26j50.h: 5793: unsigned RC6 :1;
[; ;pic18f26j50.h: 5794: unsigned RC7 :1;
[; ;pic18f26j50.h: 5795: };
[; ;pic18f26j50.h: 5796: struct {
[; ;pic18f26j50.h: 5797: unsigned T1OSO :1;
[; ;pic18f26j50.h: 5798: unsigned T1OSI :1;
[; ;pic18f26j50.h: 5799: unsigned AN11 :1;
[; ;pic18f26j50.h: 5800: unsigned :1;
[; ;pic18f26j50.h: 5801: unsigned D_MINUS :1;
[; ;pic18f26j50.h: 5802: unsigned D_PLUS :1;
[; ;pic18f26j50.h: 5803: };
[; ;pic18f26j50.h: 5804: struct {
[; ;pic18f26j50.h: 5805: unsigned :1;
[; ;pic18f26j50.h: 5806: unsigned NOT_UOE :1;
[; ;pic18f26j50.h: 5807: };
[; ;pic18f26j50.h: 5808: struct {
[; ;pic18f26j50.h: 5809: unsigned T1CK :1;
[; ;pic18f26j50.h: 5810: unsigned nUOE :1;
[; ;pic18f26j50.h: 5811: unsigned CTPLS :1;
[; ;pic18f26j50.h: 5812: unsigned :1;
[; ;pic18f26j50.h: 5813: unsigned VM :1;
[; ;pic18f26j50.h: 5814: unsigned VP :1;
[; ;pic18f26j50.h: 5815: unsigned TX1 :1;
[; ;pic18f26j50.h: 5816: unsigned RX1 :1;
[; ;pic18f26j50.h: 5817: };
[; ;pic18f26j50.h: 5818: struct {
[; ;pic18f26j50.h: 5819: unsigned RP11 :1;
[; ;pic18f26j50.h: 5820: unsigned RP12 :1;
[; ;pic18f26j50.h: 5821: unsigned RP13 :1;
[; ;pic18f26j50.h: 5822: unsigned :3;
[; ;pic18f26j50.h: 5823: unsigned CK1 :1;
[; ;pic18f26j50.h: 5824: unsigned DT1 :1;
[; ;pic18f26j50.h: 5825: };
[; ;pic18f26j50.h: 5826: struct {
[; ;pic18f26j50.h: 5827: unsigned :6;
[; ;pic18f26j50.h: 5828: unsigned RP17 :1;
[; ;pic18f26j50.h: 5829: unsigned SDO1 :1;
[; ;pic18f26j50.h: 5830: };
[; ;pic18f26j50.h: 5831: struct {
[; ;pic18f26j50.h: 5832: unsigned :7;
[; ;pic18f26j50.h: 5833: unsigned RP18 :1;
[; ;pic18f26j50.h: 5834: };
[; ;pic18f26j50.h: 5835: struct {
[; ;pic18f26j50.h: 5836: unsigned :1;
[; ;pic18f26j50.h: 5837: unsigned CCP2 :1;
[; ;pic18f26j50.h: 5838: };
[; ;pic18f26j50.h: 5839: struct {
[; ;pic18f26j50.h: 5840: unsigned :2;
[; ;pic18f26j50.h: 5841: unsigned PA1 :1;
[; ;pic18f26j50.h: 5842: };
[; ;pic18f26j50.h: 5843: struct {
[; ;pic18f26j50.h: 5844: unsigned :1;
[; ;pic18f26j50.h: 5845: unsigned PA2 :1;
[; ;pic18f26j50.h: 5846: };
[; ;pic18f26j50.h: 5847: struct {
[; ;pic18f26j50.h: 5848: unsigned :3;
[; ;pic18f26j50.h: 5849: unsigned RC3 :1;
[; ;pic18f26j50.h: 5850: };
[; ;pic18f26j50.h: 5851: } PORTCbits_t;
[; ;pic18f26j50.h: 5852: extern volatile PORTCbits_t PORTCbits @ 0xF82;
[; ;pic18f26j50.h: 6016: extern volatile unsigned char HLVDCON @ 0xF85;
"6018
[; ;pic18f26j50.h: 6018: asm("HLVDCON equ 0F85h");
[; <" HLVDCON equ 0F85h ;# ">
[; ;pic18f26j50.h: 6021: typedef union {
[; ;pic18f26j50.h: 6022: struct {
[; ;pic18f26j50.h: 6023: unsigned HLVDL :4;
[; ;pic18f26j50.h: 6024: unsigned HLVDEN :1;
[; ;pic18f26j50.h: 6025: unsigned IRVST :1;
[; ;pic18f26j50.h: 6026: unsigned BGVST :1;
[; ;pic18f26j50.h: 6027: unsigned VDIRMAG :1;
[; ;pic18f26j50.h: 6028: };
[; ;pic18f26j50.h: 6029: struct {
[; ;pic18f26j50.h: 6030: unsigned HLVDL0 :1;
[; ;pic18f26j50.h: 6031: unsigned HLVDL1 :1;
[; ;pic18f26j50.h: 6032: unsigned HLVDL2 :1;
[; ;pic18f26j50.h: 6033: unsigned HLVDL3 :1;
[; ;pic18f26j50.h: 6034: };
[; ;pic18f26j50.h: 6035: } HLVDCONbits_t;
[; ;pic18f26j50.h: 6036: extern volatile HLVDCONbits_t HLVDCONbits @ 0xF85;
[; ;pic18f26j50.h: 6085: extern volatile unsigned char DMACON2 @ 0xF86;
"6087
[; ;pic18f26j50.h: 6087: asm("DMACON2 equ 0F86h");
[; <" DMACON2 equ 0F86h ;# ">
[; ;pic18f26j50.h: 6090: typedef union {
[; ;pic18f26j50.h: 6091: struct {
[; ;pic18f26j50.h: 6092: unsigned INTLVL :4;
[; ;pic18f26j50.h: 6093: unsigned DLYCYC :4;
[; ;pic18f26j50.h: 6094: };
[; ;pic18f26j50.h: 6095: struct {
[; ;pic18f26j50.h: 6096: unsigned INTLVL0 :1;
[; ;pic18f26j50.h: 6097: unsigned INTLVL1 :1;
[; ;pic18f26j50.h: 6098: unsigned INTLVL2 :1;
[; ;pic18f26j50.h: 6099: unsigned INTLVL3 :1;
[; ;pic18f26j50.h: 6100: unsigned DLYCYC0 :1;
[; ;pic18f26j50.h: 6101: unsigned DLYCYC1 :1;
[; ;pic18f26j50.h: 6102: unsigned DLYCYC2 :1;
[; ;pic18f26j50.h: 6103: unsigned DLYCYC3 :1;
[; ;pic18f26j50.h: 6104: };
[; ;pic18f26j50.h: 6105: } DMACON2bits_t;
[; ;pic18f26j50.h: 6106: extern volatile DMACON2bits_t DMACON2bits @ 0xF86;
[; ;pic18f26j50.h: 6160: extern volatile unsigned char DMACON1 @ 0xF88;
"6162
[; ;pic18f26j50.h: 6162: asm("DMACON1 equ 0F88h");
[; <" DMACON1 equ 0F88h ;# ">
[; ;pic18f26j50.h: 6165: typedef union {
[; ;pic18f26j50.h: 6166: struct {
[; ;pic18f26j50.h: 6167: unsigned DMAEN :1;
[; ;pic18f26j50.h: 6168: unsigned DLYINTEN :1;
[; ;pic18f26j50.h: 6169: unsigned DUPLEX0 :1;
[; ;pic18f26j50.h: 6170: unsigned DUPLEX1 :1;
[; ;pic18f26j50.h: 6171: unsigned RXINC :1;
[; ;pic18f26j50.h: 6172: unsigned TXINC :1;
[; ;pic18f26j50.h: 6173: unsigned SSCON0 :1;
[; ;pic18f26j50.h: 6174: unsigned SSCON1 :1;
[; ;pic18f26j50.h: 6175: };
[; ;pic18f26j50.h: 6176: } DMACON1bits_t;
[; ;pic18f26j50.h: 6177: extern volatile DMACON1bits_t DMACON1bits @ 0xF88;
[; ;pic18f26j50.h: 6221: extern volatile unsigned char LATA @ 0xF89;
"6223
[; ;pic18f26j50.h: 6223: asm("LATA equ 0F89h");
[; <" LATA equ 0F89h ;# ">
[; ;pic18f26j50.h: 6226: typedef union {
[; ;pic18f26j50.h: 6227: struct {
[; ;pic18f26j50.h: 6228: unsigned LATA0 :1;
[; ;pic18f26j50.h: 6229: unsigned LATA1 :1;
[; ;pic18f26j50.h: 6230: unsigned LATA2 :1;
[; ;pic18f26j50.h: 6231: unsigned LATA3 :1;
[; ;pic18f26j50.h: 6232: unsigned :1;
[; ;pic18f26j50.h: 6233: unsigned LATA5 :1;
[; ;pic18f26j50.h: 6234: unsigned LATA6 :1;
[; ;pic18f26j50.h: 6235: unsigned LATA7 :1;
[; ;pic18f26j50.h: 6236: };
[; ;pic18f26j50.h: 6237: struct {
[; ;pic18f26j50.h: 6238: unsigned LA0 :1;
[; ;pic18f26j50.h: 6239: };
[; ;pic18f26j50.h: 6240: struct {
[; ;pic18f26j50.h: 6241: unsigned :1;
[; ;pic18f26j50.h: 6242: unsigned LA1 :1;
[; ;pic18f26j50.h: 6243: };
[; ;pic18f26j50.h: 6244: struct {
[; ;pic18f26j50.h: 6245: unsigned :2;
[; ;pic18f26j50.h: 6246: unsigned LA2 :1;
[; ;pic18f26j50.h: 6247: };
[; ;pic18f26j50.h: 6248: struct {
[; ;pic18f26j50.h: 6249: unsigned :3;
[; ;pic18f26j50.h: 6250: unsigned LA3 :1;
[; ;pic18f26j50.h: 6251: };
[; ;pic18f26j50.h: 6252: struct {
[; ;pic18f26j50.h: 6253: unsigned :4;
[; ;pic18f26j50.h: 6254: unsigned LA4 :1;
[; ;pic18f26j50.h: 6255: };
[; ;pic18f26j50.h: 6256: struct {
[; ;pic18f26j50.h: 6257: unsigned :5;
[; ;pic18f26j50.h: 6258: unsigned LA5 :1;
[; ;pic18f26j50.h: 6259: };
[; ;pic18f26j50.h: 6260: struct {
[; ;pic18f26j50.h: 6261: unsigned :6;
[; ;pic18f26j50.h: 6262: unsigned LA6 :1;
[; ;pic18f26j50.h: 6263: };
[; ;pic18f26j50.h: 6264: struct {
[; ;pic18f26j50.h: 6265: unsigned :7;
[; ;pic18f26j50.h: 6266: unsigned LA7 :1;
[; ;pic18f26j50.h: 6267: };
[; ;pic18f26j50.h: 6268: } LATAbits_t;
[; ;pic18f26j50.h: 6269: extern volatile LATAbits_t LATAbits @ 0xF89;
[; ;pic18f26j50.h: 6348: extern volatile unsigned char LATB @ 0xF8A;
"6350
[; ;pic18f26j50.h: 6350: asm("LATB equ 0F8Ah");
[; <" LATB equ 0F8Ah ;# ">
[; ;pic18f26j50.h: 6353: typedef union {
[; ;pic18f26j50.h: 6354: struct {
[; ;pic18f26j50.h: 6355: unsigned LATB0 :1;
[; ;pic18f26j50.h: 6356: unsigned LATB1 :1;
[; ;pic18f26j50.h: 6357: unsigned LATB2 :1;
[; ;pic18f26j50.h: 6358: unsigned LATB3 :1;
[; ;pic18f26j50.h: 6359: unsigned LATB4 :1;
[; ;pic18f26j50.h: 6360: unsigned LATB5 :1;
[; ;pic18f26j50.h: 6361: unsigned LATB6 :1;
[; ;pic18f26j50.h: 6362: unsigned LATB7 :1;
[; ;pic18f26j50.h: 6363: };
[; ;pic18f26j50.h: 6364: struct {
[; ;pic18f26j50.h: 6365: unsigned LB0 :1;
[; ;pic18f26j50.h: 6366: };
[; ;pic18f26j50.h: 6367: struct {
[; ;pic18f26j50.h: 6368: unsigned :1;
[; ;pic18f26j50.h: 6369: unsigned LB1 :1;
[; ;pic18f26j50.h: 6370: };
[; ;pic18f26j50.h: 6371: struct {
[; ;pic18f26j50.h: 6372: unsigned :2;
[; ;pic18f26j50.h: 6373: unsigned LB2 :1;
[; ;pic18f26j50.h: 6374: };
[; ;pic18f26j50.h: 6375: struct {
[; ;pic18f26j50.h: 6376: unsigned :3;
[; ;pic18f26j50.h: 6377: unsigned LB3 :1;
[; ;pic18f26j50.h: 6378: };
[; ;pic18f26j50.h: 6379: struct {
[; ;pic18f26j50.h: 6380: unsigned :4;
[; ;pic18f26j50.h: 6381: unsigned LB4 :1;
[; ;pic18f26j50.h: 6382: };
[; ;pic18f26j50.h: 6383: struct {
[; ;pic18f26j50.h: 6384: unsigned :5;
[; ;pic18f26j50.h: 6385: unsigned LB5 :1;
[; ;pic18f26j50.h: 6386: };
[; ;pic18f26j50.h: 6387: struct {
[; ;pic18f26j50.h: 6388: unsigned :6;
[; ;pic18f26j50.h: 6389: unsigned LB6 :1;
[; ;pic18f26j50.h: 6390: };
[; ;pic18f26j50.h: 6391: struct {
[; ;pic18f26j50.h: 6392: unsigned :7;
[; ;pic18f26j50.h: 6393: unsigned LB7 :1;
[; ;pic18f26j50.h: 6394: };
[; ;pic18f26j50.h: 6395: } LATBbits_t;
[; ;pic18f26j50.h: 6396: extern volatile LATBbits_t LATBbits @ 0xF8A;
[; ;pic18f26j50.h: 6480: extern volatile unsigned char LATC @ 0xF8B;
"6482
[; ;pic18f26j50.h: 6482: asm("LATC equ 0F8Bh");
[; <" LATC equ 0F8Bh ;# ">
[; ;pic18f26j50.h: 6485: typedef union {
[; ;pic18f26j50.h: 6486: struct {
[; ;pic18f26j50.h: 6487: unsigned LATC0 :1;
[; ;pic18f26j50.h: 6488: unsigned LATC1 :1;
[; ;pic18f26j50.h: 6489: unsigned LATC2 :1;
[; ;pic18f26j50.h: 6490: unsigned :1;
[; ;pic18f26j50.h: 6491: unsigned LATC4 :1;
[; ;pic18f26j50.h: 6492: unsigned LATC5 :1;
[; ;pic18f26j50.h: 6493: unsigned LATC6 :1;
[; ;pic18f26j50.h: 6494: unsigned LATC7 :1;
[; ;pic18f26j50.h: 6495: };
[; ;pic18f26j50.h: 6496: struct {
[; ;pic18f26j50.h: 6497: unsigned LC0 :1;
[; ;pic18f26j50.h: 6498: };
[; ;pic18f26j50.h: 6499: struct {
[; ;pic18f26j50.h: 6500: unsigned :1;
[; ;pic18f26j50.h: 6501: unsigned LC1 :1;
[; ;pic18f26j50.h: 6502: };
[; ;pic18f26j50.h: 6503: struct {
[; ;pic18f26j50.h: 6504: unsigned :2;
[; ;pic18f26j50.h: 6505: unsigned LC2 :1;
[; ;pic18f26j50.h: 6506: };
[; ;pic18f26j50.h: 6507: struct {
[; ;pic18f26j50.h: 6508: unsigned :3;
[; ;pic18f26j50.h: 6509: unsigned LC3 :1;
[; ;pic18f26j50.h: 6510: };
[; ;pic18f26j50.h: 6511: struct {
[; ;pic18f26j50.h: 6512: unsigned :4;
[; ;pic18f26j50.h: 6513: unsigned LC4 :1;
[; ;pic18f26j50.h: 6514: };
[; ;pic18f26j50.h: 6515: struct {
[; ;pic18f26j50.h: 6516: unsigned :5;
[; ;pic18f26j50.h: 6517: unsigned LC5 :1;
[; ;pic18f26j50.h: 6518: };
[; ;pic18f26j50.h: 6519: struct {
[; ;pic18f26j50.h: 6520: unsigned :6;
[; ;pic18f26j50.h: 6521: unsigned LC6 :1;
[; ;pic18f26j50.h: 6522: };
[; ;pic18f26j50.h: 6523: struct {
[; ;pic18f26j50.h: 6524: unsigned :7;
[; ;pic18f26j50.h: 6525: unsigned LC7 :1;
[; ;pic18f26j50.h: 6526: };
[; ;pic18f26j50.h: 6527: } LATCbits_t;
[; ;pic18f26j50.h: 6528: extern volatile LATCbits_t LATCbits @ 0xF8B;
[; ;pic18f26j50.h: 6607: extern volatile unsigned char ALRMVALL @ 0xF8E;
"6609
[; ;pic18f26j50.h: 6609: asm("ALRMVALL equ 0F8Eh");
[; <" ALRMVALL equ 0F8Eh ;# ">
[; ;pic18f26j50.h: 6612: typedef union {
[; ;pic18f26j50.h: 6613: struct {
[; ;pic18f26j50.h: 6614: unsigned ALRMVALL :8;
[; ;pic18f26j50.h: 6615: };
[; ;pic18f26j50.h: 6616: } ALRMVALLbits_t;
[; ;pic18f26j50.h: 6617: extern volatile ALRMVALLbits_t ALRMVALLbits @ 0xF8E;
[; ;pic18f26j50.h: 6626: extern volatile unsigned char ALRMVALH @ 0xF8F;
"6628
[; ;pic18f26j50.h: 6628: asm("ALRMVALH equ 0F8Fh");
[; <" ALRMVALH equ 0F8Fh ;# ">
[; ;pic18f26j50.h: 6631: typedef union {
[; ;pic18f26j50.h: 6632: struct {
[; ;pic18f26j50.h: 6633: unsigned ALRMVALH :8;
[; ;pic18f26j50.h: 6634: };
[; ;pic18f26j50.h: 6635: } ALRMVALHbits_t;
[; ;pic18f26j50.h: 6636: extern volatile ALRMVALHbits_t ALRMVALHbits @ 0xF8F;
[; ;pic18f26j50.h: 6645: extern volatile unsigned char ALRMRPT @ 0xF90;
"6647
[; ;pic18f26j50.h: 6647: asm("ALRMRPT equ 0F90h");
[; <" ALRMRPT equ 0F90h ;# ">
[; ;pic18f26j50.h: 6650: typedef union {
[; ;pic18f26j50.h: 6651: struct {
[; ;pic18f26j50.h: 6652: unsigned ARPT :8;
[; ;pic18f26j50.h: 6653: };
[; ;pic18f26j50.h: 6654: struct {
[; ;pic18f26j50.h: 6655: unsigned ARPT0 :1;
[; ;pic18f26j50.h: 6656: unsigned ARPT1 :1;
[; ;pic18f26j50.h: 6657: unsigned ARPT2 :1;
[; ;pic18f26j50.h: 6658: unsigned ARPT3 :1;
[; ;pic18f26j50.h: 6659: unsigned ARPT4 :1;
[; ;pic18f26j50.h: 6660: unsigned ARPT5 :1;
[; ;pic18f26j50.h: 6661: unsigned ARPT6 :1;
[; ;pic18f26j50.h: 6662: unsigned ARPT7 :1;
[; ;pic18f26j50.h: 6663: };
[; ;pic18f26j50.h: 6664: } ALRMRPTbits_t;
[; ;pic18f26j50.h: 6665: extern volatile ALRMRPTbits_t ALRMRPTbits @ 0xF90;
[; ;pic18f26j50.h: 6714: extern volatile unsigned char ALRMCFG @ 0xF91;
"6716
[; ;pic18f26j50.h: 6716: asm("ALRMCFG equ 0F91h");
[; <" ALRMCFG equ 0F91h ;# ">
[; ;pic18f26j50.h: 6719: typedef union {
[; ;pic18f26j50.h: 6720: struct {
[; ;pic18f26j50.h: 6721: unsigned ALRMPTR :2;
[; ;pic18f26j50.h: 6722: unsigned AMASK :4;
[; ;pic18f26j50.h: 6723: unsigned CHIME :1;
[; ;pic18f26j50.h: 6724: unsigned ALRMEN :1;
[; ;pic18f26j50.h: 6725: };
[; ;pic18f26j50.h: 6726: struct {
[; ;pic18f26j50.h: 6727: unsigned ALRMPTR0 :1;
[; ;pic18f26j50.h: 6728: unsigned ALRMPTR1 :1;
[; ;pic18f26j50.h: 6729: unsigned AMASK0 :1;
[; ;pic18f26j50.h: 6730: unsigned AMASK1 :1;
[; ;pic18f26j50.h: 6731: unsigned AMASK2 :1;
[; ;pic18f26j50.h: 6732: unsigned AMASK3 :1;
[; ;pic18f26j50.h: 6733: };
[; ;pic18f26j50.h: 6734: } ALRMCFGbits_t;
[; ;pic18f26j50.h: 6735: extern volatile ALRMCFGbits_t ALRMCFGbits @ 0xF91;
[; ;pic18f26j50.h: 6789: extern volatile unsigned char TRISA @ 0xF92;
"6791
[; ;pic18f26j50.h: 6791: asm("TRISA equ 0F92h");
[; <" TRISA equ 0F92h ;# ">
[; ;pic18f26j50.h: 6794: typedef union {
[; ;pic18f26j50.h: 6795: struct {
[; ;pic18f26j50.h: 6796: unsigned TRISA0 :1;
[; ;pic18f26j50.h: 6797: unsigned TRISA1 :1;
[; ;pic18f26j50.h: 6798: unsigned TRISA2 :1;
[; ;pic18f26j50.h: 6799: unsigned TRISA3 :1;
[; ;pic18f26j50.h: 6800: unsigned :1;
[; ;pic18f26j50.h: 6801: unsigned TRISA5 :1;
[; ;pic18f26j50.h: 6802: unsigned TRISA6 :1;
[; ;pic18f26j50.h: 6803: unsigned TRISA7 :1;
[; ;pic18f26j50.h: 6804: };
[; ;pic18f26j50.h: 6805: } TRISAbits_t;
[; ;pic18f26j50.h: 6806: extern volatile TRISAbits_t TRISAbits @ 0xF92;
[; ;pic18f26j50.h: 6845: extern volatile unsigned char TRISB @ 0xF93;
"6847
[; ;pic18f26j50.h: 6847: asm("TRISB equ 0F93h");
[; <" TRISB equ 0F93h ;# ">
[; ;pic18f26j50.h: 6850: typedef union {
[; ;pic18f26j50.h: 6851: struct {
[; ;pic18f26j50.h: 6852: unsigned TRISB0 :1;
[; ;pic18f26j50.h: 6853: unsigned TRISB1 :1;
[; ;pic18f26j50.h: 6854: unsigned TRISB2 :1;
[; ;pic18f26j50.h: 6855: unsigned TRISB3 :1;
[; ;pic18f26j50.h: 6856: unsigned TRISB4 :1;
[; ;pic18f26j50.h: 6857: unsigned TRISB5 :1;
[; ;pic18f26j50.h: 6858: unsigned TRISB6 :1;
[; ;pic18f26j50.h: 6859: unsigned TRISB7 :1;
[; ;pic18f26j50.h: 6860: };
[; ;pic18f26j50.h: 6861: } TRISBbits_t;
[; ;pic18f26j50.h: 6862: extern volatile TRISBbits_t TRISBbits @ 0xF93;
[; ;pic18f26j50.h: 6906: extern volatile unsigned char TRISC @ 0xF94;
"6908
[; ;pic18f26j50.h: 6908: asm("TRISC equ 0F94h");
[; <" TRISC equ 0F94h ;# ">
[; ;pic18f26j50.h: 6911: typedef union {
[; ;pic18f26j50.h: 6912: struct {
[; ;pic18f26j50.h: 6913: unsigned TRISC0 :1;
[; ;pic18f26j50.h: 6914: unsigned TRISC1 :1;
[; ;pic18f26j50.h: 6915: unsigned TRISC2 :1;
[; ;pic18f26j50.h: 6916: unsigned :1;
[; ;pic18f26j50.h: 6917: unsigned TRISC4 :1;
[; ;pic18f26j50.h: 6918: unsigned TRISC5 :1;
[; ;pic18f26j50.h: 6919: unsigned TRISC6 :1;
[; ;pic18f26j50.h: 6920: unsigned TRISC7 :1;
[; ;pic18f26j50.h: 6921: };
[; ;pic18f26j50.h: 6922: struct {
[; ;pic18f26j50.h: 6923: unsigned :3;
[; ;pic18f26j50.h: 6924: unsigned TRISC3 :1;
[; ;pic18f26j50.h: 6925: };
[; ;pic18f26j50.h: 6926: } TRISCbits_t;
[; ;pic18f26j50.h: 6927: extern volatile TRISCbits_t TRISCbits @ 0xF94;
[; ;pic18f26j50.h: 6971: extern volatile unsigned char T3GCON @ 0xF97;
"6973
[; ;pic18f26j50.h: 6973: asm("T3GCON equ 0F97h");
[; <" T3GCON equ 0F97h ;# ">
[; ;pic18f26j50.h: 6976: typedef union {
[; ;pic18f26j50.h: 6977: struct {
[; ;pic18f26j50.h: 6978: unsigned T3GSS0 :1;
[; ;pic18f26j50.h: 6979: unsigned T3GSS1 :1;
[; ;pic18f26j50.h: 6980: unsigned T3GVAL :1;
[; ;pic18f26j50.h: 6981: unsigned T3GGO_T3DONE :1;
[; ;pic18f26j50.h: 6982: unsigned T3GSPM :1;
[; ;pic18f26j50.h: 6983: unsigned T3GTM :1;
[; ;pic18f26j50.h: 6984: unsigned T3GPOL :1;
[; ;pic18f26j50.h: 6985: unsigned TMR3GE :1;
[; ;pic18f26j50.h: 6986: };
[; ;pic18f26j50.h: 6987: struct {
[; ;pic18f26j50.h: 6988: unsigned :3;
[; ;pic18f26j50.h: 6989: unsigned T3GGO :1;
[; ;pic18f26j50.h: 6990: };
[; ;pic18f26j50.h: 6991: struct {
[; ;pic18f26j50.h: 6992: unsigned :3;
[; ;pic18f26j50.h: 6993: unsigned T3DONE :1;
[; ;pic18f26j50.h: 6994: };
[; ;pic18f26j50.h: 6995: } T3GCONbits_t;
[; ;pic18f26j50.h: 6996: extern volatile T3GCONbits_t T3GCONbits @ 0xF97;
[; ;pic18f26j50.h: 7050: extern volatile unsigned char RTCVALL @ 0xF98;
"7052
[; ;pic18f26j50.h: 7052: asm("RTCVALL equ 0F98h");
[; <" RTCVALL equ 0F98h ;# ">
[; ;pic18f26j50.h: 7055: typedef union {
[; ;pic18f26j50.h: 7056: struct {
[; ;pic18f26j50.h: 7057: unsigned RTCVALL :8;
[; ;pic18f26j50.h: 7058: };
[; ;pic18f26j50.h: 7059: } RTCVALLbits_t;
[; ;pic18f26j50.h: 7060: extern volatile RTCVALLbits_t RTCVALLbits @ 0xF98;
[; ;pic18f26j50.h: 7069: extern volatile unsigned char RTCVALH @ 0xF99;
"7071
[; ;pic18f26j50.h: 7071: asm("RTCVALH equ 0F99h");
[; <" RTCVALH equ 0F99h ;# ">
[; ;pic18f26j50.h: 7074: typedef union {
[; ;pic18f26j50.h: 7075: struct {
[; ;pic18f26j50.h: 7076: unsigned RTCVALH :8;
[; ;pic18f26j50.h: 7077: };
[; ;pic18f26j50.h: 7078: struct {
[; ;pic18f26j50.h: 7079: unsigned :6;
[; ;pic18f26j50.h: 7080: unsigned WAITB0 :1;
[; ;pic18f26j50.h: 7081: };
[; ;pic18f26j50.h: 7082: struct {
[; ;pic18f26j50.h: 7083: unsigned :7;
[; ;pic18f26j50.h: 7084: unsigned WAITB1 :1;
[; ;pic18f26j50.h: 7085: };
[; ;pic18f26j50.h: 7086: struct {
[; ;pic18f26j50.h: 7087: unsigned WAITE0 :1;
[; ;pic18f26j50.h: 7088: };
[; ;pic18f26j50.h: 7089: struct {
[; ;pic18f26j50.h: 7090: unsigned :1;
[; ;pic18f26j50.h: 7091: unsigned WAITE1 :1;
[; ;pic18f26j50.h: 7092: };
[; ;pic18f26j50.h: 7093: struct {
[; ;pic18f26j50.h: 7094: unsigned :2;
[; ;pic18f26j50.h: 7095: unsigned WAITM0 :1;
[; ;pic18f26j50.h: 7096: };
[; ;pic18f26j50.h: 7097: struct {
[; ;pic18f26j50.h: 7098: unsigned :3;
[; ;pic18f26j50.h: 7099: unsigned WAITM1 :1;
[; ;pic18f26j50.h: 7100: };
[; ;pic18f26j50.h: 7101: struct {
[; ;pic18f26j50.h: 7102: unsigned :4;
[; ;pic18f26j50.h: 7103: unsigned WAITM2 :1;
[; ;pic18f26j50.h: 7104: };
[; ;pic18f26j50.h: 7105: struct {
[; ;pic18f26j50.h: 7106: unsigned :5;
[; ;pic18f26j50.h: 7107: unsigned WAITM3 :1;
[; ;pic18f26j50.h: 7108: };
[; ;pic18f26j50.h: 7109: } RTCVALHbits_t;
[; ;pic18f26j50.h: 7110: extern volatile RTCVALHbits_t RTCVALHbits @ 0xF99;
[; ;pic18f26j50.h: 7159: extern volatile unsigned char T1GCON @ 0xF9A;
"7161
[; ;pic18f26j50.h: 7161: asm("T1GCON equ 0F9Ah");
[; <" T1GCON equ 0F9Ah ;# ">
[; ;pic18f26j50.h: 7164: typedef union {
[; ;pic18f26j50.h: 7165: struct {
[; ;pic18f26j50.h: 7166: unsigned T1GSS0 :1;
[; ;pic18f26j50.h: 7167: unsigned T1GSS1 :1;
[; ;pic18f26j50.h: 7168: unsigned T1GVAL :1;
[; ;pic18f26j50.h: 7169: unsigned T1GGO_T1DONE :1;
[; ;pic18f26j50.h: 7170: unsigned T1GSPM :1;
[; ;pic18f26j50.h: 7171: unsigned T1GTM :1;
[; ;pic18f26j50.h: 7172: unsigned T1GPOL :1;
[; ;pic18f26j50.h: 7173: unsigned TMR1GE :1;
[; ;pic18f26j50.h: 7174: };
[; ;pic18f26j50.h: 7175: struct {
[; ;pic18f26j50.h: 7176: unsigned :3;
[; ;pic18f26j50.h: 7177: unsigned T1GGO :1;
[; ;pic18f26j50.h: 7178: };
[; ;pic18f26j50.h: 7179: struct {
[; ;pic18f26j50.h: 7180: unsigned :3;
[; ;pic18f26j50.h: 7181: unsigned T1DONE :1;
[; ;pic18f26j50.h: 7182: };
[; ;pic18f26j50.h: 7183: } T1GCONbits_t;
[; ;pic18f26j50.h: 7184: extern volatile T1GCONbits_t T1GCONbits @ 0xF9A;
[; ;pic18f26j50.h: 7238: extern volatile unsigned char OSCTUNE @ 0xF9B;
"7240
[; ;pic18f26j50.h: 7240: asm("OSCTUNE equ 0F9Bh");
[; <" OSCTUNE equ 0F9Bh ;# ">
[; ;pic18f26j50.h: 7243: typedef union {
[; ;pic18f26j50.h: 7244: struct {
[; ;pic18f26j50.h: 7245: unsigned TUN :6;
[; ;pic18f26j50.h: 7246: unsigned PLLEN :1;
[; ;pic18f26j50.h: 7247: unsigned INTSRC :1;
[; ;pic18f26j50.h: 7248: };
[; ;pic18f26j50.h: 7249: struct {
[; ;pic18f26j50.h: 7250: unsigned TUN0 :1;
[; ;pic18f26j50.h: 7251: unsigned TUN1 :1;
[; ;pic18f26j50.h: 7252: unsigned TUN2 :1;
[; ;pic18f26j50.h: 7253: unsigned TUN3 :1;
[; ;pic18f26j50.h: 7254: unsigned TUN4 :1;
[; ;pic18f26j50.h: 7255: unsigned TUN5 :1;
[; ;pic18f26j50.h: 7256: };
[; ;pic18f26j50.h: 7257: } OSCTUNEbits_t;
[; ;pic18f26j50.h: 7258: extern volatile OSCTUNEbits_t OSCTUNEbits @ 0xF9B;
[; ;pic18f26j50.h: 7307: extern volatile unsigned char RCSTA2 @ 0xF9C;
"7309
[; ;pic18f26j50.h: 7309: asm("RCSTA2 equ 0F9Ch");
[; <" RCSTA2 equ 0F9Ch ;# ">
[; ;pic18f26j50.h: 7312: typedef union {
[; ;pic18f26j50.h: 7313: struct {
[; ;pic18f26j50.h: 7314: unsigned RX9D :1;
[; ;pic18f26j50.h: 7315: unsigned OERR :1;
[; ;pic18f26j50.h: 7316: unsigned FERR :1;
[; ;pic18f26j50.h: 7317: unsigned ADDEN :1;
[; ;pic18f26j50.h: 7318: unsigned CREN :1;
[; ;pic18f26j50.h: 7319: unsigned SREN :1;
[; ;pic18f26j50.h: 7320: unsigned RX9 :1;
[; ;pic18f26j50.h: 7321: unsigned SPEN :1;
[; ;pic18f26j50.h: 7322: };
[; ;pic18f26j50.h: 7323: struct {
[; ;pic18f26j50.h: 7324: unsigned RX9D2 :1;
[; ;pic18f26j50.h: 7325: unsigned OERR2 :1;
[; ;pic18f26j50.h: 7326: unsigned FERR2 :1;
[; ;pic18f26j50.h: 7327: unsigned ADDEN2 :1;
[; ;pic18f26j50.h: 7328: unsigned CREN2 :1;
[; ;pic18f26j50.h: 7329: unsigned SREN2 :1;
[; ;pic18f26j50.h: 7330: unsigned RX92 :1;
[; ;pic18f26j50.h: 7331: unsigned SPEN2 :1;
[; ;pic18f26j50.h: 7332: };
[; ;pic18f26j50.h: 7333: struct {
[; ;pic18f26j50.h: 7334: unsigned :6;
[; ;pic18f26j50.h: 7335: unsigned RC8_92 :1;
[; ;pic18f26j50.h: 7336: };
[; ;pic18f26j50.h: 7337: struct {
[; ;pic18f26j50.h: 7338: unsigned :6;
[; ;pic18f26j50.h: 7339: unsigned RC92 :1;
[; ;pic18f26j50.h: 7340: };
[; ;pic18f26j50.h: 7341: struct {
[; ;pic18f26j50.h: 7342: unsigned RCD82 :1;
[; ;pic18f26j50.h: 7343: };
[; ;pic18f26j50.h: 7344: } RCSTA2bits_t;
[; ;pic18f26j50.h: 7345: extern volatile RCSTA2bits_t RCSTA2bits @ 0xF9C;
[; ;pic18f26j50.h: 7444: extern volatile unsigned char PIE1 @ 0xF9D;
"7446
[; ;pic18f26j50.h: 7446: asm("PIE1 equ 0F9Dh");
[; <" PIE1 equ 0F9Dh ;# ">
[; ;pic18f26j50.h: 7449: typedef union {
[; ;pic18f26j50.h: 7450: struct {
[; ;pic18f26j50.h: 7451: unsigned TMR1IE :1;
[; ;pic18f26j50.h: 7452: unsigned TMR2IE :1;
[; ;pic18f26j50.h: 7453: unsigned CCP1IE :1;
[; ;pic18f26j50.h: 7454: unsigned SSP1IE :1;
[; ;pic18f26j50.h: 7455: unsigned TX1IE :1;
[; ;pic18f26j50.h: 7456: unsigned RC1IE :1;
[; ;pic18f26j50.h: 7457: unsigned ADIE :1;
[; ;pic18f26j50.h: 7458: };
[; ;pic18f26j50.h: 7459: struct {
[; ;pic18f26j50.h: 7460: unsigned :3;
[; ;pic18f26j50.h: 7461: unsigned SSPIE :1;
[; ;pic18f26j50.h: 7462: unsigned TXIE :1;
[; ;pic18f26j50.h: 7463: unsigned RCIE :1;
[; ;pic18f26j50.h: 7464: };
[; ;pic18f26j50.h: 7465: } PIE1bits_t;
[; ;pic18f26j50.h: 7466: extern volatile PIE1bits_t PIE1bits @ 0xF9D;
[; ;pic18f26j50.h: 7520: extern volatile unsigned char PIR1 @ 0xF9E;
"7522
[; ;pic18f26j50.h: 7522: asm("PIR1 equ 0F9Eh");
[; <" PIR1 equ 0F9Eh ;# ">
[; ;pic18f26j50.h: 7525: typedef union {
[; ;pic18f26j50.h: 7526: struct {
[; ;pic18f26j50.h: 7527: unsigned TMR1IF :1;
[; ;pic18f26j50.h: 7528: unsigned TMR2IF :1;
[; ;pic18f26j50.h: 7529: unsigned CCP1IF :1;
[; ;pic18f26j50.h: 7530: unsigned SSP1IF :1;
[; ;pic18f26j50.h: 7531: unsigned TX1IF :1;
[; ;pic18f26j50.h: 7532: unsigned RC1IF :1;
[; ;pic18f26j50.h: 7533: unsigned ADIF :1;
[; ;pic18f26j50.h: 7534: };
[; ;pic18f26j50.h: 7535: struct {
[; ;pic18f26j50.h: 7536: unsigned :3;
[; ;pic18f26j50.h: 7537: unsigned SSPIF :1;
[; ;pic18f26j50.h: 7538: unsigned TXIF :1;
[; ;pic18f26j50.h: 7539: unsigned RCIF :1;
[; ;pic18f26j50.h: 7540: };
[; ;pic18f26j50.h: 7541: } PIR1bits_t;
[; ;pic18f26j50.h: 7542: extern volatile PIR1bits_t PIR1bits @ 0xF9E;
[; ;pic18f26j50.h: 7596: extern volatile unsigned char IPR1 @ 0xF9F;
"7598
[; ;pic18f26j50.h: 7598: asm("IPR1 equ 0F9Fh");
[; <" IPR1 equ 0F9Fh ;# ">
[; ;pic18f26j50.h: 7601: typedef union {
[; ;pic18f26j50.h: 7602: struct {
[; ;pic18f26j50.h: 7603: unsigned TMR1IP :1;
[; ;pic18f26j50.h: 7604: unsigned TMR2IP :1;
[; ;pic18f26j50.h: 7605: unsigned CCP1IP :1;
[; ;pic18f26j50.h: 7606: unsigned SSP1IP :1;
[; ;pic18f26j50.h: 7607: unsigned TX1IP :1;
[; ;pic18f26j50.h: 7608: unsigned RC1IP :1;
[; ;pic18f26j50.h: 7609: unsigned ADIP :1;
[; ;pic18f26j50.h: 7610: };
[; ;pic18f26j50.h: 7611: struct {
[; ;pic18f26j50.h: 7612: unsigned :3;
[; ;pic18f26j50.h: 7613: unsigned SSPIP :1;
[; ;pic18f26j50.h: 7614: unsigned TXIP :1;
[; ;pic18f26j50.h: 7615: unsigned RCIP :1;
[; ;pic18f26j50.h: 7616: };
[; ;pic18f26j50.h: 7617: } IPR1bits_t;
[; ;pic18f26j50.h: 7618: extern volatile IPR1bits_t IPR1bits @ 0xF9F;
[; ;pic18f26j50.h: 7672: extern volatile unsigned char PIE2 @ 0xFA0;
"7674
[; ;pic18f26j50.h: 7674: asm("PIE2 equ 0FA0h");
[; <" PIE2 equ 0FA0h ;# ">
[; ;pic18f26j50.h: 7677: typedef union {
[; ;pic18f26j50.h: 7678: struct {
[; ;pic18f26j50.h: 7679: unsigned CCP2IE :1;
[; ;pic18f26j50.h: 7680: unsigned TMR3IE :1;
[; ;pic18f26j50.h: 7681: unsigned LVDIE :1;
[; ;pic18f26j50.h: 7682: unsigned BCL1IE :1;
[; ;pic18f26j50.h: 7683: unsigned USBIE :1;
[; ;pic18f26j50.h: 7684: unsigned CM1IE :1;
[; ;pic18f26j50.h: 7685: unsigned CM2IE :1;
[; ;pic18f26j50.h: 7686: unsigned OSCFIE :1;
[; ;pic18f26j50.h: 7687: };
[; ;pic18f26j50.h: 7688: struct {
[; ;pic18f26j50.h: 7689: unsigned :3;
[; ;pic18f26j50.h: 7690: unsigned BCLIE :1;
[; ;pic18f26j50.h: 7691: };
[; ;pic18f26j50.h: 7692: struct {
[; ;pic18f26j50.h: 7693: unsigned :6;
[; ;pic18f26j50.h: 7694: unsigned CMIE :1;
[; ;pic18f26j50.h: 7695: };
[; ;pic18f26j50.h: 7696: } PIE2bits_t;
[; ;pic18f26j50.h: 7697: extern volatile PIE2bits_t PIE2bits @ 0xFA0;
[; ;pic18f26j50.h: 7751: extern volatile unsigned char PIR2 @ 0xFA1;
"7753
[; ;pic18f26j50.h: 7753: asm("PIR2 equ 0FA1h");
[; <" PIR2 equ 0FA1h ;# ">
[; ;pic18f26j50.h: 7756: typedef union {
[; ;pic18f26j50.h: 7757: struct {
[; ;pic18f26j50.h: 7758: unsigned CCP2IF :1;
[; ;pic18f26j50.h: 7759: unsigned TMR3IF :1;
[; ;pic18f26j50.h: 7760: unsigned LVDIF :1;
[; ;pic18f26j50.h: 7761: unsigned BCL1IF :1;
[; ;pic18f26j50.h: 7762: unsigned USBIF :1;
[; ;pic18f26j50.h: 7763: unsigned CM1IF :1;
[; ;pic18f26j50.h: 7764: unsigned CM2IF :1;
[; ;pic18f26j50.h: 7765: unsigned OSCFIF :1;
[; ;pic18f26j50.h: 7766: };
[; ;pic18f26j50.h: 7767: struct {
[; ;pic18f26j50.h: 7768: unsigned :3;
[; ;pic18f26j50.h: 7769: unsigned BCLIF :1;
[; ;pic18f26j50.h: 7770: };
[; ;pic18f26j50.h: 7771: struct {
[; ;pic18f26j50.h: 7772: unsigned :6;
[; ;pic18f26j50.h: 7773: unsigned CMIF :1;
[; ;pic18f26j50.h: 7774: };
[; ;pic18f26j50.h: 7775: } PIR2bits_t;
[; ;pic18f26j50.h: 7776: extern volatile PIR2bits_t PIR2bits @ 0xFA1;
[; ;pic18f26j50.h: 7830: extern volatile unsigned char IPR2 @ 0xFA2;
"7832
[; ;pic18f26j50.h: 7832: asm("IPR2 equ 0FA2h");
[; <" IPR2 equ 0FA2h ;# ">
[; ;pic18f26j50.h: 7835: typedef union {
[; ;pic18f26j50.h: 7836: struct {
[; ;pic18f26j50.h: 7837: unsigned CCP2IP :1;
[; ;pic18f26j50.h: 7838: unsigned TMR3IP :1;
[; ;pic18f26j50.h: 7839: unsigned LVDIP :1;
[; ;pic18f26j50.h: 7840: unsigned BCL1IP :1;
[; ;pic18f26j50.h: 7841: unsigned USBIP :1;
[; ;pic18f26j50.h: 7842: unsigned CM1IP :1;
[; ;pic18f26j50.h: 7843: unsigned CM2IP :1;
[; ;pic18f26j50.h: 7844: unsigned OSCFIP :1;
[; ;pic18f26j50.h: 7845: };
[; ;pic18f26j50.h: 7846: struct {
[; ;pic18f26j50.h: 7847: unsigned :3;
[; ;pic18f26j50.h: 7848: unsigned BCLIP :1;
[; ;pic18f26j50.h: 7849: };
[; ;pic18f26j50.h: 7850: struct {
[; ;pic18f26j50.h: 7851: unsigned :6;
[; ;pic18f26j50.h: 7852: unsigned CMIP :1;
[; ;pic18f26j50.h: 7853: };
[; ;pic18f26j50.h: 7854: } IPR2bits_t;
[; ;pic18f26j50.h: 7855: extern volatile IPR2bits_t IPR2bits @ 0xFA2;
[; ;pic18f26j50.h: 7909: extern volatile unsigned char PIE3 @ 0xFA3;
"7911
[; ;pic18f26j50.h: 7911: asm("PIE3 equ 0FA3h");
[; <" PIE3 equ 0FA3h ;# ">
[; ;pic18f26j50.h: 7914: typedef union {
[; ;pic18f26j50.h: 7915: struct {
[; ;pic18f26j50.h: 7916: unsigned RTCCIE :1;
[; ;pic18f26j50.h: 7917: unsigned TMR3GIE :1;
[; ;pic18f26j50.h: 7918: unsigned CTMUIE :1;
[; ;pic18f26j50.h: 7919: unsigned TMR4IE :1;
[; ;pic18f26j50.h: 7920: unsigned TX2IE :1;
[; ;pic18f26j50.h: 7921: unsigned RC2IE :1;
[; ;pic18f26j50.h: 7922: unsigned BCL2IE :1;
[; ;pic18f26j50.h: 7923: unsigned SSP2IE :1;
[; ;pic18f26j50.h: 7924: };
[; ;pic18f26j50.h: 7925: struct {
[; ;pic18f26j50.h: 7926: unsigned RXB0IE :1;
[; ;pic18f26j50.h: 7927: };
[; ;pic18f26j50.h: 7928: struct {
[; ;pic18f26j50.h: 7929: unsigned :1;
[; ;pic18f26j50.h: 7930: unsigned RXB1IE :1;
[; ;pic18f26j50.h: 7931: };
[; ;pic18f26j50.h: 7932: struct {
[; ;pic18f26j50.h: 7933: unsigned :1;
[; ;pic18f26j50.h: 7934: unsigned RXBNIE :1;
[; ;pic18f26j50.h: 7935: };
[; ;pic18f26j50.h: 7936: struct {
[; ;pic18f26j50.h: 7937: unsigned :2;
[; ;pic18f26j50.h: 7938: unsigned TXB0IE :1;
[; ;pic18f26j50.h: 7939: };
[; ;pic18f26j50.h: 7940: struct {
[; ;pic18f26j50.h: 7941: unsigned :3;
[; ;pic18f26j50.h: 7942: unsigned TXB1IE :1;
[; ;pic18f26j50.h: 7943: };
[; ;pic18f26j50.h: 7944: struct {
[; ;pic18f26j50.h: 7945: unsigned :4;
[; ;pic18f26j50.h: 7946: unsigned TXB2IE :1;
[; ;pic18f26j50.h: 7947: };
[; ;pic18f26j50.h: 7948: struct {
[; ;pic18f26j50.h: 7949: unsigned :4;
[; ;pic18f26j50.h: 7950: unsigned TXBNIE :1;
[; ;pic18f26j50.h: 7951: };
[; ;pic18f26j50.h: 7952: } PIE3bits_t;
[; ;pic18f26j50.h: 7953: extern volatile PIE3bits_t PIE3bits @ 0xFA3;
[; ;pic18f26j50.h: 8032: extern volatile unsigned char PIR3 @ 0xFA4;
"8034
[; ;pic18f26j50.h: 8034: asm("PIR3 equ 0FA4h");
[; <" PIR3 equ 0FA4h ;# ">
[; ;pic18f26j50.h: 8037: typedef union {
[; ;pic18f26j50.h: 8038: struct {
[; ;pic18f26j50.h: 8039: unsigned RTCCIF :1;
[; ;pic18f26j50.h: 8040: unsigned TMR3GIF :1;
[; ;pic18f26j50.h: 8041: unsigned CTMUIF :1;
[; ;pic18f26j50.h: 8042: unsigned TMR4IF :1;
[; ;pic18f26j50.h: 8043: unsigned TX2IF :1;
[; ;pic18f26j50.h: 8044: unsigned RC2IF :1;
[; ;pic18f26j50.h: 8045: unsigned BCL2IF :1;
[; ;pic18f26j50.h: 8046: unsigned SSP2IF :1;
[; ;pic18f26j50.h: 8047: };
[; ;pic18f26j50.h: 8048: struct {
[; ;pic18f26j50.h: 8049: unsigned :1;
[; ;pic18f26j50.h: 8050: unsigned RXBNIF :1;
[; ;pic18f26j50.h: 8051: };
[; ;pic18f26j50.h: 8052: struct {
[; ;pic18f26j50.h: 8053: unsigned :4;
[; ;pic18f26j50.h: 8054: unsigned TXBNIF :1;
[; ;pic18f26j50.h: 8055: };
[; ;pic18f26j50.h: 8056: } PIR3bits_t;
[; ;pic18f26j50.h: 8057: extern volatile PIR3bits_t PIR3bits @ 0xFA4;
[; ;pic18f26j50.h: 8111: extern volatile unsigned char IPR3 @ 0xFA5;
"8113
[; ;pic18f26j50.h: 8113: asm("IPR3 equ 0FA5h");
[; <" IPR3 equ 0FA5h ;# ">
[; ;pic18f26j50.h: 8116: typedef union {
[; ;pic18f26j50.h: 8117: struct {
[; ;pic18f26j50.h: 8118: unsigned RTCCIP :1;
[; ;pic18f26j50.h: 8119: unsigned TMR3GIP :1;
[; ;pic18f26j50.h: 8120: unsigned CTMUIP :1;
[; ;pic18f26j50.h: 8121: unsigned TMR4IP :1;
[; ;pic18f26j50.h: 8122: unsigned TX2IP :1;
[; ;pic18f26j50.h: 8123: unsigned RC2IP :1;
[; ;pic18f26j50.h: 8124: unsigned BCL2IP :1;
[; ;pic18f26j50.h: 8125: unsigned SSP2IP :1;
[; ;pic18f26j50.h: 8126: };
[; ;pic18f26j50.h: 8127: struct {
[; ;pic18f26j50.h: 8128: unsigned :1;
[; ;pic18f26j50.h: 8129: unsigned RXBNIP :1;
[; ;pic18f26j50.h: 8130: };
[; ;pic18f26j50.h: 8131: struct {
[; ;pic18f26j50.h: 8132: unsigned :4;
[; ;pic18f26j50.h: 8133: unsigned TXBNIP :1;
[; ;pic18f26j50.h: 8134: };
[; ;pic18f26j50.h: 8135: } IPR3bits_t;
[; ;pic18f26j50.h: 8136: extern volatile IPR3bits_t IPR3bits @ 0xFA5;
[; ;pic18f26j50.h: 8190: extern volatile unsigned char EECON1 @ 0xFA6;
"8192
[; ;pic18f26j50.h: 8192: asm("EECON1 equ 0FA6h");
[; <" EECON1 equ 0FA6h ;# ">
[; ;pic18f26j50.h: 8195: typedef union {
[; ;pic18f26j50.h: 8196: struct {
[; ;pic18f26j50.h: 8197: unsigned :1;
[; ;pic18f26j50.h: 8198: unsigned WR :1;
[; ;pic18f26j50.h: 8199: unsigned WREN :1;
[; ;pic18f26j50.h: 8200: unsigned WRERR :1;
[; ;pic18f26j50.h: 8201: unsigned FREE :1;
[; ;pic18f26j50.h: 8202: unsigned WPROG :1;
[; ;pic18f26j50.h: 8203: };
[; ;pic18f26j50.h: 8204: } EECON1bits_t;
[; ;pic18f26j50.h: 8205: extern volatile EECON1bits_t EECON1bits @ 0xFA6;
[; ;pic18f26j50.h: 8234: extern volatile unsigned char EECON2 @ 0xFA7;
"8236
[; ;pic18f26j50.h: 8236: asm("EECON2 equ 0FA7h");
[; <" EECON2 equ 0FA7h ;# ">
[; ;pic18f26j50.h: 8239: typedef union {
[; ;pic18f26j50.h: 8240: struct {
[; ;pic18f26j50.h: 8241: unsigned EECON2 :8;
[; ;pic18f26j50.h: 8242: };
[; ;pic18f26j50.h: 8243: } EECON2bits_t;
[; ;pic18f26j50.h: 8244: extern volatile EECON2bits_t EECON2bits @ 0xFA7;
[; ;pic18f26j50.h: 8253: extern volatile unsigned char TXSTA2 @ 0xFA8;
"8255
[; ;pic18f26j50.h: 8255: asm("TXSTA2 equ 0FA8h");
[; <" TXSTA2 equ 0FA8h ;# ">
[; ;pic18f26j50.h: 8258: typedef union {
[; ;pic18f26j50.h: 8259: struct {
[; ;pic18f26j50.h: 8260: unsigned TX9D :1;
[; ;pic18f26j50.h: 8261: unsigned TRMT :1;
[; ;pic18f26j50.h: 8262: unsigned BRGH :1;
[; ;pic18f26j50.h: 8263: unsigned SENDB :1;
[; ;pic18f26j50.h: 8264: unsigned SYNC :1;
[; ;pic18f26j50.h: 8265: unsigned TXEN :1;
[; ;pic18f26j50.h: 8266: unsigned TX9 :1;
[; ;pic18f26j50.h: 8267: unsigned CSRC :1;
[; ;pic18f26j50.h: 8268: };
[; ;pic18f26j50.h: 8269: struct {
[; ;pic18f26j50.h: 8270: unsigned TX9D2 :1;
[; ;pic18f26j50.h: 8271: unsigned TRMT2 :1;
[; ;pic18f26j50.h: 8272: unsigned BRGH2 :1;
[; ;pic18f26j50.h: 8273: unsigned SENDB2 :1;
[; ;pic18f26j50.h: 8274: unsigned SYNC2 :1;
[; ;pic18f26j50.h: 8275: unsigned TXEN2 :1;
[; ;pic18f26j50.h: 8276: unsigned TX92 :1;
[; ;pic18f26j50.h: 8277: unsigned CSRC2 :1;
[; ;pic18f26j50.h: 8278: };
[; ;pic18f26j50.h: 8279: struct {
[; ;pic18f26j50.h: 8280: unsigned :6;
[; ;pic18f26j50.h: 8281: unsigned TX8_92 :1;
[; ;pic18f26j50.h: 8282: };
[; ;pic18f26j50.h: 8283: struct {
[; ;pic18f26j50.h: 8284: unsigned TXD82 :1;
[; ;pic18f26j50.h: 8285: };
[; ;pic18f26j50.h: 8286: } TXSTA2bits_t;
[; ;pic18f26j50.h: 8287: extern volatile TXSTA2bits_t TXSTA2bits @ 0xFA8;
[; ;pic18f26j50.h: 8381: extern volatile unsigned char TXREG2 @ 0xFA9;
"8383
[; ;pic18f26j50.h: 8383: asm("TXREG2 equ 0FA9h");
[; <" TXREG2 equ 0FA9h ;# ">
[; ;pic18f26j50.h: 8386: typedef union {
[; ;pic18f26j50.h: 8387: struct {
[; ;pic18f26j50.h: 8388: unsigned TXREG2 :8;
[; ;pic18f26j50.h: 8389: };
[; ;pic18f26j50.h: 8390: } TXREG2bits_t;
[; ;pic18f26j50.h: 8391: extern volatile TXREG2bits_t TXREG2bits @ 0xFA9;
[; ;pic18f26j50.h: 8400: extern volatile unsigned char RCREG2 @ 0xFAA;
"8402
[; ;pic18f26j50.h: 8402: asm("RCREG2 equ 0FAAh");
[; <" RCREG2 equ 0FAAh ;# ">
[; ;pic18f26j50.h: 8405: typedef union {
[; ;pic18f26j50.h: 8406: struct {
[; ;pic18f26j50.h: 8407: unsigned RCREG2 :8;
[; ;pic18f26j50.h: 8408: };
[; ;pic18f26j50.h: 8409: } RCREG2bits_t;
[; ;pic18f26j50.h: 8410: extern volatile RCREG2bits_t RCREG2bits @ 0xFAA;
[; ;pic18f26j50.h: 8419: extern volatile unsigned char SPBRG2 @ 0xFAB;
"8421
[; ;pic18f26j50.h: 8421: asm("SPBRG2 equ 0FABh");
[; <" SPBRG2 equ 0FABh ;# ">
[; ;pic18f26j50.h: 8424: typedef union {
[; ;pic18f26j50.h: 8425: struct {
[; ;pic18f26j50.h: 8426: unsigned SPBRG2 :8;
[; ;pic18f26j50.h: 8427: };
[; ;pic18f26j50.h: 8428: } SPBRG2bits_t;
[; ;pic18f26j50.h: 8429: extern volatile SPBRG2bits_t SPBRG2bits @ 0xFAB;
[; ;pic18f26j50.h: 8438: extern volatile unsigned char RCSTA1 @ 0xFAC;
"8440
[; ;pic18f26j50.h: 8440: asm("RCSTA1 equ 0FACh");
[; <" RCSTA1 equ 0FACh ;# ">
[; ;pic18f26j50.h: 8443: extern volatile unsigned char RCSTA @ 0xFAC;
"8445
[; ;pic18f26j50.h: 8445: asm("RCSTA equ 0FACh");
[; <" RCSTA equ 0FACh ;# ">
[; ;pic18f26j50.h: 8448: typedef union {
[; ;pic18f26j50.h: 8449: struct {
[; ;pic18f26j50.h: 8450: unsigned RX9D :1;
[; ;pic18f26j50.h: 8451: unsigned OERR :1;
[; ;pic18f26j50.h: 8452: unsigned FERR :1;
[; ;pic18f26j50.h: 8453: unsigned ADDEN :1;
[; ;pic18f26j50.h: 8454: unsigned CREN :1;
[; ;pic18f26j50.h: 8455: unsigned SREN :1;
[; ;pic18f26j50.h: 8456: unsigned RX9 :1;
[; ;pic18f26j50.h: 8457: unsigned SPEN :1;
[; ;pic18f26j50.h: 8458: };
[; ;pic18f26j50.h: 8459: struct {
[; ;pic18f26j50.h: 8460: unsigned RCD8 :1;
[; ;pic18f26j50.h: 8461: unsigned :2;
[; ;pic18f26j50.h: 8462: unsigned ADEN :1;
[; ;pic18f26j50.h: 8463: unsigned :2;
[; ;pic18f26j50.h: 8464: unsigned RC9 :1;
[; ;pic18f26j50.h: 8465: };
[; ;pic18f26j50.h: 8466: struct {
[; ;pic18f26j50.h: 8467: unsigned :6;
[; ;pic18f26j50.h: 8468: unsigned NOT_RC8 :1;
[; ;pic18f26j50.h: 8469: };
[; ;pic18f26j50.h: 8470: struct {
[; ;pic18f26j50.h: 8471: unsigned :6;
[; ;pic18f26j50.h: 8472: unsigned nRC8 :1;
[; ;pic18f26j50.h: 8473: };
[; ;pic18f26j50.h: 8474: struct {
[; ;pic18f26j50.h: 8475: unsigned :6;
[; ;pic18f26j50.h: 8476: unsigned RC8_9 :1;
[; ;pic18f26j50.h: 8477: };
[; ;pic18f26j50.h: 8478: struct {
[; ;pic18f26j50.h: 8479: unsigned RX9D1 :1;
[; ;pic18f26j50.h: 8480: unsigned OERR1 :1;
[; ;pic18f26j50.h: 8481: unsigned FERR1 :1;
[; ;pic18f26j50.h: 8482: unsigned ADDEN1 :1;
[; ;pic18f26j50.h: 8483: unsigned CREN1 :1;
[; ;pic18f26j50.h: 8484: unsigned SREN1 :1;
[; ;pic18f26j50.h: 8485: unsigned RX91 :1;
[; ;pic18f26j50.h: 8486: unsigned SPEN1 :1;
[; ;pic18f26j50.h: 8487: };
[; ;pic18f26j50.h: 8488: struct {
[; ;pic18f26j50.h: 8489: unsigned :5;
[; ;pic18f26j50.h: 8490: unsigned SRENA :1;
[; ;pic18f26j50.h: 8491: };
[; ;pic18f26j50.h: 8492: } RCSTA1bits_t;
[; ;pic18f26j50.h: 8493: extern volatile RCSTA1bits_t RCSTA1bits @ 0xFAC;
[; ;pic18f26j50.h: 8611: typedef union {
[; ;pic18f26j50.h: 8612: struct {
[; ;pic18f26j50.h: 8613: unsigned RX9D :1;
[; ;pic18f26j50.h: 8614: unsigned OERR :1;
[; ;pic18f26j50.h: 8615: unsigned FERR :1;
[; ;pic18f26j50.h: 8616: unsigned ADDEN :1;
[; ;pic18f26j50.h: 8617: unsigned CREN :1;
[; ;pic18f26j50.h: 8618: unsigned SREN :1;
[; ;pic18f26j50.h: 8619: unsigned RX9 :1;
[; ;pic18f26j50.h: 8620: unsigned SPEN :1;
[; ;pic18f26j50.h: 8621: };
[; ;pic18f26j50.h: 8622: struct {
[; ;pic18f26j50.h: 8623: unsigned RCD8 :1;
[; ;pic18f26j50.h: 8624: unsigned :2;
[; ;pic18f26j50.h: 8625: unsigned ADEN :1;
[; ;pic18f26j50.h: 8626: unsigned :2;
[; ;pic18f26j50.h: 8627: unsigned RC9 :1;
[; ;pic18f26j50.h: 8628: };
[; ;pic18f26j50.h: 8629: struct {
[; ;pic18f26j50.h: 8630: unsigned :6;
[; ;pic18f26j50.h: 8631: unsigned NOT_RC8 :1;
[; ;pic18f26j50.h: 8632: };
[; ;pic18f26j50.h: 8633: struct {
[; ;pic18f26j50.h: 8634: unsigned :6;
[; ;pic18f26j50.h: 8635: unsigned nRC8 :1;
[; ;pic18f26j50.h: 8636: };
[; ;pic18f26j50.h: 8637: struct {
[; ;pic18f26j50.h: 8638: unsigned :6;
[; ;pic18f26j50.h: 8639: unsigned RC8_9 :1;
[; ;pic18f26j50.h: 8640: };
[; ;pic18f26j50.h: 8641: struct {
[; ;pic18f26j50.h: 8642: unsigned RX9D1 :1;
[; ;pic18f26j50.h: 8643: unsigned OERR1 :1;
[; ;pic18f26j50.h: 8644: unsigned FERR1 :1;
[; ;pic18f26j50.h: 8645: unsigned ADDEN1 :1;
[; ;pic18f26j50.h: 8646: unsigned CREN1 :1;
[; ;pic18f26j50.h: 8647: unsigned SREN1 :1;
[; ;pic18f26j50.h: 8648: unsigned RX91 :1;
[; ;pic18f26j50.h: 8649: unsigned SPEN1 :1;
[; ;pic18f26j50.h: 8650: };
[; ;pic18f26j50.h: 8651: struct {
[; ;pic18f26j50.h: 8652: unsigned :5;
[; ;pic18f26j50.h: 8653: unsigned SRENA :1;
[; ;pic18f26j50.h: 8654: };
[; ;pic18f26j50.h: 8655: } RCSTAbits_t;
[; ;pic18f26j50.h: 8656: extern volatile RCSTAbits_t RCSTAbits @ 0xFAC;
[; ;pic18f26j50.h: 8775: extern volatile unsigned char TXSTA1 @ 0xFAD;
"8777
[; ;pic18f26j50.h: 8777: asm("TXSTA1 equ 0FADh");
[; <" TXSTA1 equ 0FADh ;# ">
[; ;pic18f26j50.h: 8780: extern volatile unsigned char TXSTA @ 0xFAD;
"8782
[; ;pic18f26j50.h: 8782: asm("TXSTA equ 0FADh");
[; <" TXSTA equ 0FADh ;# ">
[; ;pic18f26j50.h: 8785: typedef union {
[; ;pic18f26j50.h: 8786: struct {
[; ;pic18f26j50.h: 8787: unsigned TX9D :1;
[; ;pic18f26j50.h: 8788: unsigned TRMT :1;
[; ;pic18f26j50.h: 8789: unsigned BRGH :1;
[; ;pic18f26j50.h: 8790: unsigned SENDB :1;
[; ;pic18f26j50.h: 8791: unsigned SYNC :1;
[; ;pic18f26j50.h: 8792: unsigned TXEN :1;
[; ;pic18f26j50.h: 8793: unsigned TX9 :1;
[; ;pic18f26j50.h: 8794: unsigned CSRC :1;
[; ;pic18f26j50.h: 8795: };
[; ;pic18f26j50.h: 8796: struct {
[; ;pic18f26j50.h: 8797: unsigned TXD8 :1;
[; ;pic18f26j50.h: 8798: unsigned :5;
[; ;pic18f26j50.h: 8799: unsigned TX8_9 :1;
[; ;pic18f26j50.h: 8800: };
[; ;pic18f26j50.h: 8801: struct {
[; ;pic18f26j50.h: 8802: unsigned :6;
[; ;pic18f26j50.h: 8803: unsigned NOT_TX8 :1;
[; ;pic18f26j50.h: 8804: };
[; ;pic18f26j50.h: 8805: struct {
[; ;pic18f26j50.h: 8806: unsigned :6;
[; ;pic18f26j50.h: 8807: unsigned nTX8 :1;
[; ;pic18f26j50.h: 8808: };
[; ;pic18f26j50.h: 8809: struct {
[; ;pic18f26j50.h: 8810: unsigned TX9D1 :1;
[; ;pic18f26j50.h: 8811: unsigned TRMT1 :1;
[; ;pic18f26j50.h: 8812: unsigned BRGH1 :1;
[; ;pic18f26j50.h: 8813: unsigned SENDB1 :1;
[; ;pic18f26j50.h: 8814: unsigned SYNC1 :1;
[; ;pic18f26j50.h: 8815: unsigned TXEN1 :1;
[; ;pic18f26j50.h: 8816: unsigned TX91 :1;
[; ;pic18f26j50.h: 8817: unsigned CSRC1 :1;
[; ;pic18f26j50.h: 8818: };
[; ;pic18f26j50.h: 8819: } TXSTA1bits_t;
[; ;pic18f26j50.h: 8820: extern volatile TXSTA1bits_t TXSTA1bits @ 0xFAD;
[; ;pic18f26j50.h: 8923: typedef union {
[; ;pic18f26j50.h: 8924: struct {
[; ;pic18f26j50.h: 8925: unsigned TX9D :1;
[; ;pic18f26j50.h: 8926: unsigned TRMT :1;
[; ;pic18f26j50.h: 8927: unsigned BRGH :1;
[; ;pic18f26j50.h: 8928: unsigned SENDB :1;
[; ;pic18f26j50.h: 8929: unsigned SYNC :1;
[; ;pic18f26j50.h: 8930: unsigned TXEN :1;
[; ;pic18f26j50.h: 8931: unsigned TX9 :1;
[; ;pic18f26j50.h: 8932: unsigned CSRC :1;
[; ;pic18f26j50.h: 8933: };
[; ;pic18f26j50.h: 8934: struct {
[; ;pic18f26j50.h: 8935: unsigned TXD8 :1;
[; ;pic18f26j50.h: 8936: unsigned :5;
[; ;pic18f26j50.h: 8937: unsigned TX8_9 :1;
[; ;pic18f26j50.h: 8938: };
[; ;pic18f26j50.h: 8939: struct {
[; ;pic18f26j50.h: 8940: unsigned :6;
[; ;pic18f26j50.h: 8941: unsigned NOT_TX8 :1;
[; ;pic18f26j50.h: 8942: };
[; ;pic18f26j50.h: 8943: struct {
[; ;pic18f26j50.h: 8944: unsigned :6;
[; ;pic18f26j50.h: 8945: unsigned nTX8 :1;
[; ;pic18f26j50.h: 8946: };
[; ;pic18f26j50.h: 8947: struct {
[; ;pic18f26j50.h: 8948: unsigned TX9D1 :1;
[; ;pic18f26j50.h: 8949: unsigned TRMT1 :1;
[; ;pic18f26j50.h: 8950: unsigned BRGH1 :1;
[; ;pic18f26j50.h: 8951: unsigned SENDB1 :1;
[; ;pic18f26j50.h: 8952: unsigned SYNC1 :1;
[; ;pic18f26j50.h: 8953: unsigned TXEN1 :1;
[; ;pic18f26j50.h: 8954: unsigned TX91 :1;
[; ;pic18f26j50.h: 8955: unsigned CSRC1 :1;
[; ;pic18f26j50.h: 8956: };
[; ;pic18f26j50.h: 8957: } TXSTAbits_t;
[; ;pic18f26j50.h: 8958: extern volatile TXSTAbits_t TXSTAbits @ 0xFAD;
[; ;pic18f26j50.h: 9062: extern volatile unsigned char TXREG1 @ 0xFAE;
"9064
[; ;pic18f26j50.h: 9064: asm("TXREG1 equ 0FAEh");
[; <" TXREG1 equ 0FAEh ;# ">
[; ;pic18f26j50.h: 9067: extern volatile unsigned char TXREG @ 0xFAE;
"9069
[; ;pic18f26j50.h: 9069: asm("TXREG equ 0FAEh");
[; <" TXREG equ 0FAEh ;# ">
[; ;pic18f26j50.h: 9072: typedef union {
[; ;pic18f26j50.h: 9073: struct {
[; ;pic18f26j50.h: 9074: unsigned TXREG1 :8;
[; ;pic18f26j50.h: 9075: };
[; ;pic18f26j50.h: 9076: } TXREG1bits_t;
[; ;pic18f26j50.h: 9077: extern volatile TXREG1bits_t TXREG1bits @ 0xFAE;
[; ;pic18f26j50.h: 9085: typedef union {
[; ;pic18f26j50.h: 9086: struct {
[; ;pic18f26j50.h: 9087: unsigned TXREG1 :8;
[; ;pic18f26j50.h: 9088: };
[; ;pic18f26j50.h: 9089: } TXREGbits_t;
[; ;pic18f26j50.h: 9090: extern volatile TXREGbits_t TXREGbits @ 0xFAE;
[; ;pic18f26j50.h: 9099: extern volatile unsigned char RCREG1 @ 0xFAF;
"9101
[; ;pic18f26j50.h: 9101: asm("RCREG1 equ 0FAFh");
[; <" RCREG1 equ 0FAFh ;# ">
[; ;pic18f26j50.h: 9104: extern volatile unsigned char RCREG @ 0xFAF;
"9106
[; ;pic18f26j50.h: 9106: asm("RCREG equ 0FAFh");
[; <" RCREG equ 0FAFh ;# ">
[; ;pic18f26j50.h: 9109: typedef union {
[; ;pic18f26j50.h: 9110: struct {
[; ;pic18f26j50.h: 9111: unsigned RCREG1 :8;
[; ;pic18f26j50.h: 9112: };
[; ;pic18f26j50.h: 9113: } RCREG1bits_t;
[; ;pic18f26j50.h: 9114: extern volatile RCREG1bits_t RCREG1bits @ 0xFAF;
[; ;pic18f26j50.h: 9122: typedef union {
[; ;pic18f26j50.h: 9123: struct {
[; ;pic18f26j50.h: 9124: unsigned RCREG1 :8;
[; ;pic18f26j50.h: 9125: };
[; ;pic18f26j50.h: 9126: } RCREGbits_t;
[; ;pic18f26j50.h: 9127: extern volatile RCREGbits_t RCREGbits @ 0xFAF;
[; ;pic18f26j50.h: 9136: extern volatile unsigned char SPBRG1 @ 0xFB0;
"9138
[; ;pic18f26j50.h: 9138: asm("SPBRG1 equ 0FB0h");
[; <" SPBRG1 equ 0FB0h ;# ">
[; ;pic18f26j50.h: 9141: extern volatile unsigned char SPBRG @ 0xFB0;
"9143
[; ;pic18f26j50.h: 9143: asm("SPBRG equ 0FB0h");
[; <" SPBRG equ 0FB0h ;# ">
[; ;pic18f26j50.h: 9146: typedef union {
[; ;pic18f26j50.h: 9147: struct {
[; ;pic18f26j50.h: 9148: unsigned SPBRG1 :8;
[; ;pic18f26j50.h: 9149: };
[; ;pic18f26j50.h: 9150: } SPBRG1bits_t;
[; ;pic18f26j50.h: 9151: extern volatile SPBRG1bits_t SPBRG1bits @ 0xFB0;
[; ;pic18f26j50.h: 9159: typedef union {
[; ;pic18f26j50.h: 9160: struct {
[; ;pic18f26j50.h: 9161: unsigned SPBRG1 :8;
[; ;pic18f26j50.h: 9162: };
[; ;pic18f26j50.h: 9163: } SPBRGbits_t;
[; ;pic18f26j50.h: 9164: extern volatile SPBRGbits_t SPBRGbits @ 0xFB0;
[; ;pic18f26j50.h: 9173: extern volatile unsigned char CTMUICON @ 0xFB1;
"9175
[; ;pic18f26j50.h: 9175: asm("CTMUICON equ 0FB1h");
[; <" CTMUICON equ 0FB1h ;# ">
[; ;pic18f26j50.h: 9178: typedef union {
[; ;pic18f26j50.h: 9179: struct {
[; ;pic18f26j50.h: 9180: unsigned IRNG :2;
[; ;pic18f26j50.h: 9181: unsigned ITRIM :6;
[; ;pic18f26j50.h: 9182: };
[; ;pic18f26j50.h: 9183: struct {
[; ;pic18f26j50.h: 9184: unsigned IRNG0 :1;
[; ;pic18f26j50.h: 9185: unsigned IRNG1 :1;
[; ;pic18f26j50.h: 9186: unsigned ITRIM0 :1;
[; ;pic18f26j50.h: 9187: unsigned ITRIM1 :1;
[; ;pic18f26j50.h: 9188: unsigned ITRIM2 :1;
[; ;pic18f26j50.h: 9189: unsigned ITRIM3 :1;
[; ;pic18f26j50.h: 9190: unsigned ITRIM4 :1;
[; ;pic18f26j50.h: 9191: unsigned ITRIM5 :1;
[; ;pic18f26j50.h: 9192: };
[; ;pic18f26j50.h: 9193: } CTMUICONbits_t;
[; ;pic18f26j50.h: 9194: extern volatile CTMUICONbits_t CTMUICONbits @ 0xFB1;
[; ;pic18f26j50.h: 9248: extern volatile unsigned char CTMUCONL @ 0xFB2;
"9250
[; ;pic18f26j50.h: 9250: asm("CTMUCONL equ 0FB2h");
[; <" CTMUCONL equ 0FB2h ;# ">
[; ;pic18f26j50.h: 9253: typedef union {
[; ;pic18f26j50.h: 9254: struct {
[; ;pic18f26j50.h: 9255: unsigned EDG1STAT :1;
[; ;pic18f26j50.h: 9256: unsigned EDG2STAT :1;
[; ;pic18f26j50.h: 9257: unsigned EDG1SEL0 :1;
[; ;pic18f26j50.h: 9258: unsigned EDG1SEL1 :1;
[; ;pic18f26j50.h: 9259: unsigned EDG1POL :1;
[; ;pic18f26j50.h: 9260: unsigned EDG2SEL0 :1;
[; ;pic18f26j50.h: 9261: unsigned EDG2SEL1 :1;
[; ;pic18f26j50.h: 9262: unsigned EDG2POL :1;
[; ;pic18f26j50.h: 9263: };
[; ;pic18f26j50.h: 9264: } CTMUCONLbits_t;
[; ;pic18f26j50.h: 9265: extern volatile CTMUCONLbits_t CTMUCONLbits @ 0xFB2;
[; ;pic18f26j50.h: 9309: extern volatile unsigned char CTMUCONH @ 0xFB3;
"9311
[; ;pic18f26j50.h: 9311: asm("CTMUCONH equ 0FB3h");
[; <" CTMUCONH equ 0FB3h ;# ">
[; ;pic18f26j50.h: 9314: typedef union {
[; ;pic18f26j50.h: 9315: struct {
[; ;pic18f26j50.h: 9316: unsigned CTTRIG :1;
[; ;pic18f26j50.h: 9317: unsigned IDISSEN :1;
[; ;pic18f26j50.h: 9318: unsigned EDGSEQEN :1;
[; ;pic18f26j50.h: 9319: unsigned EDGEN :1;
[; ;pic18f26j50.h: 9320: unsigned TGEN :1;
[; ;pic18f26j50.h: 9321: unsigned CTMUSIDL :1;
[; ;pic18f26j50.h: 9322: unsigned :1;
[; ;pic18f26j50.h: 9323: unsigned CTMUEN :1;
[; ;pic18f26j50.h: 9324: };
[; ;pic18f26j50.h: 9325: } CTMUCONHbits_t;
[; ;pic18f26j50.h: 9326: extern volatile CTMUCONHbits_t CTMUCONHbits @ 0xFB3;
[; ;pic18f26j50.h: 9365: extern volatile unsigned char CCP2CON @ 0xFB4;
"9367
[; ;pic18f26j50.h: 9367: asm("CCP2CON equ 0FB4h");
[; <" CCP2CON equ 0FB4h ;# ">
[; ;pic18f26j50.h: 9370: extern volatile unsigned char ECCP2CON @ 0xFB4;
"9372
[; ;pic18f26j50.h: 9372: asm("ECCP2CON equ 0FB4h");
[; <" ECCP2CON equ 0FB4h ;# ">
[; ;pic18f26j50.h: 9375: typedef union {
[; ;pic18f26j50.h: 9376: struct {
[; ;pic18f26j50.h: 9377: unsigned CCP2M :4;
[; ;pic18f26j50.h: 9378: unsigned DC2B :2;
[; ;pic18f26j50.h: 9379: unsigned P2M :2;
[; ;pic18f26j50.h: 9380: };
[; ;pic18f26j50.h: 9381: struct {
[; ;pic18f26j50.h: 9382: unsigned CCP2M0 :1;
[; ;pic18f26j50.h: 9383: unsigned CCP2M1 :1;
[; ;pic18f26j50.h: 9384: unsigned CCP2M2 :1;
[; ;pic18f26j50.h: 9385: unsigned CCP2M3 :1;
[; ;pic18f26j50.h: 9386: unsigned DC2B0 :1;
[; ;pic18f26j50.h: 9387: unsigned DC2B1 :1;
[; ;pic18f26j50.h: 9388: unsigned P2M0 :1;
[; ;pic18f26j50.h: 9389: unsigned P2M1 :1;
[; ;pic18f26j50.h: 9390: };
[; ;pic18f26j50.h: 9391: struct {
[; ;pic18f26j50.h: 9392: unsigned :4;
[; ;pic18f26j50.h: 9393: unsigned CCP2Y :1;
[; ;pic18f26j50.h: 9394: unsigned CCP2X :1;
[; ;pic18f26j50.h: 9395: };
[; ;pic18f26j50.h: 9396: } CCP2CONbits_t;
[; ;pic18f26j50.h: 9397: extern volatile CCP2CONbits_t CCP2CONbits @ 0xFB4;
[; ;pic18f26j50.h: 9465: typedef union {
[; ;pic18f26j50.h: 9466: struct {
[; ;pic18f26j50.h: 9467: unsigned CCP2M :4;
[; ;pic18f26j50.h: 9468: unsigned DC2B :2;
[; ;pic18f26j50.h: 9469: unsigned P2M :2;
[; ;pic18f26j50.h: 9470: };
[; ;pic18f26j50.h: 9471: struct {
[; ;pic18f26j50.h: 9472: unsigned CCP2M0 :1;
[; ;pic18f26j50.h: 9473: unsigned CCP2M1 :1;
[; ;pic18f26j50.h: 9474: unsigned CCP2M2 :1;
[; ;pic18f26j50.h: 9475: unsigned CCP2M3 :1;
[; ;pic18f26j50.h: 9476: unsigned DC2B0 :1;
[; ;pic18f26j50.h: 9477: unsigned DC2B1 :1;
[; ;pic18f26j50.h: 9478: unsigned P2M0 :1;
[; ;pic18f26j50.h: 9479: unsigned P2M1 :1;
[; ;pic18f26j50.h: 9480: };
[; ;pic18f26j50.h: 9481: struct {
[; ;pic18f26j50.h: 9482: unsigned :4;
[; ;pic18f26j50.h: 9483: unsigned CCP2Y :1;
[; ;pic18f26j50.h: 9484: unsigned CCP2X :1;
[; ;pic18f26j50.h: 9485: };
[; ;pic18f26j50.h: 9486: } ECCP2CONbits_t;
[; ;pic18f26j50.h: 9487: extern volatile ECCP2CONbits_t ECCP2CONbits @ 0xFB4;
[; ;pic18f26j50.h: 9556: extern volatile unsigned short CCPR2 @ 0xFB5;
"9558
[; ;pic18f26j50.h: 9558: asm("CCPR2 equ 0FB5h");
[; <" CCPR2 equ 0FB5h ;# ">
[; ;pic18f26j50.h: 9562: extern volatile unsigned char CCPR2L @ 0xFB5;
"9564
[; ;pic18f26j50.h: 9564: asm("CCPR2L equ 0FB5h");
[; <" CCPR2L equ 0FB5h ;# ">
[; ;pic18f26j50.h: 9567: typedef union {
[; ;pic18f26j50.h: 9568: struct {
[; ;pic18f26j50.h: 9569: unsigned CCPR2L :8;
[; ;pic18f26j50.h: 9570: };
[; ;pic18f26j50.h: 9571: } CCPR2Lbits_t;
[; ;pic18f26j50.h: 9572: extern volatile CCPR2Lbits_t CCPR2Lbits @ 0xFB5;
[; ;pic18f26j50.h: 9581: extern volatile unsigned char CCPR2H @ 0xFB6;
"9583
[; ;pic18f26j50.h: 9583: asm("CCPR2H equ 0FB6h");
[; <" CCPR2H equ 0FB6h ;# ">
[; ;pic18f26j50.h: 9586: typedef union {
[; ;pic18f26j50.h: 9587: struct {
[; ;pic18f26j50.h: 9588: unsigned CCPR2H :8;
[; ;pic18f26j50.h: 9589: };
[; ;pic18f26j50.h: 9590: } CCPR2Hbits_t;
[; ;pic18f26j50.h: 9591: extern volatile CCPR2Hbits_t CCPR2Hbits @ 0xFB6;
[; ;pic18f26j50.h: 9600: extern volatile unsigned char ECCP2DEL @ 0xFB7;
"9602
[; ;pic18f26j50.h: 9602: asm("ECCP2DEL equ 0FB7h");
[; <" ECCP2DEL equ 0FB7h ;# ">
[; ;pic18f26j50.h: 9605: extern volatile unsigned char PWM2CON @ 0xFB7;
"9607
[; ;pic18f26j50.h: 9607: asm("PWM2CON equ 0FB7h");
[; <" PWM2CON equ 0FB7h ;# ">
[; ;pic18f26j50.h: 9610: typedef union {
[; ;pic18f26j50.h: 9611: struct {
[; ;pic18f26j50.h: 9612: unsigned P2DC :7;
[; ;pic18f26j50.h: 9613: unsigned P2RSEN :1;
[; ;pic18f26j50.h: 9614: };
[; ;pic18f26j50.h: 9615: struct {
[; ;pic18f26j50.h: 9616: unsigned P2DC0 :1;
[; ;pic18f26j50.h: 9617: unsigned P2DC1 :1;
[; ;pic18f26j50.h: 9618: unsigned P2DC2 :1;
[; ;pic18f26j50.h: 9619: unsigned P2DC3 :1;
[; ;pic18f26j50.h: 9620: unsigned P2DC4 :1;
[; ;pic18f26j50.h: 9621: unsigned P2DC5 :1;
[; ;pic18f26j50.h: 9622: unsigned P2DC6 :1;
[; ;pic18f26j50.h: 9623: };
[; ;pic18f26j50.h: 9624: } ECCP2DELbits_t;
[; ;pic18f26j50.h: 9625: extern volatile ECCP2DELbits_t ECCP2DELbits @ 0xFB7;
[; ;pic18f26j50.h: 9673: typedef union {
[; ;pic18f26j50.h: 9674: struct {
[; ;pic18f26j50.h: 9675: unsigned P2DC :7;
[; ;pic18f26j50.h: 9676: unsigned P2RSEN :1;
[; ;pic18f26j50.h: 9677: };
[; ;pic18f26j50.h: 9678: struct {
[; ;pic18f26j50.h: 9679: unsigned P2DC0 :1;
[; ;pic18f26j50.h: 9680: unsigned P2DC1 :1;
[; ;pic18f26j50.h: 9681: unsigned P2DC2 :1;
[; ;pic18f26j50.h: 9682: unsigned P2DC3 :1;
[; ;pic18f26j50.h: 9683: unsigned P2DC4 :1;
[; ;pic18f26j50.h: 9684: unsigned P2DC5 :1;
[; ;pic18f26j50.h: 9685: unsigned P2DC6 :1;
[; ;pic18f26j50.h: 9686: };
[; ;pic18f26j50.h: 9687: } PWM2CONbits_t;
[; ;pic18f26j50.h: 9688: extern volatile PWM2CONbits_t PWM2CONbits @ 0xFB7;
[; ;pic18f26j50.h: 9737: extern volatile unsigned char ECCP2AS @ 0xFB8;
"9739
[; ;pic18f26j50.h: 9739: asm("ECCP2AS equ 0FB8h");
[; <" ECCP2AS equ 0FB8h ;# ">
[; ;pic18f26j50.h: 9742: typedef union {
[; ;pic18f26j50.h: 9743: struct {
[; ;pic18f26j50.h: 9744: unsigned PSS2BD :2;
[; ;pic18f26j50.h: 9745: unsigned PSS2AC :2;
[; ;pic18f26j50.h: 9746: unsigned ECCP2AS :3;
[; ;pic18f26j50.h: 9747: unsigned ECCP2ASE :1;
[; ;pic18f26j50.h: 9748: };
[; ;pic18f26j50.h: 9749: struct {
[; ;pic18f26j50.h: 9750: unsigned PSS2BD0 :1;
[; ;pic18f26j50.h: 9751: unsigned PSS2BD1 :1;
[; ;pic18f26j50.h: 9752: unsigned PSS2AC0 :1;
[; ;pic18f26j50.h: 9753: unsigned PSS2AC1 :1;
[; ;pic18f26j50.h: 9754: unsigned ECCP2AS0 :1;
[; ;pic18f26j50.h: 9755: unsigned ECCP2AS1 :1;
[; ;pic18f26j50.h: 9756: unsigned ECCP2AS2 :1;
[; ;pic18f26j50.h: 9757: };
[; ;pic18f26j50.h: 9758: } ECCP2ASbits_t;
[; ;pic18f26j50.h: 9759: extern volatile ECCP2ASbits_t ECCP2ASbits @ 0xFB8;
[; ;pic18f26j50.h: 9818: extern volatile unsigned char PSTR2CON @ 0xFB9;
"9820
[; ;pic18f26j50.h: 9820: asm("PSTR2CON equ 0FB9h");
[; <" PSTR2CON equ 0FB9h ;# ">
[; ;pic18f26j50.h: 9823: typedef union {
[; ;pic18f26j50.h: 9824: struct {
[; ;pic18f26j50.h: 9825: unsigned STRA :1;
[; ;pic18f26j50.h: 9826: unsigned STRB :1;
[; ;pic18f26j50.h: 9827: unsigned STRC :1;
[; ;pic18f26j50.h: 9828: unsigned STRD :1;
[; ;pic18f26j50.h: 9829: unsigned STRSYNC :1;
[; ;pic18f26j50.h: 9830: unsigned :1;
[; ;pic18f26j50.h: 9831: unsigned CMPL0 :1;
[; ;pic18f26j50.h: 9832: unsigned CMPL1 :1;
[; ;pic18f26j50.h: 9833: };
[; ;pic18f26j50.h: 9834: struct {
[; ;pic18f26j50.h: 9835: unsigned P2DC0 :1;
[; ;pic18f26j50.h: 9836: unsigned P2DC1 :1;
[; ;pic18f26j50.h: 9837: unsigned P2DC2 :1;
[; ;pic18f26j50.h: 9838: unsigned P2DC3 :1;
[; ;pic18f26j50.h: 9839: unsigned P2DC4 :1;
[; ;pic18f26j50.h: 9840: unsigned P2DC5 :1;
[; ;pic18f26j50.h: 9841: unsigned P2DC6 :1;
[; ;pic18f26j50.h: 9842: };
[; ;pic18f26j50.h: 9843: struct {
[; ;pic18f26j50.h: 9844: unsigned :6;
[; ;pic18f26j50.h: 9845: unsigned CMPL02 :1;
[; ;pic18f26j50.h: 9846: };
[; ;pic18f26j50.h: 9847: struct {
[; ;pic18f26j50.h: 9848: unsigned :7;
[; ;pic18f26j50.h: 9849: unsigned CMPL12 :1;
[; ;pic18f26j50.h: 9850: };
[; ;pic18f26j50.h: 9851: struct {
[; ;pic18f26j50.h: 9852: unsigned P2DC02 :1;
[; ;pic18f26j50.h: 9853: };
[; ;pic18f26j50.h: 9854: struct {
[; ;pic18f26j50.h: 9855: unsigned P2DC0CON :1;
[; ;pic18f26j50.h: 9856: };
[; ;pic18f26j50.h: 9857: struct {
[; ;pic18f26j50.h: 9858: unsigned :1;
[; ;pic18f26j50.h: 9859: unsigned P2DC12 :1;
[; ;pic18f26j50.h: 9860: };
[; ;pic18f26j50.h: 9861: struct {
[; ;pic18f26j50.h: 9862: unsigned :1;
[; ;pic18f26j50.h: 9863: unsigned P2DC1CON :1;
[; ;pic18f26j50.h: 9864: };
[; ;pic18f26j50.h: 9865: struct {
[; ;pic18f26j50.h: 9866: unsigned :2;
[; ;pic18f26j50.h: 9867: unsigned P2DC22 :1;
[; ;pic18f26j50.h: 9868: };
[; ;pic18f26j50.h: 9869: struct {
[; ;pic18f26j50.h: 9870: unsigned :2;
[; ;pic18f26j50.h: 9871: unsigned P2DC2CON :1;
[; ;pic18f26j50.h: 9872: };
[; ;pic18f26j50.h: 9873: struct {
[; ;pic18f26j50.h: 9874: unsigned :3;
[; ;pic18f26j50.h: 9875: unsigned P2DC32 :1;
[; ;pic18f26j50.h: 9876: };
[; ;pic18f26j50.h: 9877: struct {
[; ;pic18f26j50.h: 9878: unsigned :3;
[; ;pic18f26j50.h: 9879: unsigned P2DC3CON :1;
[; ;pic18f26j50.h: 9880: };
[; ;pic18f26j50.h: 9881: struct {
[; ;pic18f26j50.h: 9882: unsigned :4;
[; ;pic18f26j50.h: 9883: unsigned P2DC42 :1;
[; ;pic18f26j50.h: 9884: };
[; ;pic18f26j50.h: 9885: struct {
[; ;pic18f26j50.h: 9886: unsigned :4;
[; ;pic18f26j50.h: 9887: unsigned P2DC4CON :1;
[; ;pic18f26j50.h: 9888: };
[; ;pic18f26j50.h: 9889: struct {
[; ;pic18f26j50.h: 9890: unsigned :5;
[; ;pic18f26j50.h: 9891: unsigned P2DC52 :1;
[; ;pic18f26j50.h: 9892: };
[; ;pic18f26j50.h: 9893: struct {
[; ;pic18f26j50.h: 9894: unsigned :5;
[; ;pic18f26j50.h: 9895: unsigned P2DC5CON :1;
[; ;pic18f26j50.h: 9896: };
[; ;pic18f26j50.h: 9897: struct {
[; ;pic18f26j50.h: 9898: unsigned :6;
[; ;pic18f26j50.h: 9899: unsigned P2DC62 :1;
[; ;pic18f26j50.h: 9900: };
[; ;pic18f26j50.h: 9901: struct {
[; ;pic18f26j50.h: 9902: unsigned :6;
[; ;pic18f26j50.h: 9903: unsigned P2DC6CON :1;
[; ;pic18f26j50.h: 9904: };
[; ;pic18f26j50.h: 9905: struct {
[; ;pic18f26j50.h: 9906: unsigned STRA2 :1;
[; ;pic18f26j50.h: 9907: };
[; ;pic18f26j50.h: 9908: struct {
[; ;pic18f26j50.h: 9909: unsigned :1;
[; ;pic18f26j50.h: 9910: unsigned STRB2 :1;
[; ;pic18f26j50.h: 9911: };
[; ;pic18f26j50.h: 9912: struct {
[; ;pic18f26j50.h: 9913: unsigned :2;
[; ;pic18f26j50.h: 9914: unsigned STRC2 :1;
[; ;pic18f26j50.h: 9915: };
[; ;pic18f26j50.h: 9916: struct {
[; ;pic18f26j50.h: 9917: unsigned :3;
[; ;pic18f26j50.h: 9918: unsigned STRD2 :1;
[; ;pic18f26j50.h: 9919: };
[; ;pic18f26j50.h: 9920: struct {
[; ;pic18f26j50.h: 9921: unsigned :4;
[; ;pic18f26j50.h: 9922: unsigned STRSYNC2 :1;
[; ;pic18f26j50.h: 9923: };
[; ;pic18f26j50.h: 9924: } PSTR2CONbits_t;
[; ;pic18f26j50.h: 9925: extern volatile PSTR2CONbits_t PSTR2CONbits @ 0xFB9;
[; ;pic18f26j50.h: 10104: extern volatile unsigned char CCP1CON @ 0xFBA;
"10106
[; ;pic18f26j50.h: 10106: asm("CCP1CON equ 0FBAh");
[; <" CCP1CON equ 0FBAh ;# ">
[; ;pic18f26j50.h: 10109: extern volatile unsigned char ECCP1CON @ 0xFBA;
"10111
[; ;pic18f26j50.h: 10111: asm("ECCP1CON equ 0FBAh");
[; <" ECCP1CON equ 0FBAh ;# ">
[; ;pic18f26j50.h: 10114: typedef union {
[; ;pic18f26j50.h: 10115: struct {
[; ;pic18f26j50.h: 10116: unsigned CCP1M :4;
[; ;pic18f26j50.h: 10117: unsigned DC1B :2;
[; ;pic18f26j50.h: 10118: unsigned P1M :2;
[; ;pic18f26j50.h: 10119: };
[; ;pic18f26j50.h: 10120: struct {
[; ;pic18f26j50.h: 10121: unsigned CCP1M0 :1;
[; ;pic18f26j50.h: 10122: unsigned CCP1M1 :1;
[; ;pic18f26j50.h: 10123: unsigned CCP1M2 :1;
[; ;pic18f26j50.h: 10124: unsigned CCP1M3 :1;
[; ;pic18f26j50.h: 10125: unsigned DC1B0 :1;
[; ;pic18f26j50.h: 10126: unsigned DC1B1 :1;
[; ;pic18f26j50.h: 10127: unsigned P1M0 :1;
[; ;pic18f26j50.h: 10128: unsigned P1M1 :1;
[; ;pic18f26j50.h: 10129: };
[; ;pic18f26j50.h: 10130: struct {
[; ;pic18f26j50.h: 10131: unsigned :4;
[; ;pic18f26j50.h: 10132: unsigned CCP1Y :1;
[; ;pic18f26j50.h: 10133: unsigned CCP1X :1;
[; ;pic18f26j50.h: 10134: };
[; ;pic18f26j50.h: 10135: } CCP1CONbits_t;
[; ;pic18f26j50.h: 10136: extern volatile CCP1CONbits_t CCP1CONbits @ 0xFBA;
[; ;pic18f26j50.h: 10204: typedef union {
[; ;pic18f26j50.h: 10205: struct {
[; ;pic18f26j50.h: 10206: unsigned CCP1M :4;
[; ;pic18f26j50.h: 10207: unsigned DC1B :2;
[; ;pic18f26j50.h: 10208: unsigned P1M :2;
[; ;pic18f26j50.h: 10209: };
[; ;pic18f26j50.h: 10210: struct {
[; ;pic18f26j50.h: 10211: unsigned CCP1M0 :1;
[; ;pic18f26j50.h: 10212: unsigned CCP1M1 :1;
[; ;pic18f26j50.h: 10213: unsigned CCP1M2 :1;
[; ;pic18f26j50.h: 10214: unsigned CCP1M3 :1;
[; ;pic18f26j50.h: 10215: unsigned DC1B0 :1;
[; ;pic18f26j50.h: 10216: unsigned DC1B1 :1;
[; ;pic18f26j50.h: 10217: unsigned P1M0 :1;
[; ;pic18f26j50.h: 10218: unsigned P1M1 :1;
[; ;pic18f26j50.h: 10219: };
[; ;pic18f26j50.h: 10220: struct {
[; ;pic18f26j50.h: 10221: unsigned :4;
[; ;pic18f26j50.h: 10222: unsigned CCP1Y :1;
[; ;pic18f26j50.h: 10223: unsigned CCP1X :1;
[; ;pic18f26j50.h: 10224: };
[; ;pic18f26j50.h: 10225: } ECCP1CONbits_t;
[; ;pic18f26j50.h: 10226: extern volatile ECCP1CONbits_t ECCP1CONbits @ 0xFBA;
[; ;pic18f26j50.h: 10295: extern volatile unsigned short CCPR1 @ 0xFBB;
"10297
[; ;pic18f26j50.h: 10297: asm("CCPR1 equ 0FBBh");
[; <" CCPR1 equ 0FBBh ;# ">
[; ;pic18f26j50.h: 10301: extern volatile unsigned char CCPR1L @ 0xFBB;
"10303
[; ;pic18f26j50.h: 10303: asm("CCPR1L equ 0FBBh");
[; <" CCPR1L equ 0FBBh ;# ">
[; ;pic18f26j50.h: 10306: typedef union {
[; ;pic18f26j50.h: 10307: struct {
[; ;pic18f26j50.h: 10308: unsigned CCPR1L :8;
[; ;pic18f26j50.h: 10309: };
[; ;pic18f26j50.h: 10310: } CCPR1Lbits_t;
[; ;pic18f26j50.h: 10311: extern volatile CCPR1Lbits_t CCPR1Lbits @ 0xFBB;
[; ;pic18f26j50.h: 10320: extern volatile unsigned char CCPR1H @ 0xFBC;
"10322
[; ;pic18f26j50.h: 10322: asm("CCPR1H equ 0FBCh");
[; <" CCPR1H equ 0FBCh ;# ">
[; ;pic18f26j50.h: 10325: typedef union {
[; ;pic18f26j50.h: 10326: struct {
[; ;pic18f26j50.h: 10327: unsigned CCPR1H :8;
[; ;pic18f26j50.h: 10328: };
[; ;pic18f26j50.h: 10329: } CCPR1Hbits_t;
[; ;pic18f26j50.h: 10330: extern volatile CCPR1Hbits_t CCPR1Hbits @ 0xFBC;
[; ;pic18f26j50.h: 10339: extern volatile unsigned char ECCP1DEL @ 0xFBD;
"10341
[; ;pic18f26j50.h: 10341: asm("ECCP1DEL equ 0FBDh");
[; <" ECCP1DEL equ 0FBDh ;# ">
[; ;pic18f26j50.h: 10344: extern volatile unsigned char PWM1CON @ 0xFBD;
"10346
[; ;pic18f26j50.h: 10346: asm("PWM1CON equ 0FBDh");
[; <" PWM1CON equ 0FBDh ;# ">
[; ;pic18f26j50.h: 10349: typedef union {
[; ;pic18f26j50.h: 10350: struct {
[; ;pic18f26j50.h: 10351: unsigned P1DC :7;
[; ;pic18f26j50.h: 10352: unsigned P1RSEN :1;
[; ;pic18f26j50.h: 10353: };
[; ;pic18f26j50.h: 10354: struct {
[; ;pic18f26j50.h: 10355: unsigned P1DC0 :1;
[; ;pic18f26j50.h: 10356: unsigned P1DC1 :1;
[; ;pic18f26j50.h: 10357: unsigned P1DC2 :1;
[; ;pic18f26j50.h: 10358: unsigned P1DC3 :1;
[; ;pic18f26j50.h: 10359: unsigned P1DC4 :1;
[; ;pic18f26j50.h: 10360: unsigned P1DC5 :1;
[; ;pic18f26j50.h: 10361: unsigned P1DC6 :1;
[; ;pic18f26j50.h: 10362: };
[; ;pic18f26j50.h: 10363: } ECCP1DELbits_t;
[; ;pic18f26j50.h: 10364: extern volatile ECCP1DELbits_t ECCP1DELbits @ 0xFBD;
[; ;pic18f26j50.h: 10412: typedef union {
[; ;pic18f26j50.h: 10413: struct {
[; ;pic18f26j50.h: 10414: unsigned P1DC :7;
[; ;pic18f26j50.h: 10415: unsigned P1RSEN :1;
[; ;pic18f26j50.h: 10416: };
[; ;pic18f26j50.h: 10417: struct {
[; ;pic18f26j50.h: 10418: unsigned P1DC0 :1;
[; ;pic18f26j50.h: 10419: unsigned P1DC1 :1;
[; ;pic18f26j50.h: 10420: unsigned P1DC2 :1;
[; ;pic18f26j50.h: 10421: unsigned P1DC3 :1;
[; ;pic18f26j50.h: 10422: unsigned P1DC4 :1;
[; ;pic18f26j50.h: 10423: unsigned P1DC5 :1;
[; ;pic18f26j50.h: 10424: unsigned P1DC6 :1;
[; ;pic18f26j50.h: 10425: };
[; ;pic18f26j50.h: 10426: } PWM1CONbits_t;
[; ;pic18f26j50.h: 10427: extern volatile PWM1CONbits_t PWM1CONbits @ 0xFBD;
[; ;pic18f26j50.h: 10476: extern volatile unsigned char ECCP1AS @ 0xFBE;
"10478
[; ;pic18f26j50.h: 10478: asm("ECCP1AS equ 0FBEh");
[; <" ECCP1AS equ 0FBEh ;# ">
[; ;pic18f26j50.h: 10481: typedef union {
[; ;pic18f26j50.h: 10482: struct {
[; ;pic18f26j50.h: 10483: unsigned PSS1BD :2;
[; ;pic18f26j50.h: 10484: unsigned PSS1AC :2;
[; ;pic18f26j50.h: 10485: unsigned ECCP1AS :3;
[; ;pic18f26j50.h: 10486: unsigned ECCP1ASE :1;
[; ;pic18f26j50.h: 10487: };
[; ;pic18f26j50.h: 10488: struct {
[; ;pic18f26j50.h: 10489: unsigned PSS1BD0 :1;
[; ;pic18f26j50.h: 10490: unsigned PSS1BD1 :1;
[; ;pic18f26j50.h: 10491: unsigned PSS1AC0 :1;
[; ;pic18f26j50.h: 10492: unsigned PSS1AC1 :1;
[; ;pic18f26j50.h: 10493: unsigned ECCP1AS0 :1;
[; ;pic18f26j50.h: 10494: unsigned ECCP1AS1 :1;
[; ;pic18f26j50.h: 10495: unsigned ECCP1AS2 :1;
[; ;pic18f26j50.h: 10496: };
[; ;pic18f26j50.h: 10497: } ECCP1ASbits_t;
[; ;pic18f26j50.h: 10498: extern volatile ECCP1ASbits_t ECCP1ASbits @ 0xFBE;
[; ;pic18f26j50.h: 10557: extern volatile unsigned char PSTR1CON @ 0xFBF;
"10559
[; ;pic18f26j50.h: 10559: asm("PSTR1CON equ 0FBFh");
[; <" PSTR1CON equ 0FBFh ;# ">
[; ;pic18f26j50.h: 10562: typedef union {
[; ;pic18f26j50.h: 10563: struct {
[; ;pic18f26j50.h: 10564: unsigned STRA :1;
[; ;pic18f26j50.h: 10565: unsigned STRB :1;
[; ;pic18f26j50.h: 10566: unsigned STRC :1;
[; ;pic18f26j50.h: 10567: unsigned STRD :1;
[; ;pic18f26j50.h: 10568: unsigned STRSYNC :1;
[; ;pic18f26j50.h: 10569: unsigned :1;
[; ;pic18f26j50.h: 10570: unsigned CMPL0 :1;
[; ;pic18f26j50.h: 10571: unsigned CMPL1 :1;
[; ;pic18f26j50.h: 10572: };
[; ;pic18f26j50.h: 10573: } PSTR1CONbits_t;
[; ;pic18f26j50.h: 10574: extern volatile PSTR1CONbits_t PSTR1CONbits @ 0xFBF;
[; ;pic18f26j50.h: 10613: extern volatile unsigned char WDTCON @ 0xFC0;
"10615
[; ;pic18f26j50.h: 10615: asm("WDTCON equ 0FC0h");
[; <" WDTCON equ 0FC0h ;# ">
[; ;pic18f26j50.h: 10618: typedef union {
[; ;pic18f26j50.h: 10619: struct {
[; ;pic18f26j50.h: 10620: unsigned SWDTEN :1;
[; ;pic18f26j50.h: 10621: unsigned ULPSINK :1;
[; ;pic18f26j50.h: 10622: unsigned ULPEN :1;
[; ;pic18f26j50.h: 10623: unsigned DS :1;
[; ;pic18f26j50.h: 10624: unsigned :1;
[; ;pic18f26j50.h: 10625: unsigned ULPLVL :1;
[; ;pic18f26j50.h: 10626: unsigned LVDSTAT :1;
[; ;pic18f26j50.h: 10627: unsigned REGSLP :1;
[; ;pic18f26j50.h: 10628: };
[; ;pic18f26j50.h: 10629: struct {
[; ;pic18f26j50.h: 10630: unsigned SWDTE :1;
[; ;pic18f26j50.h: 10631: };
[; ;pic18f26j50.h: 10632: } WDTCONbits_t;
[; ;pic18f26j50.h: 10633: extern volatile WDTCONbits_t WDTCONbits @ 0xFC0;
[; ;pic18f26j50.h: 10677: extern volatile unsigned char ADCON1 @ 0xFC1;
"10679
[; ;pic18f26j50.h: 10679: asm("ADCON1 equ 0FC1h");
[; <" ADCON1 equ 0FC1h ;# ">
[; ;pic18f26j50.h: 10682: typedef union {
[; ;pic18f26j50.h: 10683: struct {
[; ;pic18f26j50.h: 10684: unsigned ADCS :3;
[; ;pic18f26j50.h: 10685: unsigned ACQT :3;
[; ;pic18f26j50.h: 10686: unsigned ADCAL :1;
[; ;pic18f26j50.h: 10687: unsigned ADFM :1;
[; ;pic18f26j50.h: 10688: };
[; ;pic18f26j50.h: 10689: struct {
[; ;pic18f26j50.h: 10690: unsigned ADCS0 :1;
[; ;pic18f26j50.h: 10691: unsigned ADCS1 :1;
[; ;pic18f26j50.h: 10692: unsigned ADCS2 :1;
[; ;pic18f26j50.h: 10693: unsigned ACQT0 :1;
[; ;pic18f26j50.h: 10694: unsigned ACQT1 :1;
[; ;pic18f26j50.h: 10695: unsigned ACQT2 :1;
[; ;pic18f26j50.h: 10696: };
[; ;pic18f26j50.h: 10697: struct {
[; ;pic18f26j50.h: 10698: unsigned :3;
[; ;pic18f26j50.h: 10699: unsigned CHSN3 :1;
[; ;pic18f26j50.h: 10700: };
[; ;pic18f26j50.h: 10701: struct {
[; ;pic18f26j50.h: 10702: unsigned :4;
[; ;pic18f26j50.h: 10703: unsigned VCFG01 :1;
[; ;pic18f26j50.h: 10704: };
[; ;pic18f26j50.h: 10705: struct {
[; ;pic18f26j50.h: 10706: unsigned :5;
[; ;pic18f26j50.h: 10707: unsigned VCFG11 :1;
[; ;pic18f26j50.h: 10708: };
[; ;pic18f26j50.h: 10709: } ADCON1bits_t;
[; ;pic18f26j50.h: 10710: extern volatile ADCON1bits_t ADCON1bits @ 0xFC1;
[; ;pic18f26j50.h: 10779: extern volatile unsigned char ADCON0 @ 0xFC2;
"10781
[; ;pic18f26j50.h: 10781: asm("ADCON0 equ 0FC2h");
[; <" ADCON0 equ 0FC2h ;# ">
[; ;pic18f26j50.h: 10784: typedef union {
[; ;pic18f26j50.h: 10785: struct {
[; ;pic18f26j50.h: 10786: unsigned :1;
[; ;pic18f26j50.h: 10787: unsigned GO_NOT_DONE :1;
[; ;pic18f26j50.h: 10788: };
[; ;pic18f26j50.h: 10789: struct {
[; ;pic18f26j50.h: 10790: unsigned ADON :1;
[; ;pic18f26j50.h: 10791: unsigned GO_nDONE :1;
[; ;pic18f26j50.h: 10792: unsigned CHS :4;
[; ;pic18f26j50.h: 10793: unsigned VCFG :2;
[; ;pic18f26j50.h: 10794: };
[; ;pic18f26j50.h: 10795: struct {
[; ;pic18f26j50.h: 10796: unsigned :1;
[; ;pic18f26j50.h: 10797: unsigned GO_DONE :1;
[; ;pic18f26j50.h: 10798: unsigned CHS0 :1;
[; ;pic18f26j50.h: 10799: unsigned CHS1 :1;
[; ;pic18f26j50.h: 10800: unsigned CHS2 :1;
[; ;pic18f26j50.h: 10801: unsigned CHS3 :1;
[; ;pic18f26j50.h: 10802: unsigned VCFG0 :1;
[; ;pic18f26j50.h: 10803: unsigned VCFG1 :1;
[; ;pic18f26j50.h: 10804: };
[; ;pic18f26j50.h: 10805: struct {
[; ;pic18f26j50.h: 10806: unsigned :1;
[; ;pic18f26j50.h: 10807: unsigned DONE :1;
[; ;pic18f26j50.h: 10808: };
[; ;pic18f26j50.h: 10809: struct {
[; ;pic18f26j50.h: 10810: unsigned :1;
[; ;pic18f26j50.h: 10811: unsigned GO :1;
[; ;pic18f26j50.h: 10812: };
[; ;pic18f26j50.h: 10813: struct {
[; ;pic18f26j50.h: 10814: unsigned :1;
[; ;pic18f26j50.h: 10815: unsigned NOT_DONE :1;
[; ;pic18f26j50.h: 10816: };
[; ;pic18f26j50.h: 10817: struct {
[; ;pic18f26j50.h: 10818: unsigned :1;
[; ;pic18f26j50.h: 10819: unsigned nDONE :1;
[; ;pic18f26j50.h: 10820: };
[; ;pic18f26j50.h: 10821: struct {
[; ;pic18f26j50.h: 10822: unsigned :7;
[; ;pic18f26j50.h: 10823: unsigned ADCAL :1;
[; ;pic18f26j50.h: 10824: };
[; ;pic18f26j50.h: 10825: struct {
[; ;pic18f26j50.h: 10826: unsigned :1;
[; ;pic18f26j50.h: 10827: unsigned GODONE :1;
[; ;pic18f26j50.h: 10828: };
[; ;pic18f26j50.h: 10829: } ADCON0bits_t;
[; ;pic18f26j50.h: 10830: extern volatile ADCON0bits_t ADCON0bits @ 0xFC2;
[; ;pic18f26j50.h: 10924: extern volatile unsigned short ADRES @ 0xFC3;
"10926
[; ;pic18f26j50.h: 10926: asm("ADRES equ 0FC3h");
[; <" ADRES equ 0FC3h ;# ">
[; ;pic18f26j50.h: 10930: extern volatile unsigned char ADRESL @ 0xFC3;
"10932
[; ;pic18f26j50.h: 10932: asm("ADRESL equ 0FC3h");
[; <" ADRESL equ 0FC3h ;# ">
[; ;pic18f26j50.h: 10935: typedef union {
[; ;pic18f26j50.h: 10936: struct {
[; ;pic18f26j50.h: 10937: unsigned ADRESL :8;
[; ;pic18f26j50.h: 10938: };
[; ;pic18f26j50.h: 10939: } ADRESLbits_t;
[; ;pic18f26j50.h: 10940: extern volatile ADRESLbits_t ADRESLbits @ 0xFC3;
[; ;pic18f26j50.h: 10949: extern volatile unsigned char ADRESH @ 0xFC4;
"10951
[; ;pic18f26j50.h: 10951: asm("ADRESH equ 0FC4h");
[; <" ADRESH equ 0FC4h ;# ">
[; ;pic18f26j50.h: 10954: typedef union {
[; ;pic18f26j50.h: 10955: struct {
[; ;pic18f26j50.h: 10956: unsigned ADRESH :8;
[; ;pic18f26j50.h: 10957: };
[; ;pic18f26j50.h: 10958: } ADRESHbits_t;
[; ;pic18f26j50.h: 10959: extern volatile ADRESHbits_t ADRESHbits @ 0xFC4;
[; ;pic18f26j50.h: 10968: extern volatile unsigned char SSP1CON2 @ 0xFC5;
"10970
[; ;pic18f26j50.h: 10970: asm("SSP1CON2 equ 0FC5h");
[; <" SSP1CON2 equ 0FC5h ;# ">
[; ;pic18f26j50.h: 10973: extern volatile unsigned char SSPCON2 @ 0xFC5;
"10975
[; ;pic18f26j50.h: 10975: asm("SSPCON2 equ 0FC5h");
[; <" SSPCON2 equ 0FC5h ;# ">
[; ;pic18f26j50.h: 10978: typedef union {
[; ;pic18f26j50.h: 10979: struct {
[; ;pic18f26j50.h: 10980: unsigned SEN :1;
[; ;pic18f26j50.h: 10981: unsigned RSEN :1;
[; ;pic18f26j50.h: 10982: unsigned PEN :1;
[; ;pic18f26j50.h: 10983: unsigned RCEN :1;
[; ;pic18f26j50.h: 10984: unsigned ACKEN :1;
[; ;pic18f26j50.h: 10985: unsigned ACKDT :1;
[; ;pic18f26j50.h: 10986: unsigned ACKSTAT :1;
[; ;pic18f26j50.h: 10987: unsigned GCEN :1;
[; ;pic18f26j50.h: 10988: };
[; ;pic18f26j50.h: 10989: struct {
[; ;pic18f26j50.h: 10990: unsigned :1;
[; ;pic18f26j50.h: 10991: unsigned ADMSK1 :1;
[; ;pic18f26j50.h: 10992: unsigned ADMSK2 :1;
[; ;pic18f26j50.h: 10993: unsigned ADMSK3 :1;
[; ;pic18f26j50.h: 10994: unsigned ADMSK4 :1;
[; ;pic18f26j50.h: 10995: unsigned ADMSK5 :1;
[; ;pic18f26j50.h: 10996: };
[; ;pic18f26j50.h: 10997: struct {
[; ;pic18f26j50.h: 10998: unsigned :5;
[; ;pic18f26j50.h: 10999: unsigned ACKDT1 :1;
[; ;pic18f26j50.h: 11000: };
[; ;pic18f26j50.h: 11001: struct {
[; ;pic18f26j50.h: 11002: unsigned :4;
[; ;pic18f26j50.h: 11003: unsigned ACKEN1 :1;
[; ;pic18f26j50.h: 11004: };
[; ;pic18f26j50.h: 11005: struct {
[; ;pic18f26j50.h: 11006: unsigned :6;
[; ;pic18f26j50.h: 11007: unsigned ACKSTAT1 :1;
[; ;pic18f26j50.h: 11008: };
[; ;pic18f26j50.h: 11009: struct {
[; ;pic18f26j50.h: 11010: unsigned :1;
[; ;pic18f26j50.h: 11011: unsigned ADMSK11 :1;
[; ;pic18f26j50.h: 11012: };
[; ;pic18f26j50.h: 11013: struct {
[; ;pic18f26j50.h: 11014: unsigned :2;
[; ;pic18f26j50.h: 11015: unsigned ADMSK21 :1;
[; ;pic18f26j50.h: 11016: };
[; ;pic18f26j50.h: 11017: struct {
[; ;pic18f26j50.h: 11018: unsigned :3;
[; ;pic18f26j50.h: 11019: unsigned ADMSK31 :1;
[; ;pic18f26j50.h: 11020: };
[; ;pic18f26j50.h: 11021: struct {
[; ;pic18f26j50.h: 11022: unsigned :4;
[; ;pic18f26j50.h: 11023: unsigned ADMSK41 :1;
[; ;pic18f26j50.h: 11024: };
[; ;pic18f26j50.h: 11025: struct {
[; ;pic18f26j50.h: 11026: unsigned :5;
[; ;pic18f26j50.h: 11027: unsigned ADMSK51 :1;
[; ;pic18f26j50.h: 11028: };
[; ;pic18f26j50.h: 11029: struct {
[; ;pic18f26j50.h: 11030: unsigned :7;
[; ;pic18f26j50.h: 11031: unsigned GCEN1 :1;
[; ;pic18f26j50.h: 11032: };
[; ;pic18f26j50.h: 11033: struct {
[; ;pic18f26j50.h: 11034: unsigned :2;
[; ;pic18f26j50.h: 11035: unsigned PEN1 :1;
[; ;pic18f26j50.h: 11036: };
[; ;pic18f26j50.h: 11037: struct {
[; ;pic18f26j50.h: 11038: unsigned :3;
[; ;pic18f26j50.h: 11039: unsigned RCEN1 :1;
[; ;pic18f26j50.h: 11040: };
[; ;pic18f26j50.h: 11041: struct {
[; ;pic18f26j50.h: 11042: unsigned :1;
[; ;pic18f26j50.h: 11043: unsigned RSEN1 :1;
[; ;pic18f26j50.h: 11044: };
[; ;pic18f26j50.h: 11045: struct {
[; ;pic18f26j50.h: 11046: unsigned SEN1 :1;
[; ;pic18f26j50.h: 11047: };
[; ;pic18f26j50.h: 11048: } SSP1CON2bits_t;
[; ;pic18f26j50.h: 11049: extern volatile SSP1CON2bits_t SSP1CON2bits @ 0xFC5;
[; ;pic18f26j50.h: 11182: typedef union {
[; ;pic18f26j50.h: 11183: struct {
[; ;pic18f26j50.h: 11184: unsigned SEN :1;
[; ;pic18f26j50.h: 11185: unsigned RSEN :1;
[; ;pic18f26j50.h: 11186: unsigned PEN :1;
[; ;pic18f26j50.h: 11187: unsigned RCEN :1;
[; ;pic18f26j50.h: 11188: unsigned ACKEN :1;
[; ;pic18f26j50.h: 11189: unsigned ACKDT :1;
[; ;pic18f26j50.h: 11190: unsigned ACKSTAT :1;
[; ;pic18f26j50.h: 11191: unsigned GCEN :1;
[; ;pic18f26j50.h: 11192: };
[; ;pic18f26j50.h: 11193: struct {
[; ;pic18f26j50.h: 11194: unsigned :1;
[; ;pic18f26j50.h: 11195: unsigned ADMSK1 :1;
[; ;pic18f26j50.h: 11196: unsigned ADMSK2 :1;
[; ;pic18f26j50.h: 11197: unsigned ADMSK3 :1;
[; ;pic18f26j50.h: 11198: unsigned ADMSK4 :1;
[; ;pic18f26j50.h: 11199: unsigned ADMSK5 :1;
[; ;pic18f26j50.h: 11200: };
[; ;pic18f26j50.h: 11201: struct {
[; ;pic18f26j50.h: 11202: unsigned :5;
[; ;pic18f26j50.h: 11203: unsigned ACKDT1 :1;
[; ;pic18f26j50.h: 11204: };
[; ;pic18f26j50.h: 11205: struct {
[; ;pic18f26j50.h: 11206: unsigned :4;
[; ;pic18f26j50.h: 11207: unsigned ACKEN1 :1;
[; ;pic18f26j50.h: 11208: };
[; ;pic18f26j50.h: 11209: struct {
[; ;pic18f26j50.h: 11210: unsigned :6;
[; ;pic18f26j50.h: 11211: unsigned ACKSTAT1 :1;
[; ;pic18f26j50.h: 11212: };
[; ;pic18f26j50.h: 11213: struct {
[; ;pic18f26j50.h: 11214: unsigned :1;
[; ;pic18f26j50.h: 11215: unsigned ADMSK11 :1;
[; ;pic18f26j50.h: 11216: };
[; ;pic18f26j50.h: 11217: struct {
[; ;pic18f26j50.h: 11218: unsigned :2;
[; ;pic18f26j50.h: 11219: unsigned ADMSK21 :1;
[; ;pic18f26j50.h: 11220: };
[; ;pic18f26j50.h: 11221: struct {
[; ;pic18f26j50.h: 11222: unsigned :3;
[; ;pic18f26j50.h: 11223: unsigned ADMSK31 :1;
[; ;pic18f26j50.h: 11224: };
[; ;pic18f26j50.h: 11225: struct {
[; ;pic18f26j50.h: 11226: unsigned :4;
[; ;pic18f26j50.h: 11227: unsigned ADMSK41 :1;
[; ;pic18f26j50.h: 11228: };
[; ;pic18f26j50.h: 11229: struct {
[; ;pic18f26j50.h: 11230: unsigned :5;
[; ;pic18f26j50.h: 11231: unsigned ADMSK51 :1;
[; ;pic18f26j50.h: 11232: };
[; ;pic18f26j50.h: 11233: struct {
[; ;pic18f26j50.h: 11234: unsigned :7;
[; ;pic18f26j50.h: 11235: unsigned GCEN1 :1;
[; ;pic18f26j50.h: 11236: };
[; ;pic18f26j50.h: 11237: struct {
[; ;pic18f26j50.h: 11238: unsigned :2;
[; ;pic18f26j50.h: 11239: unsigned PEN1 :1;
[; ;pic18f26j50.h: 11240: };
[; ;pic18f26j50.h: 11241: struct {
[; ;pic18f26j50.h: 11242: unsigned :3;
[; ;pic18f26j50.h: 11243: unsigned RCEN1 :1;
[; ;pic18f26j50.h: 11244: };
[; ;pic18f26j50.h: 11245: struct {
[; ;pic18f26j50.h: 11246: unsigned :1;
[; ;pic18f26j50.h: 11247: unsigned RSEN1 :1;
[; ;pic18f26j50.h: 11248: };
[; ;pic18f26j50.h: 11249: struct {
[; ;pic18f26j50.h: 11250: unsigned SEN1 :1;
[; ;pic18f26j50.h: 11251: };
[; ;pic18f26j50.h: 11252: } SSPCON2bits_t;
[; ;pic18f26j50.h: 11253: extern volatile SSPCON2bits_t SSPCON2bits @ 0xFC5;
[; ;pic18f26j50.h: 11387: extern volatile unsigned char SSP1CON1 @ 0xFC6;
"11389
[; ;pic18f26j50.h: 11389: asm("SSP1CON1 equ 0FC6h");
[; <" SSP1CON1 equ 0FC6h ;# ">
[; ;pic18f26j50.h: 11392: extern volatile unsigned char SSPCON1 @ 0xFC6;
"11394
[; ;pic18f26j50.h: 11394: asm("SSPCON1 equ 0FC6h");
[; <" SSPCON1 equ 0FC6h ;# ">
[; ;pic18f26j50.h: 11397: typedef union {
[; ;pic18f26j50.h: 11398: struct {
[; ;pic18f26j50.h: 11399: unsigned SSPM :4;
[; ;pic18f26j50.h: 11400: unsigned CKP :1;
[; ;pic18f26j50.h: 11401: unsigned SSPEN :1;
[; ;pic18f26j50.h: 11402: unsigned SSPOV :1;
[; ;pic18f26j50.h: 11403: unsigned WCOL :1;
[; ;pic18f26j50.h: 11404: };
[; ;pic18f26j50.h: 11405: struct {
[; ;pic18f26j50.h: 11406: unsigned SSPM0 :1;
[; ;pic18f26j50.h: 11407: unsigned SSPM1 :1;
[; ;pic18f26j50.h: 11408: unsigned SSPM2 :1;
[; ;pic18f26j50.h: 11409: unsigned SSPM3 :1;
[; ;pic18f26j50.h: 11410: };
[; ;pic18f26j50.h: 11411: struct {
[; ;pic18f26j50.h: 11412: unsigned SSPM01 :1;
[; ;pic18f26j50.h: 11413: unsigned SSPM11 :1;
[; ;pic18f26j50.h: 11414: unsigned SSPM21 :1;
[; ;pic18f26j50.h: 11415: unsigned SSPM31 :1;
[; ;pic18f26j50.h: 11416: unsigned CKP1 :1;
[; ;pic18f26j50.h: 11417: unsigned SSPEN1 :1;
[; ;pic18f26j50.h: 11418: unsigned SSPOV1 :1;
[; ;pic18f26j50.h: 11419: unsigned WCOL1 :1;
[; ;pic18f26j50.h: 11420: };
[; ;pic18f26j50.h: 11421: } SSP1CON1bits_t;
[; ;pic18f26j50.h: 11422: extern volatile SSP1CON1bits_t SSP1CON1bits @ 0xFC6;
[; ;pic18f26j50.h: 11510: typedef union {
[; ;pic18f26j50.h: 11511: struct {
[; ;pic18f26j50.h: 11512: unsigned SSPM :4;
[; ;pic18f26j50.h: 11513: unsigned CKP :1;
[; ;pic18f26j50.h: 11514: unsigned SSPEN :1;
[; ;pic18f26j50.h: 11515: unsigned SSPOV :1;
[; ;pic18f26j50.h: 11516: unsigned WCOL :1;
[; ;pic18f26j50.h: 11517: };
[; ;pic18f26j50.h: 11518: struct {
[; ;pic18f26j50.h: 11519: unsigned SSPM0 :1;
[; ;pic18f26j50.h: 11520: unsigned SSPM1 :1;
[; ;pic18f26j50.h: 11521: unsigned SSPM2 :1;
[; ;pic18f26j50.h: 11522: unsigned SSPM3 :1;
[; ;pic18f26j50.h: 11523: };
[; ;pic18f26j50.h: 11524: struct {
[; ;pic18f26j50.h: 11525: unsigned SSPM01 :1;
[; ;pic18f26j50.h: 11526: unsigned SSPM11 :1;
[; ;pic18f26j50.h: 11527: unsigned SSPM21 :1;
[; ;pic18f26j50.h: 11528: unsigned SSPM31 :1;
[; ;pic18f26j50.h: 11529: unsigned CKP1 :1;
[; ;pic18f26j50.h: 11530: unsigned SSPEN1 :1;
[; ;pic18f26j50.h: 11531: unsigned SSPOV1 :1;
[; ;pic18f26j50.h: 11532: unsigned WCOL1 :1;
[; ;pic18f26j50.h: 11533: };
[; ;pic18f26j50.h: 11534: } SSPCON1bits_t;
[; ;pic18f26j50.h: 11535: extern volatile SSPCON1bits_t SSPCON1bits @ 0xFC6;
[; ;pic18f26j50.h: 11624: extern volatile unsigned char SSP1STAT @ 0xFC7;
"11626
[; ;pic18f26j50.h: 11626: asm("SSP1STAT equ 0FC7h");
[; <" SSP1STAT equ 0FC7h ;# ">
[; ;pic18f26j50.h: 11629: extern volatile unsigned char SSPSTAT @ 0xFC7;
"11631
[; ;pic18f26j50.h: 11631: asm("SSPSTAT equ 0FC7h");
[; <" SSPSTAT equ 0FC7h ;# ">
[; ;pic18f26j50.h: 11634: typedef union {
[; ;pic18f26j50.h: 11635: struct {
[; ;pic18f26j50.h: 11636: unsigned :2;
[; ;pic18f26j50.h: 11637: unsigned R_NOT_W :1;
[; ;pic18f26j50.h: 11638: };
[; ;pic18f26j50.h: 11639: struct {
[; ;pic18f26j50.h: 11640: unsigned :5;
[; ;pic18f26j50.h: 11641: unsigned D_NOT_A :1;
[; ;pic18f26j50.h: 11642: };
[; ;pic18f26j50.h: 11643: struct {
[; ;pic18f26j50.h: 11644: unsigned BF :1;
[; ;pic18f26j50.h: 11645: unsigned UA :1;
[; ;pic18f26j50.h: 11646: unsigned R_nW :1;
[; ;pic18f26j50.h: 11647: unsigned S :1;
[; ;pic18f26j50.h: 11648: unsigned P :1;
[; ;pic18f26j50.h: 11649: unsigned D_nA :1;
[; ;pic18f26j50.h: 11650: unsigned CKE :1;
[; ;pic18f26j50.h: 11651: unsigned SMP :1;
[; ;pic18f26j50.h: 11652: };
[; ;pic18f26j50.h: 11653: struct {
[; ;pic18f26j50.h: 11654: unsigned :2;
[; ;pic18f26j50.h: 11655: unsigned R :1;
[; ;pic18f26j50.h: 11656: unsigned :2;
[; ;pic18f26j50.h: 11657: unsigned D :1;
[; ;pic18f26j50.h: 11658: };
[; ;pic18f26j50.h: 11659: struct {
[; ;pic18f26j50.h: 11660: unsigned :2;
[; ;pic18f26j50.h: 11661: unsigned R_W :1;
[; ;pic18f26j50.h: 11662: unsigned :2;
[; ;pic18f26j50.h: 11663: unsigned D_A :1;
[; ;pic18f26j50.h: 11664: };
[; ;pic18f26j50.h: 11665: struct {
[; ;pic18f26j50.h: 11666: unsigned :2;
[; ;pic18f26j50.h: 11667: unsigned nW :1;
[; ;pic18f26j50.h: 11668: unsigned :2;
[; ;pic18f26j50.h: 11669: unsigned nA :1;
[; ;pic18f26j50.h: 11670: };
[; ;pic18f26j50.h: 11671: struct {
[; ;pic18f26j50.h: 11672: unsigned :2;
[; ;pic18f26j50.h: 11673: unsigned NOT_WRITE :1;
[; ;pic18f26j50.h: 11674: };
[; ;pic18f26j50.h: 11675: struct {
[; ;pic18f26j50.h: 11676: unsigned :5;
[; ;pic18f26j50.h: 11677: unsigned NOT_ADDRESS :1;
[; ;pic18f26j50.h: 11678: };
[; ;pic18f26j50.h: 11679: struct {
[; ;pic18f26j50.h: 11680: unsigned :2;
[; ;pic18f26j50.h: 11681: unsigned nWRITE :1;
[; ;pic18f26j50.h: 11682: unsigned :2;
[; ;pic18f26j50.h: 11683: unsigned nADDRESS :1;
[; ;pic18f26j50.h: 11684: };
[; ;pic18f26j50.h: 11685: struct {
[; ;pic18f26j50.h: 11686: unsigned :2;
[; ;pic18f26j50.h: 11687: unsigned READ_WRITE :1;
[; ;pic18f26j50.h: 11688: unsigned :2;
[; ;pic18f26j50.h: 11689: unsigned DATA_ADDRESS :1;
[; ;pic18f26j50.h: 11690: };
[; ;pic18f26j50.h: 11691: struct {
[; ;pic18f26j50.h: 11692: unsigned :2;
[; ;pic18f26j50.h: 11693: unsigned I2C_READ :1;
[; ;pic18f26j50.h: 11694: unsigned I2C_START :1;
[; ;pic18f26j50.h: 11695: unsigned I2C_STOP :1;
[; ;pic18f26j50.h: 11696: unsigned I2C_DAT :1;
[; ;pic18f26j50.h: 11697: };
[; ;pic18f26j50.h: 11698: struct {
[; ;pic18f26j50.h: 11699: unsigned :2;
[; ;pic18f26j50.h: 11700: unsigned R_NOT_W1 :1;
[; ;pic18f26j50.h: 11701: };
[; ;pic18f26j50.h: 11702: struct {
[; ;pic18f26j50.h: 11703: unsigned :5;
[; ;pic18f26j50.h: 11704: unsigned D_NOT_A1 :1;
[; ;pic18f26j50.h: 11705: };
[; ;pic18f26j50.h: 11706: struct {
[; ;pic18f26j50.h: 11707: unsigned BF1 :1;
[; ;pic18f26j50.h: 11708: unsigned UA1 :1;
[; ;pic18f26j50.h: 11709: unsigned R_nW1 :1;
[; ;pic18f26j50.h: 11710: unsigned S1 :1;
[; ;pic18f26j50.h: 11711: unsigned P1 :1;
[; ;pic18f26j50.h: 11712: unsigned D_nA1 :1;
[; ;pic18f26j50.h: 11713: unsigned CKE1 :1;
[; ;pic18f26j50.h: 11714: unsigned SMP1 :1;
[; ;pic18f26j50.h: 11715: };
[; ;pic18f26j50.h: 11716: struct {
[; ;pic18f26j50.h: 11717: unsigned :2;
[; ;pic18f26j50.h: 11718: unsigned R1 :1;
[; ;pic18f26j50.h: 11719: unsigned :2;
[; ;pic18f26j50.h: 11720: unsigned D1 :1;
[; ;pic18f26j50.h: 11721: };
[; ;pic18f26j50.h: 11722: struct {
[; ;pic18f26j50.h: 11723: unsigned :2;
[; ;pic18f26j50.h: 11724: unsigned D_A1 :1;
[; ;pic18f26j50.h: 11725: unsigned :2;
[; ;pic18f26j50.h: 11726: unsigned R_W1 :1;
[; ;pic18f26j50.h: 11727: };
[; ;pic18f26j50.h: 11728: struct {
[; ;pic18f26j50.h: 11729: unsigned :2;
[; ;pic18f26j50.h: 11730: unsigned NOT_W1 :1;
[; ;pic18f26j50.h: 11731: };
[; ;pic18f26j50.h: 11732: struct {
[; ;pic18f26j50.h: 11733: unsigned :5;
[; ;pic18f26j50.h: 11734: unsigned NOT_A1 :1;
[; ;pic18f26j50.h: 11735: };
[; ;pic18f26j50.h: 11736: struct {
[; ;pic18f26j50.h: 11737: unsigned :2;
[; ;pic18f26j50.h: 11738: unsigned nW1 :1;
[; ;pic18f26j50.h: 11739: unsigned :2;
[; ;pic18f26j50.h: 11740: unsigned nA1 :1;
[; ;pic18f26j50.h: 11741: };
[; ;pic18f26j50.h: 11742: struct {
[; ;pic18f26j50.h: 11743: unsigned :2;
[; ;pic18f26j50.h: 11744: unsigned NOT_WRITE1 :1;
[; ;pic18f26j50.h: 11745: };
[; ;pic18f26j50.h: 11746: struct {
[; ;pic18f26j50.h: 11747: unsigned :5;
[; ;pic18f26j50.h: 11748: unsigned NOT_ADDRESS1 :1;
[; ;pic18f26j50.h: 11749: };
[; ;pic18f26j50.h: 11750: struct {
[; ;pic18f26j50.h: 11751: unsigned :2;
[; ;pic18f26j50.h: 11752: unsigned nWRITE1 :1;
[; ;pic18f26j50.h: 11753: unsigned :2;
[; ;pic18f26j50.h: 11754: unsigned nADDRESS1 :1;
[; ;pic18f26j50.h: 11755: };
[; ;pic18f26j50.h: 11756: struct {
[; ;pic18f26j50.h: 11757: unsigned :2;
[; ;pic18f26j50.h: 11758: unsigned READ_WRITE1 :1;
[; ;pic18f26j50.h: 11759: unsigned :2;
[; ;pic18f26j50.h: 11760: unsigned DATA_ADDRESS1 :1;
[; ;pic18f26j50.h: 11761: };
[; ;pic18f26j50.h: 11762: struct {
[; ;pic18f26j50.h: 11763: unsigned :2;
[; ;pic18f26j50.h: 11764: unsigned I2C_READ1 :1;
[; ;pic18f26j50.h: 11765: unsigned I2C_START1 :1;
[; ;pic18f26j50.h: 11766: unsigned I2C_STOP1 :1;
[; ;pic18f26j50.h: 11767: unsigned I2C_DAT1 :1;
[; ;pic18f26j50.h: 11768: };
[; ;pic18f26j50.h: 11769: struct {
[; ;pic18f26j50.h: 11770: unsigned :5;
[; ;pic18f26j50.h: 11771: unsigned DA :1;
[; ;pic18f26j50.h: 11772: };
[; ;pic18f26j50.h: 11773: struct {
[; ;pic18f26j50.h: 11774: unsigned :5;
[; ;pic18f26j50.h: 11775: unsigned DA1 :1;
[; ;pic18f26j50.h: 11776: };
[; ;pic18f26j50.h: 11777: struct {
[; ;pic18f26j50.h: 11778: unsigned :2;
[; ;pic18f26j50.h: 11779: unsigned RW :1;
[; ;pic18f26j50.h: 11780: };
[; ;pic18f26j50.h: 11781: struct {
[; ;pic18f26j50.h: 11782: unsigned :2;
[; ;pic18f26j50.h: 11783: unsigned RW1 :1;
[; ;pic18f26j50.h: 11784: };
[; ;pic18f26j50.h: 11785: struct {
[; ;pic18f26j50.h: 11786: unsigned :3;
[; ;pic18f26j50.h: 11787: unsigned START :1;
[; ;pic18f26j50.h: 11788: };
[; ;pic18f26j50.h: 11789: struct {
[; ;pic18f26j50.h: 11790: unsigned :3;
[; ;pic18f26j50.h: 11791: unsigned START1 :1;
[; ;pic18f26j50.h: 11792: };
[; ;pic18f26j50.h: 11793: struct {
[; ;pic18f26j50.h: 11794: unsigned :4;
[; ;pic18f26j50.h: 11795: unsigned STOP :1;
[; ;pic18f26j50.h: 11796: };
[; ;pic18f26j50.h: 11797: struct {
[; ;pic18f26j50.h: 11798: unsigned :4;
[; ;pic18f26j50.h: 11799: unsigned STOP1 :1;
[; ;pic18f26j50.h: 11800: };
[; ;pic18f26j50.h: 11801: struct {
[; ;pic18f26j50.h: 11802: unsigned :2;
[; ;pic18f26j50.h: 11803: unsigned NOT_W :1;
[; ;pic18f26j50.h: 11804: };
[; ;pic18f26j50.h: 11805: struct {
[; ;pic18f26j50.h: 11806: unsigned :5;
[; ;pic18f26j50.h: 11807: unsigned NOT_A :1;
[; ;pic18f26j50.h: 11808: };
[; ;pic18f26j50.h: 11809: } SSP1STATbits_t;
[; ;pic18f26j50.h: 11810: extern volatile SSP1STATbits_t SSP1STATbits @ 0xFC7;
[; ;pic18f26j50.h: 12133: typedef union {
[; ;pic18f26j50.h: 12134: struct {
[; ;pic18f26j50.h: 12135: unsigned :2;
[; ;pic18f26j50.h: 12136: unsigned R_NOT_W :1;
[; ;pic18f26j50.h: 12137: };
[; ;pic18f26j50.h: 12138: struct {
[; ;pic18f26j50.h: 12139: unsigned :5;
[; ;pic18f26j50.h: 12140: unsigned D_NOT_A :1;
[; ;pic18f26j50.h: 12141: };
[; ;pic18f26j50.h: 12142: struct {
[; ;pic18f26j50.h: 12143: unsigned BF :1;
[; ;pic18f26j50.h: 12144: unsigned UA :1;
[; ;pic18f26j50.h: 12145: unsigned R_nW :1;
[; ;pic18f26j50.h: 12146: unsigned S :1;
[; ;pic18f26j50.h: 12147: unsigned P :1;
[; ;pic18f26j50.h: 12148: unsigned D_nA :1;
[; ;pic18f26j50.h: 12149: unsigned CKE :1;
[; ;pic18f26j50.h: 12150: unsigned SMP :1;
[; ;pic18f26j50.h: 12151: };
[; ;pic18f26j50.h: 12152: struct {
[; ;pic18f26j50.h: 12153: unsigned :2;
[; ;pic18f26j50.h: 12154: unsigned R :1;
[; ;pic18f26j50.h: 12155: unsigned :2;
[; ;pic18f26j50.h: 12156: unsigned D :1;
[; ;pic18f26j50.h: 12157: };
[; ;pic18f26j50.h: 12158: struct {
[; ;pic18f26j50.h: 12159: unsigned :2;
[; ;pic18f26j50.h: 12160: unsigned R_W :1;
[; ;pic18f26j50.h: 12161: unsigned :2;
[; ;pic18f26j50.h: 12162: unsigned D_A :1;
[; ;pic18f26j50.h: 12163: };
[; ;pic18f26j50.h: 12164: struct {
[; ;pic18f26j50.h: 12165: unsigned :2;
[; ;pic18f26j50.h: 12166: unsigned nW :1;
[; ;pic18f26j50.h: 12167: unsigned :2;
[; ;pic18f26j50.h: 12168: unsigned nA :1;
[; ;pic18f26j50.h: 12169: };
[; ;pic18f26j50.h: 12170: struct {
[; ;pic18f26j50.h: 12171: unsigned :2;
[; ;pic18f26j50.h: 12172: unsigned NOT_WRITE :1;
[; ;pic18f26j50.h: 12173: };
[; ;pic18f26j50.h: 12174: struct {
[; ;pic18f26j50.h: 12175: unsigned :5;
[; ;pic18f26j50.h: 12176: unsigned NOT_ADDRESS :1;
[; ;pic18f26j50.h: 12177: };
[; ;pic18f26j50.h: 12178: struct {
[; ;pic18f26j50.h: 12179: unsigned :2;
[; ;pic18f26j50.h: 12180: unsigned nWRITE :1;
[; ;pic18f26j50.h: 12181: unsigned :2;
[; ;pic18f26j50.h: 12182: unsigned nADDRESS :1;
[; ;pic18f26j50.h: 12183: };
[; ;pic18f26j50.h: 12184: struct {
[; ;pic18f26j50.h: 12185: unsigned :2;
[; ;pic18f26j50.h: 12186: unsigned READ_WRITE :1;
[; ;pic18f26j50.h: 12187: unsigned :2;
[; ;pic18f26j50.h: 12188: unsigned DATA_ADDRESS :1;
[; ;pic18f26j50.h: 12189: };
[; ;pic18f26j50.h: 12190: struct {
[; ;pic18f26j50.h: 12191: unsigned :2;
[; ;pic18f26j50.h: 12192: unsigned I2C_READ :1;
[; ;pic18f26j50.h: 12193: unsigned I2C_START :1;
[; ;pic18f26j50.h: 12194: unsigned I2C_STOP :1;
[; ;pic18f26j50.h: 12195: unsigned I2C_DAT :1;
[; ;pic18f26j50.h: 12196: };
[; ;pic18f26j50.h: 12197: struct {
[; ;pic18f26j50.h: 12198: unsigned :2;
[; ;pic18f26j50.h: 12199: unsigned R_NOT_W1 :1;
[; ;pic18f26j50.h: 12200: };
[; ;pic18f26j50.h: 12201: struct {
[; ;pic18f26j50.h: 12202: unsigned :5;
[; ;pic18f26j50.h: 12203: unsigned D_NOT_A1 :1;
[; ;pic18f26j50.h: 12204: };
[; ;pic18f26j50.h: 12205: struct {
[; ;pic18f26j50.h: 12206: unsigned BF1 :1;
[; ;pic18f26j50.h: 12207: unsigned UA1 :1;
[; ;pic18f26j50.h: 12208: unsigned R_nW1 :1;
[; ;pic18f26j50.h: 12209: unsigned S1 :1;
[; ;pic18f26j50.h: 12210: unsigned P1 :1;
[; ;pic18f26j50.h: 12211: unsigned D_nA1 :1;
[; ;pic18f26j50.h: 12212: unsigned CKE1 :1;
[; ;pic18f26j50.h: 12213: unsigned SMP1 :1;
[; ;pic18f26j50.h: 12214: };
[; ;pic18f26j50.h: 12215: struct {
[; ;pic18f26j50.h: 12216: unsigned :2;
[; ;pic18f26j50.h: 12217: unsigned R1 :1;
[; ;pic18f26j50.h: 12218: unsigned :2;
[; ;pic18f26j50.h: 12219: unsigned D1 :1;
[; ;pic18f26j50.h: 12220: };
[; ;pic18f26j50.h: 12221: struct {
[; ;pic18f26j50.h: 12222: unsigned :2;
[; ;pic18f26j50.h: 12223: unsigned D_A1 :1;
[; ;pic18f26j50.h: 12224: unsigned :2;
[; ;pic18f26j50.h: 12225: unsigned R_W1 :1;
[; ;pic18f26j50.h: 12226: };
[; ;pic18f26j50.h: 12227: struct {
[; ;pic18f26j50.h: 12228: unsigned :2;
[; ;pic18f26j50.h: 12229: unsigned NOT_W1 :1;
[; ;pic18f26j50.h: 12230: };
[; ;pic18f26j50.h: 12231: struct {
[; ;pic18f26j50.h: 12232: unsigned :5;
[; ;pic18f26j50.h: 12233: unsigned NOT_A1 :1;
[; ;pic18f26j50.h: 12234: };
[; ;pic18f26j50.h: 12235: struct {
[; ;pic18f26j50.h: 12236: unsigned :2;
[; ;pic18f26j50.h: 12237: unsigned nW1 :1;
[; ;pic18f26j50.h: 12238: unsigned :2;
[; ;pic18f26j50.h: 12239: unsigned nA1 :1;
[; ;pic18f26j50.h: 12240: };
[; ;pic18f26j50.h: 12241: struct {
[; ;pic18f26j50.h: 12242: unsigned :2;
[; ;pic18f26j50.h: 12243: unsigned NOT_WRITE1 :1;
[; ;pic18f26j50.h: 12244: };
[; ;pic18f26j50.h: 12245: struct {
[; ;pic18f26j50.h: 12246: unsigned :5;
[; ;pic18f26j50.h: 12247: unsigned NOT_ADDRESS1 :1;
[; ;pic18f26j50.h: 12248: };
[; ;pic18f26j50.h: 12249: struct {
[; ;pic18f26j50.h: 12250: unsigned :2;
[; ;pic18f26j50.h: 12251: unsigned nWRITE1 :1;
[; ;pic18f26j50.h: 12252: unsigned :2;
[; ;pic18f26j50.h: 12253: unsigned nADDRESS1 :1;
[; ;pic18f26j50.h: 12254: };
[; ;pic18f26j50.h: 12255: struct {
[; ;pic18f26j50.h: 12256: unsigned :2;
[; ;pic18f26j50.h: 12257: unsigned READ_WRITE1 :1;
[; ;pic18f26j50.h: 12258: unsigned :2;
[; ;pic18f26j50.h: 12259: unsigned DATA_ADDRESS1 :1;
[; ;pic18f26j50.h: 12260: };
[; ;pic18f26j50.h: 12261: struct {
[; ;pic18f26j50.h: 12262: unsigned :2;
[; ;pic18f26j50.h: 12263: unsigned I2C_READ1 :1;
[; ;pic18f26j50.h: 12264: unsigned I2C_START1 :1;
[; ;pic18f26j50.h: 12265: unsigned I2C_STOP1 :1;
[; ;pic18f26j50.h: 12266: unsigned I2C_DAT1 :1;
[; ;pic18f26j50.h: 12267: };
[; ;pic18f26j50.h: 12268: struct {
[; ;pic18f26j50.h: 12269: unsigned :5;
[; ;pic18f26j50.h: 12270: unsigned DA :1;
[; ;pic18f26j50.h: 12271: };
[; ;pic18f26j50.h: 12272: struct {
[; ;pic18f26j50.h: 12273: unsigned :5;
[; ;pic18f26j50.h: 12274: unsigned DA1 :1;
[; ;pic18f26j50.h: 12275: };
[; ;pic18f26j50.h: 12276: struct {
[; ;pic18f26j50.h: 12277: unsigned :2;
[; ;pic18f26j50.h: 12278: unsigned RW :1;
[; ;pic18f26j50.h: 12279: };
[; ;pic18f26j50.h: 12280: struct {
[; ;pic18f26j50.h: 12281: unsigned :2;
[; ;pic18f26j50.h: 12282: unsigned RW1 :1;
[; ;pic18f26j50.h: 12283: };
[; ;pic18f26j50.h: 12284: struct {
[; ;pic18f26j50.h: 12285: unsigned :3;
[; ;pic18f26j50.h: 12286: unsigned START :1;
[; ;pic18f26j50.h: 12287: };
[; ;pic18f26j50.h: 12288: struct {
[; ;pic18f26j50.h: 12289: unsigned :3;
[; ;pic18f26j50.h: 12290: unsigned START1 :1;
[; ;pic18f26j50.h: 12291: };
[; ;pic18f26j50.h: 12292: struct {
[; ;pic18f26j50.h: 12293: unsigned :4;
[; ;pic18f26j50.h: 12294: unsigned STOP :1;
[; ;pic18f26j50.h: 12295: };
[; ;pic18f26j50.h: 12296: struct {
[; ;pic18f26j50.h: 12297: unsigned :4;
[; ;pic18f26j50.h: 12298: unsigned STOP1 :1;
[; ;pic18f26j50.h: 12299: };
[; ;pic18f26j50.h: 12300: struct {
[; ;pic18f26j50.h: 12301: unsigned :2;
[; ;pic18f26j50.h: 12302: unsigned NOT_W :1;
[; ;pic18f26j50.h: 12303: };
[; ;pic18f26j50.h: 12304: struct {
[; ;pic18f26j50.h: 12305: unsigned :5;
[; ;pic18f26j50.h: 12306: unsigned NOT_A :1;
[; ;pic18f26j50.h: 12307: };
[; ;pic18f26j50.h: 12308: } SSPSTATbits_t;
[; ;pic18f26j50.h: 12309: extern volatile SSPSTATbits_t SSPSTATbits @ 0xFC7;
[; ;pic18f26j50.h: 12633: extern volatile unsigned char SSP1ADD @ 0xFC8;
"12635
[; ;pic18f26j50.h: 12635: asm("SSP1ADD equ 0FC8h");
[; <" SSP1ADD equ 0FC8h ;# ">
[; ;pic18f26j50.h: 12638: extern volatile unsigned char SSPADD @ 0xFC8;
"12640
[; ;pic18f26j50.h: 12640: asm("SSPADD equ 0FC8h");
[; <" SSPADD equ 0FC8h ;# ">
[; ;pic18f26j50.h: 12643: typedef union {
[; ;pic18f26j50.h: 12644: struct {
[; ;pic18f26j50.h: 12645: unsigned SSPADD :8;
[; ;pic18f26j50.h: 12646: };
[; ;pic18f26j50.h: 12647: struct {
[; ;pic18f26j50.h: 12648: unsigned MSK0 :1;
[; ;pic18f26j50.h: 12649: unsigned MSK1 :1;
[; ;pic18f26j50.h: 12650: unsigned MSK2 :1;
[; ;pic18f26j50.h: 12651: unsigned MSK3 :1;
[; ;pic18f26j50.h: 12652: unsigned MSK4 :1;
[; ;pic18f26j50.h: 12653: unsigned MSK5 :1;
[; ;pic18f26j50.h: 12654: unsigned MSK6 :1;
[; ;pic18f26j50.h: 12655: unsigned MSK7 :1;
[; ;pic18f26j50.h: 12656: };
[; ;pic18f26j50.h: 12657: struct {
[; ;pic18f26j50.h: 12658: unsigned MSK01 :1;
[; ;pic18f26j50.h: 12659: unsigned MSK11 :1;
[; ;pic18f26j50.h: 12660: unsigned MSK21 :1;
[; ;pic18f26j50.h: 12661: unsigned MSK31 :1;
[; ;pic18f26j50.h: 12662: unsigned MSK41 :1;
[; ;pic18f26j50.h: 12663: unsigned MSK51 :1;
[; ;pic18f26j50.h: 12664: unsigned MSK61 :1;
[; ;pic18f26j50.h: 12665: unsigned MSK71 :1;
[; ;pic18f26j50.h: 12666: };
[; ;pic18f26j50.h: 12667: } SSP1ADDbits_t;
[; ;pic18f26j50.h: 12668: extern volatile SSP1ADDbits_t SSP1ADDbits @ 0xFC8;
[; ;pic18f26j50.h: 12756: typedef union {
[; ;pic18f26j50.h: 12757: struct {
[; ;pic18f26j50.h: 12758: unsigned SSPADD :8;
[; ;pic18f26j50.h: 12759: };
[; ;pic18f26j50.h: 12760: struct {
[; ;pic18f26j50.h: 12761: unsigned MSK0 :1;
[; ;pic18f26j50.h: 12762: unsigned MSK1 :1;
[; ;pic18f26j50.h: 12763: unsigned MSK2 :1;
[; ;pic18f26j50.h: 12764: unsigned MSK3 :1;
[; ;pic18f26j50.h: 12765: unsigned MSK4 :1;
[; ;pic18f26j50.h: 12766: unsigned MSK5 :1;
[; ;pic18f26j50.h: 12767: unsigned MSK6 :1;
[; ;pic18f26j50.h: 12768: unsigned MSK7 :1;
[; ;pic18f26j50.h: 12769: };
[; ;pic18f26j50.h: 12770: struct {
[; ;pic18f26j50.h: 12771: unsigned MSK01 :1;
[; ;pic18f26j50.h: 12772: unsigned MSK11 :1;
[; ;pic18f26j50.h: 12773: unsigned MSK21 :1;
[; ;pic18f26j50.h: 12774: unsigned MSK31 :1;
[; ;pic18f26j50.h: 12775: unsigned MSK41 :1;
[; ;pic18f26j50.h: 12776: unsigned MSK51 :1;
[; ;pic18f26j50.h: 12777: unsigned MSK61 :1;
[; ;pic18f26j50.h: 12778: unsigned MSK71 :1;
[; ;pic18f26j50.h: 12779: };
[; ;pic18f26j50.h: 12780: } SSPADDbits_t;
[; ;pic18f26j50.h: 12781: extern volatile SSPADDbits_t SSPADDbits @ 0xFC8;
[; ;pic18f26j50.h: 12870: extern volatile unsigned char SSP1BUF @ 0xFC9;
"12872
[; ;pic18f26j50.h: 12872: asm("SSP1BUF equ 0FC9h");
[; <" SSP1BUF equ 0FC9h ;# ">
[; ;pic18f26j50.h: 12875: extern volatile unsigned char SSPBUF @ 0xFC9;
"12877
[; ;pic18f26j50.h: 12877: asm("SSPBUF equ 0FC9h");
[; <" SSPBUF equ 0FC9h ;# ">
[; ;pic18f26j50.h: 12880: typedef union {
[; ;pic18f26j50.h: 12881: struct {
[; ;pic18f26j50.h: 12882: unsigned SSPBUF :8;
[; ;pic18f26j50.h: 12883: };
[; ;pic18f26j50.h: 12884: } SSP1BUFbits_t;
[; ;pic18f26j50.h: 12885: extern volatile SSP1BUFbits_t SSP1BUFbits @ 0xFC9;
[; ;pic18f26j50.h: 12893: typedef union {
[; ;pic18f26j50.h: 12894: struct {
[; ;pic18f26j50.h: 12895: unsigned SSPBUF :8;
[; ;pic18f26j50.h: 12896: };
[; ;pic18f26j50.h: 12897: } SSPBUFbits_t;
[; ;pic18f26j50.h: 12898: extern volatile SSPBUFbits_t SSPBUFbits @ 0xFC9;
[; ;pic18f26j50.h: 12907: extern volatile unsigned char T2CON @ 0xFCA;
"12909
[; ;pic18f26j50.h: 12909: asm("T2CON equ 0FCAh");
[; <" T2CON equ 0FCAh ;# ">
[; ;pic18f26j50.h: 12912: typedef union {
[; ;pic18f26j50.h: 12913: struct {
[; ;pic18f26j50.h: 12914: unsigned T2CKPS :2;
[; ;pic18f26j50.h: 12915: unsigned TMR2ON :1;
[; ;pic18f26j50.h: 12916: unsigned T2OUTPS :4;
[; ;pic18f26j50.h: 12917: };
[; ;pic18f26j50.h: 12918: struct {
[; ;pic18f26j50.h: 12919: unsigned T2CKPS0 :1;
[; ;pic18f26j50.h: 12920: unsigned T2CKPS1 :1;
[; ;pic18f26j50.h: 12921: unsigned :1;
[; ;pic18f26j50.h: 12922: unsigned T2OUTPS0 :1;
[; ;pic18f26j50.h: 12923: unsigned T2OUTPS1 :1;
[; ;pic18f26j50.h: 12924: unsigned T2OUTPS2 :1;
[; ;pic18f26j50.h: 12925: unsigned T2OUTPS3 :1;
[; ;pic18f26j50.h: 12926: };
[; ;pic18f26j50.h: 12927: } T2CONbits_t;
[; ;pic18f26j50.h: 12928: extern volatile T2CONbits_t T2CONbits @ 0xFCA;
[; ;pic18f26j50.h: 12977: extern volatile unsigned char PR2 @ 0xFCB;
"12979
[; ;pic18f26j50.h: 12979: asm("PR2 equ 0FCBh");
[; <" PR2 equ 0FCBh ;# ">
[; ;pic18f26j50.h: 12982: extern volatile unsigned char MEMCON @ 0xFCB;
"12984
[; ;pic18f26j50.h: 12984: asm("MEMCON equ 0FCBh");
[; <" MEMCON equ 0FCBh ;# ">
[; ;pic18f26j50.h: 12987: typedef union {
[; ;pic18f26j50.h: 12988: struct {
[; ;pic18f26j50.h: 12989: unsigned PR2 :8;
[; ;pic18f26j50.h: 12990: };
[; ;pic18f26j50.h: 12991: } PR2bits_t;
[; ;pic18f26j50.h: 12992: extern volatile PR2bits_t PR2bits @ 0xFCB;
[; ;pic18f26j50.h: 13000: typedef union {
[; ;pic18f26j50.h: 13001: struct {
[; ;pic18f26j50.h: 13002: unsigned PR2 :8;
[; ;pic18f26j50.h: 13003: };
[; ;pic18f26j50.h: 13004: } MEMCONbits_t;
[; ;pic18f26j50.h: 13005: extern volatile MEMCONbits_t MEMCONbits @ 0xFCB;
[; ;pic18f26j50.h: 13014: extern volatile unsigned char TMR2 @ 0xFCC;
"13016
[; ;pic18f26j50.h: 13016: asm("TMR2 equ 0FCCh");
[; <" TMR2 equ 0FCCh ;# ">
[; ;pic18f26j50.h: 13019: typedef union {
[; ;pic18f26j50.h: 13020: struct {
[; ;pic18f26j50.h: 13021: unsigned TMR2 :8;
[; ;pic18f26j50.h: 13022: };
[; ;pic18f26j50.h: 13023: } TMR2bits_t;
[; ;pic18f26j50.h: 13024: extern volatile TMR2bits_t TMR2bits @ 0xFCC;
[; ;pic18f26j50.h: 13033: extern volatile unsigned char T1CON @ 0xFCD;
"13035
[; ;pic18f26j50.h: 13035: asm("T1CON equ 0FCDh");
[; <" T1CON equ 0FCDh ;# ">
[; ;pic18f26j50.h: 13038: typedef union {
[; ;pic18f26j50.h: 13039: struct {
[; ;pic18f26j50.h: 13040: unsigned TMR1ON :1;
[; ;pic18f26j50.h: 13041: unsigned RD16 :1;
[; ;pic18f26j50.h: 13042: unsigned T1SYNC :1;
[; ;pic18f26j50.h: 13043: unsigned T1OSCEN :1;
[; ;pic18f26j50.h: 13044: unsigned T1CKPS :2;
[; ;pic18f26j50.h: 13045: unsigned TMR1CS :2;
[; ;pic18f26j50.h: 13046: };
[; ;pic18f26j50.h: 13047: struct {
[; ;pic18f26j50.h: 13048: unsigned :4;
[; ;pic18f26j50.h: 13049: unsigned T1CKPS0 :1;
[; ;pic18f26j50.h: 13050: unsigned T1CKPS1 :1;
[; ;pic18f26j50.h: 13051: unsigned TMR1CS0 :1;
[; ;pic18f26j50.h: 13052: unsigned TMR1CS1 :1;
[; ;pic18f26j50.h: 13053: };
[; ;pic18f26j50.h: 13054: struct {
[; ;pic18f26j50.h: 13055: unsigned :1;
[; ;pic18f26j50.h: 13056: unsigned RD161 :1;
[; ;pic18f26j50.h: 13057: unsigned T1SYNC1 :1;
[; ;pic18f26j50.h: 13058: unsigned T1OSCEN1 :1;
[; ;pic18f26j50.h: 13059: unsigned T1CKPS01 :1;
[; ;pic18f26j50.h: 13060: unsigned T1CKPS11 :1;
[; ;pic18f26j50.h: 13061: unsigned TMR1CS01 :1;
[; ;pic18f26j50.h: 13062: unsigned TMR1CS11 :1;
[; ;pic18f26j50.h: 13063: };
[; ;pic18f26j50.h: 13064: struct {
[; ;pic18f26j50.h: 13065: unsigned :3;
[; ;pic18f26j50.h: 13066: unsigned SOSCEN :1;
[; ;pic18f26j50.h: 13067: };
[; ;pic18f26j50.h: 13068: struct {
[; ;pic18f26j50.h: 13069: unsigned :7;
[; ;pic18f26j50.h: 13070: unsigned T1RD16 :1;
[; ;pic18f26j50.h: 13071: };
[; ;pic18f26j50.h: 13072: } T1CONbits_t;
[; ;pic18f26j50.h: 13073: extern volatile T1CONbits_t T1CONbits @ 0xFCD;
[; ;pic18f26j50.h: 13172: extern volatile unsigned short TMR1 @ 0xFCE;
"13174
[; ;pic18f26j50.h: 13174: asm("TMR1 equ 0FCEh");
[; <" TMR1 equ 0FCEh ;# ">
[; ;pic18f26j50.h: 13178: extern volatile unsigned char TMR1L @ 0xFCE;
"13180
[; ;pic18f26j50.h: 13180: asm("TMR1L equ 0FCEh");
[; <" TMR1L equ 0FCEh ;# ">
[; ;pic18f26j50.h: 13183: typedef union {
[; ;pic18f26j50.h: 13184: struct {
[; ;pic18f26j50.h: 13185: unsigned TMR1L :8;
[; ;pic18f26j50.h: 13186: };
[; ;pic18f26j50.h: 13187: } TMR1Lbits_t;
[; ;pic18f26j50.h: 13188: extern volatile TMR1Lbits_t TMR1Lbits @ 0xFCE;
[; ;pic18f26j50.h: 13197: extern volatile unsigned char TMR1H @ 0xFCF;
"13199
[; ;pic18f26j50.h: 13199: asm("TMR1H equ 0FCFh");
[; <" TMR1H equ 0FCFh ;# ">
[; ;pic18f26j50.h: 13202: typedef union {
[; ;pic18f26j50.h: 13203: struct {
[; ;pic18f26j50.h: 13204: unsigned TMR1H :8;
[; ;pic18f26j50.h: 13205: };
[; ;pic18f26j50.h: 13206: } TMR1Hbits_t;
[; ;pic18f26j50.h: 13207: extern volatile TMR1Hbits_t TMR1Hbits @ 0xFCF;
[; ;pic18f26j50.h: 13216: extern volatile unsigned char RCON @ 0xFD0;
"13218
[; ;pic18f26j50.h: 13218: asm("RCON equ 0FD0h");
[; <" RCON equ 0FD0h ;# ">
[; ;pic18f26j50.h: 13221: typedef union {
[; ;pic18f26j50.h: 13222: struct {
[; ;pic18f26j50.h: 13223: unsigned NOT_BOR :1;
[; ;pic18f26j50.h: 13224: };
[; ;pic18f26j50.h: 13225: struct {
[; ;pic18f26j50.h: 13226: unsigned :1;
[; ;pic18f26j50.h: 13227: unsigned NOT_POR :1;
[; ;pic18f26j50.h: 13228: };
[; ;pic18f26j50.h: 13229: struct {
[; ;pic18f26j50.h: 13230: unsigned :2;
[; ;pic18f26j50.h: 13231: unsigned NOT_PD :1;
[; ;pic18f26j50.h: 13232: };
[; ;pic18f26j50.h: 13233: struct {
[; ;pic18f26j50.h: 13234: unsigned :3;
[; ;pic18f26j50.h: 13235: unsigned NOT_TO :1;
[; ;pic18f26j50.h: 13236: };
[; ;pic18f26j50.h: 13237: struct {
[; ;pic18f26j50.h: 13238: unsigned :4;
[; ;pic18f26j50.h: 13239: unsigned NOT_RI :1;
[; ;pic18f26j50.h: 13240: };
[; ;pic18f26j50.h: 13241: struct {
[; ;pic18f26j50.h: 13242: unsigned :5;
[; ;pic18f26j50.h: 13243: unsigned NOT_CM :1;
[; ;pic18f26j50.h: 13244: };
[; ;pic18f26j50.h: 13245: struct {
[; ;pic18f26j50.h: 13246: unsigned nBOR :1;
[; ;pic18f26j50.h: 13247: unsigned nPOR :1;
[; ;pic18f26j50.h: 13248: unsigned nPD :1;
[; ;pic18f26j50.h: 13249: unsigned nTO :1;
[; ;pic18f26j50.h: 13250: unsigned nRI :1;
[; ;pic18f26j50.h: 13251: unsigned nCM :1;
[; ;pic18f26j50.h: 13252: unsigned :1;
[; ;pic18f26j50.h: 13253: unsigned IPEN :1;
[; ;pic18f26j50.h: 13254: };
[; ;pic18f26j50.h: 13255: struct {
[; ;pic18f26j50.h: 13256: unsigned BOR :1;
[; ;pic18f26j50.h: 13257: unsigned POR :1;
[; ;pic18f26j50.h: 13258: unsigned PD :1;
[; ;pic18f26j50.h: 13259: unsigned TO :1;
[; ;pic18f26j50.h: 13260: unsigned RI :1;
[; ;pic18f26j50.h: 13261: unsigned CM :1;
[; ;pic18f26j50.h: 13262: };
[; ;pic18f26j50.h: 13263: } RCONbits_t;
[; ;pic18f26j50.h: 13264: extern volatile RCONbits_t RCONbits @ 0xFD0;
[; ;pic18f26j50.h: 13363: extern volatile unsigned char CM2CON @ 0xFD1;
"13365
[; ;pic18f26j50.h: 13365: asm("CM2CON equ 0FD1h");
[; <" CM2CON equ 0FD1h ;# ">
[; ;pic18f26j50.h: 13368: extern volatile unsigned char CM2CON1 @ 0xFD1;
"13370
[; ;pic18f26j50.h: 13370: asm("CM2CON1 equ 0FD1h");
[; <" CM2CON1 equ 0FD1h ;# ">
[; ;pic18f26j50.h: 13373: typedef union {
[; ;pic18f26j50.h: 13374: struct {
[; ;pic18f26j50.h: 13375: unsigned CCH :2;
[; ;pic18f26j50.h: 13376: unsigned CREF :1;
[; ;pic18f26j50.h: 13377: unsigned EVPOL :2;
[; ;pic18f26j50.h: 13378: unsigned CPOL :1;
[; ;pic18f26j50.h: 13379: unsigned COE :1;
[; ;pic18f26j50.h: 13380: unsigned CON :1;
[; ;pic18f26j50.h: 13381: };
[; ;pic18f26j50.h: 13382: struct {
[; ;pic18f26j50.h: 13383: unsigned CCH0 :1;
[; ;pic18f26j50.h: 13384: unsigned CCH1 :1;
[; ;pic18f26j50.h: 13385: unsigned :1;
[; ;pic18f26j50.h: 13386: unsigned EVPOL0 :1;
[; ;pic18f26j50.h: 13387: unsigned EVPOL1 :1;
[; ;pic18f26j50.h: 13388: };
[; ;pic18f26j50.h: 13389: struct {
[; ;pic18f26j50.h: 13390: unsigned CCH02 :1;
[; ;pic18f26j50.h: 13391: };
[; ;pic18f26j50.h: 13392: struct {
[; ;pic18f26j50.h: 13393: unsigned :1;
[; ;pic18f26j50.h: 13394: unsigned CCH12 :1;
[; ;pic18f26j50.h: 13395: };
[; ;pic18f26j50.h: 13396: struct {
[; ;pic18f26j50.h: 13397: unsigned :6;
[; ;pic18f26j50.h: 13398: unsigned COE2 :1;
[; ;pic18f26j50.h: 13399: };
[; ;pic18f26j50.h: 13400: struct {
[; ;pic18f26j50.h: 13401: unsigned :7;
[; ;pic18f26j50.h: 13402: unsigned CON2 :1;
[; ;pic18f26j50.h: 13403: };
[; ;pic18f26j50.h: 13404: struct {
[; ;pic18f26j50.h: 13405: unsigned :5;
[; ;pic18f26j50.h: 13406: unsigned CPOL2 :1;
[; ;pic18f26j50.h: 13407: };
[; ;pic18f26j50.h: 13408: struct {
[; ;pic18f26j50.h: 13409: unsigned :2;
[; ;pic18f26j50.h: 13410: unsigned CREF2 :1;
[; ;pic18f26j50.h: 13411: };
[; ;pic18f26j50.h: 13412: struct {
[; ;pic18f26j50.h: 13413: unsigned :3;
[; ;pic18f26j50.h: 13414: unsigned EVPOL02 :1;
[; ;pic18f26j50.h: 13415: };
[; ;pic18f26j50.h: 13416: struct {
[; ;pic18f26j50.h: 13417: unsigned :4;
[; ;pic18f26j50.h: 13418: unsigned EVPOL12 :1;
[; ;pic18f26j50.h: 13419: };
[; ;pic18f26j50.h: 13420: } CM2CONbits_t;
[; ;pic18f26j50.h: 13421: extern volatile CM2CONbits_t CM2CONbits @ 0xFD1;
[; ;pic18f26j50.h: 13514: typedef union {
[; ;pic18f26j50.h: 13515: struct {
[; ;pic18f26j50.h: 13516: unsigned CCH :2;
[; ;pic18f26j50.h: 13517: unsigned CREF :1;
[; ;pic18f26j50.h: 13518: unsigned EVPOL :2;
[; ;pic18f26j50.h: 13519: unsigned CPOL :1;
[; ;pic18f26j50.h: 13520: unsigned COE :1;
[; ;pic18f26j50.h: 13521: unsigned CON :1;
[; ;pic18f26j50.h: 13522: };
[; ;pic18f26j50.h: 13523: struct {
[; ;pic18f26j50.h: 13524: unsigned CCH0 :1;
[; ;pic18f26j50.h: 13525: unsigned CCH1 :1;
[; ;pic18f26j50.h: 13526: unsigned :1;
[; ;pic18f26j50.h: 13527: unsigned EVPOL0 :1;
[; ;pic18f26j50.h: 13528: unsigned EVPOL1 :1;
[; ;pic18f26j50.h: 13529: };
[; ;pic18f26j50.h: 13530: struct {
[; ;pic18f26j50.h: 13531: unsigned CCH02 :1;
[; ;pic18f26j50.h: 13532: };
[; ;pic18f26j50.h: 13533: struct {
[; ;pic18f26j50.h: 13534: unsigned :1;
[; ;pic18f26j50.h: 13535: unsigned CCH12 :1;
[; ;pic18f26j50.h: 13536: };
[; ;pic18f26j50.h: 13537: struct {
[; ;pic18f26j50.h: 13538: unsigned :6;
[; ;pic18f26j50.h: 13539: unsigned COE2 :1;
[; ;pic18f26j50.h: 13540: };
[; ;pic18f26j50.h: 13541: struct {
[; ;pic18f26j50.h: 13542: unsigned :7;
[; ;pic18f26j50.h: 13543: unsigned CON2 :1;
[; ;pic18f26j50.h: 13544: };
[; ;pic18f26j50.h: 13545: struct {
[; ;pic18f26j50.h: 13546: unsigned :5;
[; ;pic18f26j50.h: 13547: unsigned CPOL2 :1;
[; ;pic18f26j50.h: 13548: };
[; ;pic18f26j50.h: 13549: struct {
[; ;pic18f26j50.h: 13550: unsigned :2;
[; ;pic18f26j50.h: 13551: unsigned CREF2 :1;
[; ;pic18f26j50.h: 13552: };
[; ;pic18f26j50.h: 13553: struct {
[; ;pic18f26j50.h: 13554: unsigned :3;
[; ;pic18f26j50.h: 13555: unsigned EVPOL02 :1;
[; ;pic18f26j50.h: 13556: };
[; ;pic18f26j50.h: 13557: struct {
[; ;pic18f26j50.h: 13558: unsigned :4;
[; ;pic18f26j50.h: 13559: unsigned EVPOL12 :1;
[; ;pic18f26j50.h: 13560: };
[; ;pic18f26j50.h: 13561: } CM2CON1bits_t;
[; ;pic18f26j50.h: 13562: extern volatile CM2CON1bits_t CM2CON1bits @ 0xFD1;
[; ;pic18f26j50.h: 13656: extern volatile unsigned char CM1CON @ 0xFD2;
"13658
[; ;pic18f26j50.h: 13658: asm("CM1CON equ 0FD2h");
[; <" CM1CON equ 0FD2h ;# ">
[; ;pic18f26j50.h: 13661: extern volatile unsigned char CM1CON1 @ 0xFD2;
"13663
[; ;pic18f26j50.h: 13663: asm("CM1CON1 equ 0FD2h");
[; <" CM1CON1 equ 0FD2h ;# ">
[; ;pic18f26j50.h: 13666: typedef union {
[; ;pic18f26j50.h: 13667: struct {
[; ;pic18f26j50.h: 13668: unsigned CCH :2;
[; ;pic18f26j50.h: 13669: unsigned CREF :1;
[; ;pic18f26j50.h: 13670: unsigned EVPOL :2;
[; ;pic18f26j50.h: 13671: unsigned CPOL :1;
[; ;pic18f26j50.h: 13672: unsigned COE :1;
[; ;pic18f26j50.h: 13673: unsigned CON :1;
[; ;pic18f26j50.h: 13674: };
[; ;pic18f26j50.h: 13675: struct {
[; ;pic18f26j50.h: 13676: unsigned CCH0 :1;
[; ;pic18f26j50.h: 13677: unsigned CCH1 :1;
[; ;pic18f26j50.h: 13678: unsigned :1;
[; ;pic18f26j50.h: 13679: unsigned EVPOL0 :1;
[; ;pic18f26j50.h: 13680: unsigned EVPOL1 :1;
[; ;pic18f26j50.h: 13681: };
[; ;pic18f26j50.h: 13682: struct {
[; ;pic18f26j50.h: 13683: unsigned CCH01 :1;
[; ;pic18f26j50.h: 13684: unsigned CCH11 :1;
[; ;pic18f26j50.h: 13685: unsigned CREF1 :1;
[; ;pic18f26j50.h: 13686: unsigned EVPOL01 :1;
[; ;pic18f26j50.h: 13687: unsigned EVPOL11 :1;
[; ;pic18f26j50.h: 13688: unsigned CPOL1 :1;
[; ;pic18f26j50.h: 13689: unsigned COE1 :1;
[; ;pic18f26j50.h: 13690: unsigned CON1 :1;
[; ;pic18f26j50.h: 13691: };
[; ;pic18f26j50.h: 13692: struct {
[; ;pic18f26j50.h: 13693: unsigned C1CH0 :1;
[; ;pic18f26j50.h: 13694: };
[; ;pic18f26j50.h: 13695: struct {
[; ;pic18f26j50.h: 13696: unsigned :1;
[; ;pic18f26j50.h: 13697: unsigned C1CH1 :1;
[; ;pic18f26j50.h: 13698: };
[; ;pic18f26j50.h: 13699: } CM1CONbits_t;
[; ;pic18f26j50.h: 13700: extern volatile CM1CONbits_t CM1CONbits @ 0xFD2;
[; ;pic18f26j50.h: 13803: typedef union {
[; ;pic18f26j50.h: 13804: struct {
[; ;pic18f26j50.h: 13805: unsigned CCH :2;
[; ;pic18f26j50.h: 13806: unsigned CREF :1;
[; ;pic18f26j50.h: 13807: unsigned EVPOL :2;
[; ;pic18f26j50.h: 13808: unsigned CPOL :1;
[; ;pic18f26j50.h: 13809: unsigned COE :1;
[; ;pic18f26j50.h: 13810: unsigned CON :1;
[; ;pic18f26j50.h: 13811: };
[; ;pic18f26j50.h: 13812: struct {
[; ;pic18f26j50.h: 13813: unsigned CCH0 :1;
[; ;pic18f26j50.h: 13814: unsigned CCH1 :1;
[; ;pic18f26j50.h: 13815: unsigned :1;
[; ;pic18f26j50.h: 13816: unsigned EVPOL0 :1;
[; ;pic18f26j50.h: 13817: unsigned EVPOL1 :1;
[; ;pic18f26j50.h: 13818: };
[; ;pic18f26j50.h: 13819: struct {
[; ;pic18f26j50.h: 13820: unsigned CCH01 :1;
[; ;pic18f26j50.h: 13821: unsigned CCH11 :1;
[; ;pic18f26j50.h: 13822: unsigned CREF1 :1;
[; ;pic18f26j50.h: 13823: unsigned EVPOL01 :1;
[; ;pic18f26j50.h: 13824: unsigned EVPOL11 :1;
[; ;pic18f26j50.h: 13825: unsigned CPOL1 :1;
[; ;pic18f26j50.h: 13826: unsigned COE1 :1;
[; ;pic18f26j50.h: 13827: unsigned CON1 :1;
[; ;pic18f26j50.h: 13828: };
[; ;pic18f26j50.h: 13829: struct {
[; ;pic18f26j50.h: 13830: unsigned C1CH0 :1;
[; ;pic18f26j50.h: 13831: };
[; ;pic18f26j50.h: 13832: struct {
[; ;pic18f26j50.h: 13833: unsigned :1;
[; ;pic18f26j50.h: 13834: unsigned C1CH1 :1;
[; ;pic18f26j50.h: 13835: };
[; ;pic18f26j50.h: 13836: } CM1CON1bits_t;
[; ;pic18f26j50.h: 13837: extern volatile CM1CON1bits_t CM1CON1bits @ 0xFD2;
[; ;pic18f26j50.h: 13941: extern volatile unsigned char OSCCON @ 0xFD3;
"13943
[; ;pic18f26j50.h: 13943: asm("OSCCON equ 0FD3h");
[; <" OSCCON equ 0FD3h ;# ">
[; ;pic18f26j50.h: 13946: typedef union {
[; ;pic18f26j50.h: 13947: struct {
[; ;pic18f26j50.h: 13948: unsigned SCS :2;
[; ;pic18f26j50.h: 13949: unsigned :1;
[; ;pic18f26j50.h: 13950: unsigned OSTS :1;
[; ;pic18f26j50.h: 13951: unsigned IRCF :3;
[; ;pic18f26j50.h: 13952: unsigned IDLEN :1;
[; ;pic18f26j50.h: 13953: };
[; ;pic18f26j50.h: 13954: struct {
[; ;pic18f26j50.h: 13955: unsigned SCS0 :1;
[; ;pic18f26j50.h: 13956: unsigned SCS1 :1;
[; ;pic18f26j50.h: 13957: unsigned :2;
[; ;pic18f26j50.h: 13958: unsigned IRCF0 :1;
[; ;pic18f26j50.h: 13959: unsigned IRCF1 :1;
[; ;pic18f26j50.h: 13960: unsigned IRCF2 :1;
[; ;pic18f26j50.h: 13961: };
[; ;pic18f26j50.h: 13962: } OSCCONbits_t;
[; ;pic18f26j50.h: 13963: extern volatile OSCCONbits_t OSCCONbits @ 0xFD3;
[; ;pic18f26j50.h: 14012: extern volatile unsigned char T0CON @ 0xFD5;
"14014
[; ;pic18f26j50.h: 14014: asm("T0CON equ 0FD5h");
[; <" T0CON equ 0FD5h ;# ">
[; ;pic18f26j50.h: 14017: typedef union {
[; ;pic18f26j50.h: 14018: struct {
[; ;pic18f26j50.h: 14019: unsigned T0PS :3;
[; ;pic18f26j50.h: 14020: unsigned PSA :1;
[; ;pic18f26j50.h: 14021: unsigned T0SE :1;
[; ;pic18f26j50.h: 14022: unsigned T0CS :1;
[; ;pic18f26j50.h: 14023: unsigned T08BIT :1;
[; ;pic18f26j50.h: 14024: unsigned TMR0ON :1;
[; ;pic18f26j50.h: 14025: };
[; ;pic18f26j50.h: 14026: struct {
[; ;pic18f26j50.h: 14027: unsigned T0PS0 :1;
[; ;pic18f26j50.h: 14028: unsigned T0PS1 :1;
[; ;pic18f26j50.h: 14029: unsigned T0PS2 :1;
[; ;pic18f26j50.h: 14030: };
[; ;pic18f26j50.h: 14031: } T0CONbits_t;
[; ;pic18f26j50.h: 14032: extern volatile T0CONbits_t T0CONbits @ 0xFD5;
[; ;pic18f26j50.h: 14081: extern volatile unsigned short TMR0 @ 0xFD6;
"14083
[; ;pic18f26j50.h: 14083: asm("TMR0 equ 0FD6h");
[; <" TMR0 equ 0FD6h ;# ">
[; ;pic18f26j50.h: 14087: extern volatile unsigned char TMR0L @ 0xFD6;
"14089
[; ;pic18f26j50.h: 14089: asm("TMR0L equ 0FD6h");
[; <" TMR0L equ 0FD6h ;# ">
[; ;pic18f26j50.h: 14092: typedef union {
[; ;pic18f26j50.h: 14093: struct {
[; ;pic18f26j50.h: 14094: unsigned TMR0L :8;
[; ;pic18f26j50.h: 14095: };
[; ;pic18f26j50.h: 14096: } TMR0Lbits_t;
[; ;pic18f26j50.h: 14097: extern volatile TMR0Lbits_t TMR0Lbits @ 0xFD6;
[; ;pic18f26j50.h: 14106: extern volatile unsigned char TMR0H @ 0xFD7;
"14108
[; ;pic18f26j50.h: 14108: asm("TMR0H equ 0FD7h");
[; <" TMR0H equ 0FD7h ;# ">
[; ;pic18f26j50.h: 14111: typedef union {
[; ;pic18f26j50.h: 14112: struct {
[; ;pic18f26j50.h: 14113: unsigned TMR0H :8;
[; ;pic18f26j50.h: 14114: };
[; ;pic18f26j50.h: 14115: } TMR0Hbits_t;
[; ;pic18f26j50.h: 14116: extern volatile TMR0Hbits_t TMR0Hbits @ 0xFD7;
[; ;pic18f26j50.h: 14125: extern volatile unsigned char STATUS @ 0xFD8;
"14127
[; ;pic18f26j50.h: 14127: asm("STATUS equ 0FD8h");
[; <" STATUS equ 0FD8h ;# ">
[; ;pic18f26j50.h: 14130: typedef union {
[; ;pic18f26j50.h: 14131: struct {
[; ;pic18f26j50.h: 14132: unsigned C :1;
[; ;pic18f26j50.h: 14133: unsigned DC :1;
[; ;pic18f26j50.h: 14134: unsigned Z :1;
[; ;pic18f26j50.h: 14135: unsigned OV :1;
[; ;pic18f26j50.h: 14136: unsigned N :1;
[; ;pic18f26j50.h: 14137: };
[; ;pic18f26j50.h: 14138: struct {
[; ;pic18f26j50.h: 14139: unsigned CARRY :1;
[; ;pic18f26j50.h: 14140: };
[; ;pic18f26j50.h: 14141: struct {
[; ;pic18f26j50.h: 14142: unsigned :4;
[; ;pic18f26j50.h: 14143: unsigned NEGATIVE :1;
[; ;pic18f26j50.h: 14144: };
[; ;pic18f26j50.h: 14145: struct {
[; ;pic18f26j50.h: 14146: unsigned :3;
[; ;pic18f26j50.h: 14147: unsigned OVERFLOW :1;
[; ;pic18f26j50.h: 14148: };
[; ;pic18f26j50.h: 14149: struct {
[; ;pic18f26j50.h: 14150: unsigned :2;
[; ;pic18f26j50.h: 14151: unsigned ZERO :1;
[; ;pic18f26j50.h: 14152: };
[; ;pic18f26j50.h: 14153: } STATUSbits_t;
[; ;pic18f26j50.h: 14154: extern volatile STATUSbits_t STATUSbits @ 0xFD8;
[; ;pic18f26j50.h: 14203: extern volatile unsigned short FSR2 @ 0xFD9;
"14205
[; ;pic18f26j50.h: 14205: asm("FSR2 equ 0FD9h");
[; <" FSR2 equ 0FD9h ;# ">
[; ;pic18f26j50.h: 14209: extern volatile unsigned char FSR2L @ 0xFD9;
"14211
[; ;pic18f26j50.h: 14211: asm("FSR2L equ 0FD9h");
[; <" FSR2L equ 0FD9h ;# ">
[; ;pic18f26j50.h: 14214: typedef union {
[; ;pic18f26j50.h: 14215: struct {
[; ;pic18f26j50.h: 14216: unsigned FSR2L :8;
[; ;pic18f26j50.h: 14217: };
[; ;pic18f26j50.h: 14218: } FSR2Lbits_t;
[; ;pic18f26j50.h: 14219: extern volatile FSR2Lbits_t FSR2Lbits @ 0xFD9;
[; ;pic18f26j50.h: 14228: extern volatile unsigned char FSR2H @ 0xFDA;
"14230
[; ;pic18f26j50.h: 14230: asm("FSR2H equ 0FDAh");
[; <" FSR2H equ 0FDAh ;# ">
[; ;pic18f26j50.h: 14234: extern volatile unsigned char PLUSW2 @ 0xFDB;
"14236
[; ;pic18f26j50.h: 14236: asm("PLUSW2 equ 0FDBh");
[; <" PLUSW2 equ 0FDBh ;# ">
[; ;pic18f26j50.h: 14239: typedef union {
[; ;pic18f26j50.h: 14240: struct {
[; ;pic18f26j50.h: 14241: unsigned PLUSW2 :8;
[; ;pic18f26j50.h: 14242: };
[; ;pic18f26j50.h: 14243: } PLUSW2bits_t;
[; ;pic18f26j50.h: 14244: extern volatile PLUSW2bits_t PLUSW2bits @ 0xFDB;
[; ;pic18f26j50.h: 14253: extern volatile unsigned char PREINC2 @ 0xFDC;
"14255
[; ;pic18f26j50.h: 14255: asm("PREINC2 equ 0FDCh");
[; <" PREINC2 equ 0FDCh ;# ">
[; ;pic18f26j50.h: 14258: typedef union {
[; ;pic18f26j50.h: 14259: struct {
[; ;pic18f26j50.h: 14260: unsigned PREINC2 :8;
[; ;pic18f26j50.h: 14261: };
[; ;pic18f26j50.h: 14262: } PREINC2bits_t;
[; ;pic18f26j50.h: 14263: extern volatile PREINC2bits_t PREINC2bits @ 0xFDC;
[; ;pic18f26j50.h: 14272: extern volatile unsigned char POSTDEC2 @ 0xFDD;
"14274
[; ;pic18f26j50.h: 14274: asm("POSTDEC2 equ 0FDDh");
[; <" POSTDEC2 equ 0FDDh ;# ">
[; ;pic18f26j50.h: 14277: typedef union {
[; ;pic18f26j50.h: 14278: struct {
[; ;pic18f26j50.h: 14279: unsigned POSTDEC2 :8;
[; ;pic18f26j50.h: 14280: };
[; ;pic18f26j50.h: 14281: } POSTDEC2bits_t;
[; ;pic18f26j50.h: 14282: extern volatile POSTDEC2bits_t POSTDEC2bits @ 0xFDD;
[; ;pic18f26j50.h: 14291: extern volatile unsigned char POSTINC2 @ 0xFDE;
"14293
[; ;pic18f26j50.h: 14293: asm("POSTINC2 equ 0FDEh");
[; <" POSTINC2 equ 0FDEh ;# ">
[; ;pic18f26j50.h: 14296: typedef union {
[; ;pic18f26j50.h: 14297: struct {
[; ;pic18f26j50.h: 14298: unsigned POSTINC2 :8;
[; ;pic18f26j50.h: 14299: };
[; ;pic18f26j50.h: 14300: } POSTINC2bits_t;
[; ;pic18f26j50.h: 14301: extern volatile POSTINC2bits_t POSTINC2bits @ 0xFDE;
[; ;pic18f26j50.h: 14310: extern volatile unsigned char INDF2 @ 0xFDF;
"14312
[; ;pic18f26j50.h: 14312: asm("INDF2 equ 0FDFh");
[; <" INDF2 equ 0FDFh ;# ">
[; ;pic18f26j50.h: 14315: typedef union {
[; ;pic18f26j50.h: 14316: struct {
[; ;pic18f26j50.h: 14317: unsigned INDF2 :8;
[; ;pic18f26j50.h: 14318: };
[; ;pic18f26j50.h: 14319: } INDF2bits_t;
[; ;pic18f26j50.h: 14320: extern volatile INDF2bits_t INDF2bits @ 0xFDF;
[; ;pic18f26j50.h: 14329: extern volatile unsigned char BSR @ 0xFE0;
"14331
[; ;pic18f26j50.h: 14331: asm("BSR equ 0FE0h");
[; <" BSR equ 0FE0h ;# ">
[; ;pic18f26j50.h: 14335: extern volatile unsigned short FSR1 @ 0xFE1;
"14337
[; ;pic18f26j50.h: 14337: asm("FSR1 equ 0FE1h");
[; <" FSR1 equ 0FE1h ;# ">
[; ;pic18f26j50.h: 14341: extern volatile unsigned char FSR1L @ 0xFE1;
"14343
[; ;pic18f26j50.h: 14343: asm("FSR1L equ 0FE1h");
[; <" FSR1L equ 0FE1h ;# ">
[; ;pic18f26j50.h: 14346: typedef union {
[; ;pic18f26j50.h: 14347: struct {
[; ;pic18f26j50.h: 14348: unsigned FSR1L :8;
[; ;pic18f26j50.h: 14349: };
[; ;pic18f26j50.h: 14350: } FSR1Lbits_t;
[; ;pic18f26j50.h: 14351: extern volatile FSR1Lbits_t FSR1Lbits @ 0xFE1;
[; ;pic18f26j50.h: 14360: extern volatile unsigned char FSR1H @ 0xFE2;
"14362
[; ;pic18f26j50.h: 14362: asm("FSR1H equ 0FE2h");
[; <" FSR1H equ 0FE2h ;# ">
[; ;pic18f26j50.h: 14366: extern volatile unsigned char PLUSW1 @ 0xFE3;
"14368
[; ;pic18f26j50.h: 14368: asm("PLUSW1 equ 0FE3h");
[; <" PLUSW1 equ 0FE3h ;# ">
[; ;pic18f26j50.h: 14371: typedef union {
[; ;pic18f26j50.h: 14372: struct {
[; ;pic18f26j50.h: 14373: unsigned PLUSW1 :8;
[; ;pic18f26j50.h: 14374: };
[; ;pic18f26j50.h: 14375: } PLUSW1bits_t;
[; ;pic18f26j50.h: 14376: extern volatile PLUSW1bits_t PLUSW1bits @ 0xFE3;
[; ;pic18f26j50.h: 14385: extern volatile unsigned char PREINC1 @ 0xFE4;
"14387
[; ;pic18f26j50.h: 14387: asm("PREINC1 equ 0FE4h");
[; <" PREINC1 equ 0FE4h ;# ">
[; ;pic18f26j50.h: 14390: typedef union {
[; ;pic18f26j50.h: 14391: struct {
[; ;pic18f26j50.h: 14392: unsigned PREINC1 :8;
[; ;pic18f26j50.h: 14393: };
[; ;pic18f26j50.h: 14394: } PREINC1bits_t;
[; ;pic18f26j50.h: 14395: extern volatile PREINC1bits_t PREINC1bits @ 0xFE4;
[; ;pic18f26j50.h: 14404: extern volatile unsigned char POSTDEC1 @ 0xFE5;
"14406
[; ;pic18f26j50.h: 14406: asm("POSTDEC1 equ 0FE5h");
[; <" POSTDEC1 equ 0FE5h ;# ">
[; ;pic18f26j50.h: 14409: typedef union {
[; ;pic18f26j50.h: 14410: struct {
[; ;pic18f26j50.h: 14411: unsigned POSTDEC1 :8;
[; ;pic18f26j50.h: 14412: };
[; ;pic18f26j50.h: 14413: } POSTDEC1bits_t;
[; ;pic18f26j50.h: 14414: extern volatile POSTDEC1bits_t POSTDEC1bits @ 0xFE5;
[; ;pic18f26j50.h: 14423: extern volatile unsigned char POSTINC1 @ 0xFE6;
"14425
[; ;pic18f26j50.h: 14425: asm("POSTINC1 equ 0FE6h");
[; <" POSTINC1 equ 0FE6h ;# ">
[; ;pic18f26j50.h: 14428: typedef union {
[; ;pic18f26j50.h: 14429: struct {
[; ;pic18f26j50.h: 14430: unsigned POSTINC1 :8;
[; ;pic18f26j50.h: 14431: };
[; ;pic18f26j50.h: 14432: } POSTINC1bits_t;
[; ;pic18f26j50.h: 14433: extern volatile POSTINC1bits_t POSTINC1bits @ 0xFE6;
[; ;pic18f26j50.h: 14442: extern volatile unsigned char INDF1 @ 0xFE7;
"14444
[; ;pic18f26j50.h: 14444: asm("INDF1 equ 0FE7h");
[; <" INDF1 equ 0FE7h ;# ">
[; ;pic18f26j50.h: 14447: typedef union {
[; ;pic18f26j50.h: 14448: struct {
[; ;pic18f26j50.h: 14449: unsigned INDF1 :8;
[; ;pic18f26j50.h: 14450: };
[; ;pic18f26j50.h: 14451: } INDF1bits_t;
[; ;pic18f26j50.h: 14452: extern volatile INDF1bits_t INDF1bits @ 0xFE7;
[; ;pic18f26j50.h: 14461: extern volatile unsigned char WREG @ 0xFE8;
"14463
[; ;pic18f26j50.h: 14463: asm("WREG equ 0FE8h");
[; <" WREG equ 0FE8h ;# ">
[; ;pic18f26j50.h: 14466: typedef union {
[; ;pic18f26j50.h: 14467: struct {
[; ;pic18f26j50.h: 14468: unsigned WREG :8;
[; ;pic18f26j50.h: 14469: };
[; ;pic18f26j50.h: 14470: } WREGbits_t;
[; ;pic18f26j50.h: 14471: extern volatile WREGbits_t WREGbits @ 0xFE8;
[; ;pic18f26j50.h: 14480: extern volatile unsigned short FSR0 @ 0xFE9;
"14482
[; ;pic18f26j50.h: 14482: asm("FSR0 equ 0FE9h");
[; <" FSR0 equ 0FE9h ;# ">
[; ;pic18f26j50.h: 14486: extern volatile unsigned char FSR0L @ 0xFE9;
"14488
[; ;pic18f26j50.h: 14488: asm("FSR0L equ 0FE9h");
[; <" FSR0L equ 0FE9h ;# ">
[; ;pic18f26j50.h: 14491: typedef union {
[; ;pic18f26j50.h: 14492: struct {
[; ;pic18f26j50.h: 14493: unsigned FSR0L :8;
[; ;pic18f26j50.h: 14494: };
[; ;pic18f26j50.h: 14495: } FSR0Lbits_t;
[; ;pic18f26j50.h: 14496: extern volatile FSR0Lbits_t FSR0Lbits @ 0xFE9;
[; ;pic18f26j50.h: 14505: extern volatile unsigned char FSR0H @ 0xFEA;
"14507
[; ;pic18f26j50.h: 14507: asm("FSR0H equ 0FEAh");
[; <" FSR0H equ 0FEAh ;# ">
[; ;pic18f26j50.h: 14511: extern volatile unsigned char PLUSW0 @ 0xFEB;
"14513
[; ;pic18f26j50.h: 14513: asm("PLUSW0 equ 0FEBh");
[; <" PLUSW0 equ 0FEBh ;# ">
[; ;pic18f26j50.h: 14516: typedef union {
[; ;pic18f26j50.h: 14517: struct {
[; ;pic18f26j50.h: 14518: unsigned PLUSW0 :8;
[; ;pic18f26j50.h: 14519: };
[; ;pic18f26j50.h: 14520: } PLUSW0bits_t;
[; ;pic18f26j50.h: 14521: extern volatile PLUSW0bits_t PLUSW0bits @ 0xFEB;
[; ;pic18f26j50.h: 14530: extern volatile unsigned char PREINC0 @ 0xFEC;
"14532
[; ;pic18f26j50.h: 14532: asm("PREINC0 equ 0FECh");
[; <" PREINC0 equ 0FECh ;# ">
[; ;pic18f26j50.h: 14535: typedef union {
[; ;pic18f26j50.h: 14536: struct {
[; ;pic18f26j50.h: 14537: unsigned PREINC0 :8;
[; ;pic18f26j50.h: 14538: };
[; ;pic18f26j50.h: 14539: } PREINC0bits_t;
[; ;pic18f26j50.h: 14540: extern volatile PREINC0bits_t PREINC0bits @ 0xFEC;
[; ;pic18f26j50.h: 14549: extern volatile unsigned char POSTDEC0 @ 0xFED;
"14551
[; ;pic18f26j50.h: 14551: asm("POSTDEC0 equ 0FEDh");
[; <" POSTDEC0 equ 0FEDh ;# ">
[; ;pic18f26j50.h: 14554: typedef union {
[; ;pic18f26j50.h: 14555: struct {
[; ;pic18f26j50.h: 14556: unsigned POSTDEC0 :8;
[; ;pic18f26j50.h: 14557: };
[; ;pic18f26j50.h: 14558: } POSTDEC0bits_t;
[; ;pic18f26j50.h: 14559: extern volatile POSTDEC0bits_t POSTDEC0bits @ 0xFED;
[; ;pic18f26j50.h: 14568: extern volatile unsigned char POSTINC0 @ 0xFEE;
"14570
[; ;pic18f26j50.h: 14570: asm("POSTINC0 equ 0FEEh");
[; <" POSTINC0 equ 0FEEh ;# ">
[; ;pic18f26j50.h: 14573: typedef union {
[; ;pic18f26j50.h: 14574: struct {
[; ;pic18f26j50.h: 14575: unsigned POSTINC0 :8;
[; ;pic18f26j50.h: 14576: };
[; ;pic18f26j50.h: 14577: } POSTINC0bits_t;
[; ;pic18f26j50.h: 14578: extern volatile POSTINC0bits_t POSTINC0bits @ 0xFEE;
[; ;pic18f26j50.h: 14587: extern volatile unsigned char INDF0 @ 0xFEF;
"14589
[; ;pic18f26j50.h: 14589: asm("INDF0 equ 0FEFh");
[; <" INDF0 equ 0FEFh ;# ">
[; ;pic18f26j50.h: 14592: typedef union {
[; ;pic18f26j50.h: 14593: struct {
[; ;pic18f26j50.h: 14594: unsigned INDF0 :8;
[; ;pic18f26j50.h: 14595: };
[; ;pic18f26j50.h: 14596: } INDF0bits_t;
[; ;pic18f26j50.h: 14597: extern volatile INDF0bits_t INDF0bits @ 0xFEF;
[; ;pic18f26j50.h: 14606: extern volatile unsigned char INTCON3 @ 0xFF0;
"14608
[; ;pic18f26j50.h: 14608: asm("INTCON3 equ 0FF0h");
[; <" INTCON3 equ 0FF0h ;# ">
[; ;pic18f26j50.h: 14611: typedef union {
[; ;pic18f26j50.h: 14612: struct {
[; ;pic18f26j50.h: 14613: unsigned INT1IF :1;
[; ;pic18f26j50.h: 14614: unsigned INT2IF :1;
[; ;pic18f26j50.h: 14615: unsigned INT3IF :1;
[; ;pic18f26j50.h: 14616: unsigned INT1IE :1;
[; ;pic18f26j50.h: 14617: unsigned INT2IE :1;
[; ;pic18f26j50.h: 14618: unsigned INT3IE :1;
[; ;pic18f26j50.h: 14619: unsigned INT1IP :1;
[; ;pic18f26j50.h: 14620: unsigned INT2IP :1;
[; ;pic18f26j50.h: 14621: };
[; ;pic18f26j50.h: 14622: struct {
[; ;pic18f26j50.h: 14623: unsigned INT1F :1;
[; ;pic18f26j50.h: 14624: unsigned INT2F :1;
[; ;pic18f26j50.h: 14625: unsigned INT3F :1;
[; ;pic18f26j50.h: 14626: unsigned INT1E :1;
[; ;pic18f26j50.h: 14627: unsigned INT2E :1;
[; ;pic18f26j50.h: 14628: unsigned INT3E :1;
[; ;pic18f26j50.h: 14629: unsigned INT1P :1;
[; ;pic18f26j50.h: 14630: unsigned INT2P :1;
[; ;pic18f26j50.h: 14631: };
[; ;pic18f26j50.h: 14632: } INTCON3bits_t;
[; ;pic18f26j50.h: 14633: extern volatile INTCON3bits_t INTCON3bits @ 0xFF0;
[; ;pic18f26j50.h: 14717: extern volatile unsigned char INTCON2 @ 0xFF1;
"14719
[; ;pic18f26j50.h: 14719: asm("INTCON2 equ 0FF1h");
[; <" INTCON2 equ 0FF1h ;# ">
[; ;pic18f26j50.h: 14722: typedef union {
[; ;pic18f26j50.h: 14723: struct {
[; ;pic18f26j50.h: 14724: unsigned :7;
[; ;pic18f26j50.h: 14725: unsigned NOT_RBPU :1;
[; ;pic18f26j50.h: 14726: };
[; ;pic18f26j50.h: 14727: struct {
[; ;pic18f26j50.h: 14728: unsigned RBIP :1;
[; ;pic18f26j50.h: 14729: unsigned INT3IP :1;
[; ;pic18f26j50.h: 14730: unsigned TMR0IP :1;
[; ;pic18f26j50.h: 14731: unsigned INTEDG3 :1;
[; ;pic18f26j50.h: 14732: unsigned INTEDG2 :1;
[; ;pic18f26j50.h: 14733: unsigned INTEDG1 :1;
[; ;pic18f26j50.h: 14734: unsigned INTEDG0 :1;
[; ;pic18f26j50.h: 14735: unsigned nRBPU :1;
[; ;pic18f26j50.h: 14736: };
[; ;pic18f26j50.h: 14737: struct {
[; ;pic18f26j50.h: 14738: unsigned :1;
[; ;pic18f26j50.h: 14739: unsigned INT3P :1;
[; ;pic18f26j50.h: 14740: unsigned T0IP :1;
[; ;pic18f26j50.h: 14741: unsigned :4;
[; ;pic18f26j50.h: 14742: unsigned RBPU :1;
[; ;pic18f26j50.h: 14743: };
[; ;pic18f26j50.h: 14744: } INTCON2bits_t;
[; ;pic18f26j50.h: 14745: extern volatile INTCON2bits_t INTCON2bits @ 0xFF1;
[; ;pic18f26j50.h: 14809: extern volatile unsigned char INTCON @ 0xFF2;
"14811
[; ;pic18f26j50.h: 14811: asm("INTCON equ 0FF2h");
[; <" INTCON equ 0FF2h ;# ">
[; ;pic18f26j50.h: 14814: typedef union {
[; ;pic18f26j50.h: 14815: struct {
[; ;pic18f26j50.h: 14816: unsigned RBIF :1;
[; ;pic18f26j50.h: 14817: unsigned INT0IF :1;
[; ;pic18f26j50.h: 14818: unsigned TMR0IF :1;
[; ;pic18f26j50.h: 14819: unsigned RBIE :1;
[; ;pic18f26j50.h: 14820: unsigned INT0IE :1;
[; ;pic18f26j50.h: 14821: unsigned TMR0IE :1;
[; ;pic18f26j50.h: 14822: unsigned PEIE_GIEL :1;
[; ;pic18f26j50.h: 14823: unsigned GIE_GIEH :1;
[; ;pic18f26j50.h: 14824: };
[; ;pic18f26j50.h: 14825: struct {
[; ;pic18f26j50.h: 14826: unsigned :1;
[; ;pic18f26j50.h: 14827: unsigned INT0F :1;
[; ;pic18f26j50.h: 14828: unsigned T0IF :1;
[; ;pic18f26j50.h: 14829: unsigned :1;
[; ;pic18f26j50.h: 14830: unsigned INT0E :1;
[; ;pic18f26j50.h: 14831: unsigned T0IE :1;
[; ;pic18f26j50.h: 14832: unsigned PEIE :1;
[; ;pic18f26j50.h: 14833: unsigned GIE :1;
[; ;pic18f26j50.h: 14834: };
[; ;pic18f26j50.h: 14835: struct {
[; ;pic18f26j50.h: 14836: unsigned :6;
[; ;pic18f26j50.h: 14837: unsigned GIEL :1;
[; ;pic18f26j50.h: 14838: unsigned GIEH :1;
[; ;pic18f26j50.h: 14839: };
[; ;pic18f26j50.h: 14840: struct {
[; ;pic18f26j50.h: 14841: unsigned :1;
[; ;pic18f26j50.h: 14842: unsigned INT0F :1;
[; ;pic18f26j50.h: 14843: unsigned T0IF :1;
[; ;pic18f26j50.h: 14844: unsigned :1;
[; ;pic18f26j50.h: 14845: unsigned INT0E :1;
[; ;pic18f26j50.h: 14846: unsigned T0IE :1;
[; ;pic18f26j50.h: 14847: unsigned PEIE :1;
[; ;pic18f26j50.h: 14848: unsigned GIE :1;
[; ;pic18f26j50.h: 14849: };
[; ;pic18f26j50.h: 14850: struct {
[; ;pic18f26j50.h: 14851: unsigned :6;
[; ;pic18f26j50.h: 14852: unsigned GIEL :1;
[; ;pic18f26j50.h: 14853: unsigned GIEH :1;
[; ;pic18f26j50.h: 14854: };
[; ;pic18f26j50.h: 14855: } INTCONbits_t;
[; ;pic18f26j50.h: 14856: extern volatile INTCONbits_t INTCONbits @ 0xFF2;
[; ;pic18f26j50.h: 14940: extern volatile unsigned short PROD @ 0xFF3;
"14942
[; ;pic18f26j50.h: 14942: asm("PROD equ 0FF3h");
[; <" PROD equ 0FF3h ;# ">
[; ;pic18f26j50.h: 14946: extern volatile unsigned char PRODL @ 0xFF3;
"14948
[; ;pic18f26j50.h: 14948: asm("PRODL equ 0FF3h");
[; <" PRODL equ 0FF3h ;# ">
[; ;pic18f26j50.h: 14951: typedef union {
[; ;pic18f26j50.h: 14952: struct {
[; ;pic18f26j50.h: 14953: unsigned PRODL :8;
[; ;pic18f26j50.h: 14954: };
[; ;pic18f26j50.h: 14955: } PRODLbits_t;
[; ;pic18f26j50.h: 14956: extern volatile PRODLbits_t PRODLbits @ 0xFF3;
[; ;pic18f26j50.h: 14965: extern volatile unsigned char PRODH @ 0xFF4;
"14967
[; ;pic18f26j50.h: 14967: asm("PRODH equ 0FF4h");
[; <" PRODH equ 0FF4h ;# ">
[; ;pic18f26j50.h: 14970: typedef union {
[; ;pic18f26j50.h: 14971: struct {
[; ;pic18f26j50.h: 14972: unsigned PRODH :8;
[; ;pic18f26j50.h: 14973: };
[; ;pic18f26j50.h: 14974: } PRODHbits_t;
[; ;pic18f26j50.h: 14975: extern volatile PRODHbits_t PRODHbits @ 0xFF4;
[; ;pic18f26j50.h: 14984: extern volatile unsigned char TABLAT @ 0xFF5;
"14986
[; ;pic18f26j50.h: 14986: asm("TABLAT equ 0FF5h");
[; <" TABLAT equ 0FF5h ;# ">
[; ;pic18f26j50.h: 14989: typedef union {
[; ;pic18f26j50.h: 14990: struct {
[; ;pic18f26j50.h: 14991: unsigned TABLAT :8;
[; ;pic18f26j50.h: 14992: };
[; ;pic18f26j50.h: 14993: } TABLATbits_t;
[; ;pic18f26j50.h: 14994: extern volatile TABLATbits_t TABLATbits @ 0xFF5;
[; ;pic18f26j50.h: 15004: extern volatile unsigned short long TBLPTR @ 0xFF6;
"15007
[; ;pic18f26j50.h: 15007: asm("TBLPTR equ 0FF6h");
[; <" TBLPTR equ 0FF6h ;# ">
[; ;pic18f26j50.h: 15011: extern volatile unsigned char TBLPTRL @ 0xFF6;
"15013
[; ;pic18f26j50.h: 15013: asm("TBLPTRL equ 0FF6h");
[; <" TBLPTRL equ 0FF6h ;# ">
[; ;pic18f26j50.h: 15016: typedef union {
[; ;pic18f26j50.h: 15017: struct {
[; ;pic18f26j50.h: 15018: unsigned TBLPTRL :8;
[; ;pic18f26j50.h: 15019: };
[; ;pic18f26j50.h: 15020: } TBLPTRLbits_t;
[; ;pic18f26j50.h: 15021: extern volatile TBLPTRLbits_t TBLPTRLbits @ 0xFF6;
[; ;pic18f26j50.h: 15030: extern volatile unsigned char TBLPTRH @ 0xFF7;
"15032
[; ;pic18f26j50.h: 15032: asm("TBLPTRH equ 0FF7h");
[; <" TBLPTRH equ 0FF7h ;# ">
[; ;pic18f26j50.h: 15035: typedef union {
[; ;pic18f26j50.h: 15036: struct {
[; ;pic18f26j50.h: 15037: unsigned TBLPTRH :8;
[; ;pic18f26j50.h: 15038: };
[; ;pic18f26j50.h: 15039: } TBLPTRHbits_t;
[; ;pic18f26j50.h: 15040: extern volatile TBLPTRHbits_t TBLPTRHbits @ 0xFF7;
[; ;pic18f26j50.h: 15049: extern volatile unsigned char TBLPTRU @ 0xFF8;
"15051
[; ;pic18f26j50.h: 15051: asm("TBLPTRU equ 0FF8h");
[; <" TBLPTRU equ 0FF8h ;# ">
[; ;pic18f26j50.h: 15056: extern volatile unsigned short long PCLAT @ 0xFF9;
"15059
[; ;pic18f26j50.h: 15059: asm("PCLAT equ 0FF9h");
[; <" PCLAT equ 0FF9h ;# ">
[; ;pic18f26j50.h: 15063: extern volatile unsigned short long PC @ 0xFF9;
"15066
[; ;pic18f26j50.h: 15066: asm("PC equ 0FF9h");
[; <" PC equ 0FF9h ;# ">
[; ;pic18f26j50.h: 15070: extern volatile unsigned char PCL @ 0xFF9;
"15072
[; ;pic18f26j50.h: 15072: asm("PCL equ 0FF9h");
[; <" PCL equ 0FF9h ;# ">
[; ;pic18f26j50.h: 15075: typedef union {
[; ;pic18f26j50.h: 15076: struct {
[; ;pic18f26j50.h: 15077: unsigned PCL :8;
[; ;pic18f26j50.h: 15078: };
[; ;pic18f26j50.h: 15079: } PCLbits_t;
[; ;pic18f26j50.h: 15080: extern volatile PCLbits_t PCLbits @ 0xFF9;
[; ;pic18f26j50.h: 15089: extern volatile unsigned char PCLATH @ 0xFFA;
"15091
[; ;pic18f26j50.h: 15091: asm("PCLATH equ 0FFAh");
[; <" PCLATH equ 0FFAh ;# ">
[; ;pic18f26j50.h: 15094: typedef union {
[; ;pic18f26j50.h: 15095: struct {
[; ;pic18f26j50.h: 15096: unsigned PCH :8;
[; ;pic18f26j50.h: 15097: };
[; ;pic18f26j50.h: 15098: } PCLATHbits_t;
[; ;pic18f26j50.h: 15099: extern volatile PCLATHbits_t PCLATHbits @ 0xFFA;
[; ;pic18f26j50.h: 15108: extern volatile unsigned char PCLATU @ 0xFFB;
"15110
[; ;pic18f26j50.h: 15110: asm("PCLATU equ 0FFBh");
[; <" PCLATU equ 0FFBh ;# ">
[; ;pic18f26j50.h: 15114: extern volatile unsigned char STKPTR @ 0xFFC;
"15116
[; ;pic18f26j50.h: 15116: asm("STKPTR equ 0FFCh");
[; <" STKPTR equ 0FFCh ;# ">
[; ;pic18f26j50.h: 15119: typedef union {
[; ;pic18f26j50.h: 15120: struct {
[; ;pic18f26j50.h: 15121: unsigned STKPTR :5;
[; ;pic18f26j50.h: 15122: unsigned :1;
[; ;pic18f26j50.h: 15123: unsigned STKUNF :1;
[; ;pic18f26j50.h: 15124: unsigned STKFUL :1;
[; ;pic18f26j50.h: 15125: };
[; ;pic18f26j50.h: 15126: struct {
[; ;pic18f26j50.h: 15127: unsigned SP0 :1;
[; ;pic18f26j50.h: 15128: unsigned SP1 :1;
[; ;pic18f26j50.h: 15129: unsigned SP2 :1;
[; ;pic18f26j50.h: 15130: unsigned SP3 :1;
[; ;pic18f26j50.h: 15131: unsigned SP4 :1;
[; ;pic18f26j50.h: 15132: unsigned :2;
[; ;pic18f26j50.h: 15133: unsigned STKOVF :1;
[; ;pic18f26j50.h: 15134: };
[; ;pic18f26j50.h: 15135: } STKPTRbits_t;
[; ;pic18f26j50.h: 15136: extern volatile STKPTRbits_t STKPTRbits @ 0xFFC;
[; ;pic18f26j50.h: 15186: extern volatile unsigned short long TOS @ 0xFFD;
"15189
[; ;pic18f26j50.h: 15189: asm("TOS equ 0FFDh");
[; <" TOS equ 0FFDh ;# ">
[; ;pic18f26j50.h: 15193: extern volatile unsigned char TOSL @ 0xFFD;
"15195
[; ;pic18f26j50.h: 15195: asm("TOSL equ 0FFDh");
[; <" TOSL equ 0FFDh ;# ">
[; ;pic18f26j50.h: 15198: typedef union {
[; ;pic18f26j50.h: 15199: struct {
[; ;pic18f26j50.h: 15200: unsigned TOSL :8;
[; ;pic18f26j50.h: 15201: };
[; ;pic18f26j50.h: 15202: } TOSLbits_t;
[; ;pic18f26j50.h: 15203: extern volatile TOSLbits_t TOSLbits @ 0xFFD;
[; ;pic18f26j50.h: 15212: extern volatile unsigned char TOSH @ 0xFFE;
"15214
[; ;pic18f26j50.h: 15214: asm("TOSH equ 0FFEh");
[; <" TOSH equ 0FFEh ;# ">
[; ;pic18f26j50.h: 15217: typedef union {
[; ;pic18f26j50.h: 15218: struct {
[; ;pic18f26j50.h: 15219: unsigned TOSH :8;
[; ;pic18f26j50.h: 15220: };
[; ;pic18f26j50.h: 15221: } TOSHbits_t;
[; ;pic18f26j50.h: 15222: extern volatile TOSHbits_t TOSHbits @ 0xFFE;
[; ;pic18f26j50.h: 15231: extern volatile unsigned char TOSU @ 0xFFF;
"15233
[; ;pic18f26j50.h: 15233: asm("TOSU equ 0FFFh");
[; <" TOSU equ 0FFFh ;# ">
[; ;pic18f26j50.h: 15243: extern volatile __bit __attribute__((__deprecated__)) ABDEN @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f26j50.h: 15245: extern volatile __bit ABDEN1 @ (((unsigned) &BAUDCON1)*8) + 0;
[; ;pic18f26j50.h: 15247: extern volatile __bit ABDEN2 @ (((unsigned) &BAUDCON2)*8) + 0;
[; ;pic18f26j50.h: 15249: extern volatile __bit __attribute__((__deprecated__)) ABDOVF @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f26j50.h: 15251: extern volatile __bit ABDOVF1 @ (((unsigned) &BAUDCON1)*8) + 7;
[; ;pic18f26j50.h: 15253: extern volatile __bit ABDOVF2 @ (((unsigned) &BAUDCON2)*8) + 7;
[; ;pic18f26j50.h: 15255: extern volatile __bit __attribute__((__deprecated__)) ACKDT @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j50.h: 15257: extern volatile __bit ACKDT1 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j50.h: 15259: extern volatile __bit ACKDT2 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26j50.h: 15261: extern volatile __bit __attribute__((__deprecated__)) ACKEN @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j50.h: 15263: extern volatile __bit ACKEN1 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j50.h: 15265: extern volatile __bit ACKEN2 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26j50.h: 15267: extern volatile __bit __attribute__((__deprecated__)) ACKSTAT @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f26j50.h: 15269: extern volatile __bit ACKSTAT1 @ (((unsigned) &SSP1CON2)*8) + 6;
[; ;pic18f26j50.h: 15271: extern volatile __bit ACKSTAT2 @ (((unsigned) &SSP2CON2)*8) + 6;
[; ;pic18f26j50.h: 15273: extern volatile __bit ACQT0 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26j50.h: 15275: extern volatile __bit ACQT1 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f26j50.h: 15277: extern volatile __bit ACQT2 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f26j50.h: 15279: extern volatile __bit ACTVIE @ (((unsigned) &UIE)*8) + 2;
[; ;pic18f26j50.h: 15281: extern volatile __bit ACTVIF @ (((unsigned) &UIR)*8) + 2;
[; ;pic18f26j50.h: 15283: extern volatile __bit __attribute__((__deprecated__)) ADCAL @ (((unsigned) &ADCON1)*8) + 6;
[; ;pic18f26j50.h: 15285: extern volatile __bit ADCS0 @ (((unsigned) &ADCON1)*8) + 0;
[; ;pic18f26j50.h: 15287: extern volatile __bit ADCS1 @ (((unsigned) &ADCON1)*8) + 1;
[; ;pic18f26j50.h: 15289: extern volatile __bit ADCS2 @ (((unsigned) &ADCON1)*8) + 2;
[; ;pic18f26j50.h: 15291: extern volatile __bit __attribute__((__deprecated__)) ADDEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26j50.h: 15293: extern volatile __bit ADDEN1 @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26j50.h: 15295: extern volatile __bit ADDEN2 @ (((unsigned) &RCSTA2)*8) + 3;
[; ;pic18f26j50.h: 15297: extern volatile __bit ADDR0 @ (((unsigned) &UADDR)*8) + 0;
[; ;pic18f26j50.h: 15299: extern volatile __bit ADDR1 @ (((unsigned) &UADDR)*8) + 1;
[; ;pic18f26j50.h: 15301: extern volatile __bit ADDR2 @ (((unsigned) &UADDR)*8) + 2;
[; ;pic18f26j50.h: 15303: extern volatile __bit ADDR3 @ (((unsigned) &UADDR)*8) + 3;
[; ;pic18f26j50.h: 15305: extern volatile __bit ADDR4 @ (((unsigned) &UADDR)*8) + 4;
[; ;pic18f26j50.h: 15307: extern volatile __bit ADDR5 @ (((unsigned) &UADDR)*8) + 5;
[; ;pic18f26j50.h: 15309: extern volatile __bit ADDR6 @ (((unsigned) &UADDR)*8) + 6;
[; ;pic18f26j50.h: 15311: extern volatile __bit ADEN @ (((unsigned) &RCSTA1)*8) + 3;
[; ;pic18f26j50.h: 15313: extern volatile __bit ADFM @ (((unsigned) &ADCON1)*8) + 7;
[; ;pic18f26j50.h: 15315: extern volatile __bit ADIE @ (((unsigned) &PIE1)*8) + 6;
[; ;pic18f26j50.h: 15317: extern volatile __bit ADIF @ (((unsigned) &PIR1)*8) + 6;
[; ;pic18f26j50.h: 15319: extern volatile __bit ADIP @ (((unsigned) &IPR1)*8) + 6;
[; ;pic18f26j50.h: 15321: extern volatile __bit __attribute__((__deprecated__)) ADMSK1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j50.h: 15323: extern volatile __bit ADMSK11 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j50.h: 15325: extern volatile __bit ADMSK12 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26j50.h: 15327: extern volatile __bit __attribute__((__deprecated__)) ADMSK2 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j50.h: 15329: extern volatile __bit ADMSK21 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j50.h: 15331: extern volatile __bit ADMSK22 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26j50.h: 15333: extern volatile __bit __attribute__((__deprecated__)) ADMSK3 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j50.h: 15335: extern volatile __bit ADMSK31 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j50.h: 15337: extern volatile __bit ADMSK32 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26j50.h: 15339: extern volatile __bit __attribute__((__deprecated__)) ADMSK4 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j50.h: 15341: extern volatile __bit ADMSK41 @ (((unsigned) &SSP1CON2)*8) + 4;
[; ;pic18f26j50.h: 15343: extern volatile __bit ADMSK42 @ (((unsigned) &SSP2CON2)*8) + 4;
[; ;pic18f26j50.h: 15345: extern volatile __bit __attribute__((__deprecated__)) ADMSK5 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j50.h: 15347: extern volatile __bit ADMSK51 @ (((unsigned) &SSP1CON2)*8) + 5;
[; ;pic18f26j50.h: 15349: extern volatile __bit ADMSK52 @ (((unsigned) &SSP2CON2)*8) + 5;
[; ;pic18f26j50.h: 15351: extern volatile __bit ADON @ (((unsigned) &ADCON0)*8) + 0;
[; ;pic18f26j50.h: 15353: extern volatile __bit ALRMEN @ (((unsigned) &ALRMCFG)*8) + 7;
[; ;pic18f26j50.h: 15355: extern volatile __bit ALRMPTR0 @ (((unsigned) &ALRMCFG)*8) + 0;
[; ;pic18f26j50.h: 15357: extern volatile __bit ALRMPTR1 @ (((unsigned) &ALRMCFG)*8) + 1;
[; ;pic18f26j50.h: 15359: extern volatile __bit AMASK0 @ (((unsigned) &ALRMCFG)*8) + 2;
[; ;pic18f26j50.h: 15361: extern volatile __bit AMASK1 @ (((unsigned) &ALRMCFG)*8) + 3;
[; ;pic18f26j50.h: 15363: extern volatile __bit AMASK2 @ (((unsigned) &ALRMCFG)*8) + 4;
[; ;pic18f26j50.h: 15365: extern volatile __bit AMASK3 @ (((unsigned) &ALRMCFG)*8) + 5;
[; ;pic18f26j50.h: 15367: extern volatile __bit AN0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 15369: extern volatile __bit AN1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j50.h: 15371: extern volatile __bit AN10 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j50.h: 15373: extern volatile __bit AN11 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j50.h: 15375: extern volatile __bit AN12 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j50.h: 15377: extern volatile __bit AN2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j50.h: 15379: extern volatile __bit AN3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j50.h: 15381: extern volatile __bit AN4 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 15383: extern volatile __bit AN8 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 15385: extern volatile __bit AN9 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 15387: extern volatile __bit ARPT0 @ (((unsigned) &ALRMRPT)*8) + 0;
[; ;pic18f26j50.h: 15389: extern volatile __bit ARPT1 @ (((unsigned) &ALRMRPT)*8) + 1;
[; ;pic18f26j50.h: 15391: extern volatile __bit ARPT2 @ (((unsigned) &ALRMRPT)*8) + 2;
[; ;pic18f26j50.h: 15393: extern volatile __bit ARPT3 @ (((unsigned) &ALRMRPT)*8) + 3;
[; ;pic18f26j50.h: 15395: extern volatile __bit ARPT4 @ (((unsigned) &ALRMRPT)*8) + 4;
[; ;pic18f26j50.h: 15397: extern volatile __bit ARPT5 @ (((unsigned) &ALRMRPT)*8) + 5;
[; ;pic18f26j50.h: 15399: extern volatile __bit ARPT6 @ (((unsigned) &ALRMRPT)*8) + 6;
[; ;pic18f26j50.h: 15401: extern volatile __bit ARPT7 @ (((unsigned) &ALRMRPT)*8) + 7;
[; ;pic18f26j50.h: 15403: extern volatile __bit BCL1IE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26j50.h: 15405: extern volatile __bit BCL1IF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26j50.h: 15407: extern volatile __bit BCL1IP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26j50.h: 15409: extern volatile __bit BCL2IE @ (((unsigned) &PIE3)*8) + 6;
[; ;pic18f26j50.h: 15411: extern volatile __bit BCL2IF @ (((unsigned) &PIR3)*8) + 6;
[; ;pic18f26j50.h: 15413: extern volatile __bit BCL2IP @ (((unsigned) &IPR3)*8) + 6;
[; ;pic18f26j50.h: 15415: extern volatile __bit BCLIE @ (((unsigned) &PIE2)*8) + 3;
[; ;pic18f26j50.h: 15417: extern volatile __bit BCLIF @ (((unsigned) &PIR2)*8) + 3;
[; ;pic18f26j50.h: 15419: extern volatile __bit BCLIP @ (((unsigned) &IPR2)*8) + 3;
[; ;pic18f26j50.h: 15421: extern volatile __bit __attribute__((__deprecated__)) BF @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f26j50.h: 15423: extern volatile __bit BF1 @ (((unsigned) &SSP1STAT)*8) + 0;
[; ;pic18f26j50.h: 15425: extern volatile __bit BF2 @ (((unsigned) &SSP2STAT)*8) + 0;
[; ;pic18f26j50.h: 15427: extern volatile __bit BGVST @ (((unsigned) &HLVDCON)*8) + 6;
[; ;pic18f26j50.h: 15429: extern volatile __bit BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j50.h: 15431: extern volatile __bit __attribute__((__deprecated__)) BRG16 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f26j50.h: 15433: extern volatile __bit BRG161 @ (((unsigned) &BAUDCON1)*8) + 3;
[; ;pic18f26j50.h: 15435: extern volatile __bit BRG162 @ (((unsigned) &BAUDCON2)*8) + 3;
[; ;pic18f26j50.h: 15437: extern volatile __bit __attribute__((__deprecated__)) BRGH @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f26j50.h: 15439: extern volatile __bit BRGH1 @ (((unsigned) &TXSTA1)*8) + 2;
[; ;pic18f26j50.h: 15441: extern volatile __bit BRGH2 @ (((unsigned) &TXSTA2)*8) + 2;
[; ;pic18f26j50.h: 15443: extern volatile __bit BTOEE @ (((unsigned) &UEIE)*8) + 4;
[; ;pic18f26j50.h: 15445: extern volatile __bit BTOEF @ (((unsigned) &UEIR)*8) + 4;
[; ;pic18f26j50.h: 15447: extern volatile __bit BTSEE @ (((unsigned) &UEIE)*8) + 7;
[; ;pic18f26j50.h: 15449: extern volatile __bit BTSEF @ (((unsigned) &UEIR)*8) + 7;
[; ;pic18f26j50.h: 15451: extern volatile __bit C1CH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f26j50.h: 15453: extern volatile __bit C1CH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f26j50.h: 15455: extern volatile __bit C1INA @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 15457: extern volatile __bit C1INB @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j50.h: 15459: extern volatile __bit C2INA @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j50.h: 15461: extern volatile __bit C2INB @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j50.h: 15463: extern volatile __bit CAL0 @ (((unsigned) &RTCCAL)*8) + 0;
[; ;pic18f26j50.h: 15465: extern volatile __bit CAL1 @ (((unsigned) &RTCCAL)*8) + 1;
[; ;pic18f26j50.h: 15467: extern volatile __bit CAL2 @ (((unsigned) &RTCCAL)*8) + 2;
[; ;pic18f26j50.h: 15469: extern volatile __bit CAL3 @ (((unsigned) &RTCCAL)*8) + 3;
[; ;pic18f26j50.h: 15471: extern volatile __bit CAL4 @ (((unsigned) &RTCCAL)*8) + 4;
[; ;pic18f26j50.h: 15473: extern volatile __bit CAL5 @ (((unsigned) &RTCCAL)*8) + 5;
[; ;pic18f26j50.h: 15475: extern volatile __bit CAL6 @ (((unsigned) &RTCCAL)*8) + 6;
[; ;pic18f26j50.h: 15477: extern volatile __bit CAL7 @ (((unsigned) &RTCCAL)*8) + 7;
[; ;pic18f26j50.h: 15479: extern volatile __bit CARRY @ (((unsigned) &STATUS)*8) + 0;
[; ;pic18f26j50.h: 15481: extern volatile __bit __attribute__((__deprecated__)) CCH0 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f26j50.h: 15483: extern volatile __bit CCH01 @ (((unsigned) &CM1CON)*8) + 0;
[; ;pic18f26j50.h: 15485: extern volatile __bit CCH02 @ (((unsigned) &CM2CON)*8) + 0;
[; ;pic18f26j50.h: 15487: extern volatile __bit __attribute__((__deprecated__)) CCH1 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f26j50.h: 15489: extern volatile __bit CCH11 @ (((unsigned) &CM1CON)*8) + 1;
[; ;pic18f26j50.h: 15491: extern volatile __bit CCH12 @ (((unsigned) &CM2CON)*8) + 1;
[; ;pic18f26j50.h: 15493: extern volatile __bit CCP1IE @ (((unsigned) &PIE1)*8) + 2;
[; ;pic18f26j50.h: 15495: extern volatile __bit CCP1IF @ (((unsigned) &PIR1)*8) + 2;
[; ;pic18f26j50.h: 15497: extern volatile __bit CCP1IP @ (((unsigned) &IPR1)*8) + 2;
[; ;pic18f26j50.h: 15499: extern volatile __bit CCP1M0 @ (((unsigned) &CCP1CON)*8) + 0;
[; ;pic18f26j50.h: 15501: extern volatile __bit CCP1M1 @ (((unsigned) &CCP1CON)*8) + 1;
[; ;pic18f26j50.h: 15503: extern volatile __bit CCP1M2 @ (((unsigned) &CCP1CON)*8) + 2;
[; ;pic18f26j50.h: 15505: extern volatile __bit CCP1M3 @ (((unsigned) &CCP1CON)*8) + 3;
[; ;pic18f26j50.h: 15507: extern volatile __bit CCP1X @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26j50.h: 15509: extern volatile __bit CCP1Y @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26j50.h: 15511: extern volatile __bit CCP2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 15513: extern volatile __bit CCP2IE @ (((unsigned) &PIE2)*8) + 0;
[; ;pic18f26j50.h: 15515: extern volatile __bit CCP2IF @ (((unsigned) &PIR2)*8) + 0;
[; ;pic18f26j50.h: 15517: extern volatile __bit CCP2IP @ (((unsigned) &IPR2)*8) + 0;
[; ;pic18f26j50.h: 15519: extern volatile __bit CCP2M0 @ (((unsigned) &CCP2CON)*8) + 0;
[; ;pic18f26j50.h: 15521: extern volatile __bit CCP2M1 @ (((unsigned) &CCP2CON)*8) + 1;
[; ;pic18f26j50.h: 15523: extern volatile __bit CCP2M2 @ (((unsigned) &CCP2CON)*8) + 2;
[; ;pic18f26j50.h: 15525: extern volatile __bit CCP2M3 @ (((unsigned) &CCP2CON)*8) + 3;
[; ;pic18f26j50.h: 15527: extern volatile __bit CCP2X @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26j50.h: 15529: extern volatile __bit CCP2Y @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26j50.h: 15531: extern volatile __bit CCP2_PA2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 15533: extern volatile __bit CHIME @ (((unsigned) &ALRMCFG)*8) + 6;
[; ;pic18f26j50.h: 15535: extern volatile __bit CHS0 @ (((unsigned) &ADCON0)*8) + 2;
[; ;pic18f26j50.h: 15537: extern volatile __bit CHS1 @ (((unsigned) &ADCON0)*8) + 3;
[; ;pic18f26j50.h: 15539: extern volatile __bit CHS2 @ (((unsigned) &ADCON0)*8) + 4;
[; ;pic18f26j50.h: 15541: extern volatile __bit CHS3 @ (((unsigned) &ADCON0)*8) + 5;
[; ;pic18f26j50.h: 15543: extern volatile __bit CHSN3 @ (((unsigned) &ADCON1)*8) + 3;
[; ;pic18f26j50.h: 15545: extern volatile __bit CK1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j50.h: 15547: extern volatile __bit __attribute__((__deprecated__)) CKE @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f26j50.h: 15549: extern volatile __bit CKE1 @ (((unsigned) &SSP1STAT)*8) + 6;
[; ;pic18f26j50.h: 15551: extern volatile __bit CKE2 @ (((unsigned) &SSP2STAT)*8) + 6;
[; ;pic18f26j50.h: 15553: extern volatile __bit __attribute__((__deprecated__)) CKP @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f26j50.h: 15555: extern volatile __bit CKP1 @ (((unsigned) &SSP1CON1)*8) + 4;
[; ;pic18f26j50.h: 15557: extern volatile __bit CKP2 @ (((unsigned) &SSP2CON1)*8) + 4;
[; ;pic18f26j50.h: 15559: extern volatile __bit CKTXP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j50.h: 15561: extern volatile __bit CLKI @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j50.h: 15563: extern volatile __bit CLKO @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j50.h: 15565: extern volatile __bit CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j50.h: 15567: extern volatile __bit CM1IE @ (((unsigned) &PIE2)*8) + 5;
[; ;pic18f26j50.h: 15569: extern volatile __bit CM1IF @ (((unsigned) &PIR2)*8) + 5;
[; ;pic18f26j50.h: 15571: extern volatile __bit CM1IP @ (((unsigned) &IPR2)*8) + 5;
[; ;pic18f26j50.h: 15573: extern volatile __bit CM2IE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26j50.h: 15575: extern volatile __bit CM2IF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26j50.h: 15577: extern volatile __bit CM2IP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26j50.h: 15579: extern volatile __bit CMIE @ (((unsigned) &PIE2)*8) + 6;
[; ;pic18f26j50.h: 15581: extern volatile __bit CMIF @ (((unsigned) &PIR2)*8) + 6;
[; ;pic18f26j50.h: 15583: extern volatile __bit CMIP @ (((unsigned) &IPR2)*8) + 6;
[; ;pic18f26j50.h: 15585: extern volatile __bit __attribute__((__deprecated__)) CMPL0 @ (((unsigned) &PSTR1CON)*8) + 6;
[; ;pic18f26j50.h: 15587: extern volatile __bit CMPL02 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j50.h: 15589: extern volatile __bit __attribute__((__deprecated__)) CMPL1 @ (((unsigned) &PSTR1CON)*8) + 7;
[; ;pic18f26j50.h: 15591: extern volatile __bit CMPL12 @ (((unsigned) &PSTR2CON)*8) + 7;
[; ;pic18f26j50.h: 15593: extern volatile __bit __attribute__((__deprecated__)) COE @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f26j50.h: 15595: extern volatile __bit COE1 @ (((unsigned) &CM1CON)*8) + 6;
[; ;pic18f26j50.h: 15597: extern volatile __bit COE2 @ (((unsigned) &CM2CON)*8) + 6;
[; ;pic18f26j50.h: 15599: extern volatile __bit __attribute__((__deprecated__)) CON @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f26j50.h: 15601: extern volatile __bit CON1 @ (((unsigned) &CM1CON)*8) + 7;
[; ;pic18f26j50.h: 15603: extern volatile __bit CON2 @ (((unsigned) &CM2CON)*8) + 7;
[; ;pic18f26j50.h: 15605: extern volatile __bit COUT1 @ (((unsigned) &CMSTAT)*8) + 0;
[; ;pic18f26j50.h: 15607: extern volatile __bit COUT2 @ (((unsigned) &CMSTAT)*8) + 1;
[; ;pic18f26j50.h: 15609: extern volatile __bit __attribute__((__deprecated__)) CPOL @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f26j50.h: 15611: extern volatile __bit CPOL1 @ (((unsigned) &CM1CON)*8) + 5;
[; ;pic18f26j50.h: 15613: extern volatile __bit CPOL2 @ (((unsigned) &CM2CON)*8) + 5;
[; ;pic18f26j50.h: 15615: extern volatile __bit CRC16EE @ (((unsigned) &UEIE)*8) + 2;
[; ;pic18f26j50.h: 15617: extern volatile __bit CRC16EF @ (((unsigned) &UEIR)*8) + 2;
[; ;pic18f26j50.h: 15619: extern volatile __bit CRC5EE @ (((unsigned) &UEIE)*8) + 1;
[; ;pic18f26j50.h: 15621: extern volatile __bit CRC5EF @ (((unsigned) &UEIR)*8) + 1;
[; ;pic18f26j50.h: 15623: extern volatile __bit __attribute__((__deprecated__)) CREF @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f26j50.h: 15625: extern volatile __bit CREF1 @ (((unsigned) &CM1CON)*8) + 2;
[; ;pic18f26j50.h: 15627: extern volatile __bit CREF2 @ (((unsigned) &CM2CON)*8) + 2;
[; ;pic18f26j50.h: 15629: extern volatile __bit __attribute__((__deprecated__)) CREN @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f26j50.h: 15631: extern volatile __bit CREN1 @ (((unsigned) &RCSTA1)*8) + 4;
[; ;pic18f26j50.h: 15633: extern volatile __bit CREN2 @ (((unsigned) &RCSTA2)*8) + 4;
[; ;pic18f26j50.h: 15635: extern volatile __bit __attribute__((__deprecated__)) CSRC @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f26j50.h: 15637: extern volatile __bit CSRC1 @ (((unsigned) &TXSTA1)*8) + 7;
[; ;pic18f26j50.h: 15639: extern volatile __bit CSRC2 @ (((unsigned) &TXSTA2)*8) + 7;
[; ;pic18f26j50.h: 15641: extern volatile __bit CTEDG1 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 15643: extern volatile __bit CTEDG2 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 15645: extern volatile __bit CTMUEN @ (((unsigned) &CTMUCONH)*8) + 7;
[; ;pic18f26j50.h: 15647: extern volatile __bit CTMUIE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26j50.h: 15649: extern volatile __bit CTMUIF @ (((unsigned) &PIR3)*8) + 2;
[; ;pic18f26j50.h: 15651: extern volatile __bit CTMUIP @ (((unsigned) &IPR3)*8) + 2;
[; ;pic18f26j50.h: 15653: extern volatile __bit CTMUSIDL @ (((unsigned) &CTMUCONH)*8) + 5;
[; ;pic18f26j50.h: 15655: extern volatile __bit CTPLS @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j50.h: 15657: extern volatile __bit CTTRIG @ (((unsigned) &CTMUCONH)*8) + 0;
[; ;pic18f26j50.h: 15659: extern volatile __bit CVR0 @ (((unsigned) &CVRCON)*8) + 0;
[; ;pic18f26j50.h: 15661: extern volatile __bit CVR1 @ (((unsigned) &CVRCON)*8) + 1;
[; ;pic18f26j50.h: 15663: extern volatile __bit CVR2 @ (((unsigned) &CVRCON)*8) + 2;
[; ;pic18f26j50.h: 15665: extern volatile __bit CVR3 @ (((unsigned) &CVRCON)*8) + 3;
[; ;pic18f26j50.h: 15667: extern volatile __bit CVREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j50.h: 15669: extern volatile __bit CVREN @ (((unsigned) &CVRCON)*8) + 7;
[; ;pic18f26j50.h: 15671: extern volatile __bit CVROE @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f26j50.h: 15673: extern volatile __bit CVROEN @ (((unsigned) &CVRCON)*8) + 6;
[; ;pic18f26j50.h: 15675: extern volatile __bit CVRR @ (((unsigned) &CVRCON)*8) + 5;
[; ;pic18f26j50.h: 15677: extern volatile __bit CVRSS @ (((unsigned) &CVRCON)*8) + 4;
[; ;pic18f26j50.h: 15679: extern volatile __bit D1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15681: extern volatile __bit DA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15683: extern volatile __bit DA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15685: extern volatile __bit DA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 15687: extern volatile __bit DATA_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15689: extern volatile __bit DATA_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15691: extern volatile __bit DATA_ADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 15693: extern volatile __bit DC @ (((unsigned) &STATUS)*8) + 1;
[; ;pic18f26j50.h: 15695: extern volatile __bit DC1B0 @ (((unsigned) &CCP1CON)*8) + 4;
[; ;pic18f26j50.h: 15697: extern volatile __bit DC1B1 @ (((unsigned) &CCP1CON)*8) + 5;
[; ;pic18f26j50.h: 15699: extern volatile __bit DC2B0 @ (((unsigned) &CCP2CON)*8) + 4;
[; ;pic18f26j50.h: 15701: extern volatile __bit DC2B1 @ (((unsigned) &CCP2CON)*8) + 5;
[; ;pic18f26j50.h: 15703: extern volatile __bit DFN8EE @ (((unsigned) &UEIE)*8) + 3;
[; ;pic18f26j50.h: 15705: extern volatile __bit DFN8EF @ (((unsigned) &UEIR)*8) + 3;
[; ;pic18f26j50.h: 15707: extern volatile __bit DIR @ (((unsigned) &USTAT)*8) + 2;
[; ;pic18f26j50.h: 15709: extern volatile __bit DLYCYC0 @ (((unsigned) &DMACON2)*8) + 4;
[; ;pic18f26j50.h: 15711: extern volatile __bit DLYCYC1 @ (((unsigned) &DMACON2)*8) + 5;
[; ;pic18f26j50.h: 15713: extern volatile __bit DLYCYC2 @ (((unsigned) &DMACON2)*8) + 6;
[; ;pic18f26j50.h: 15715: extern volatile __bit DLYCYC3 @ (((unsigned) &DMACON2)*8) + 7;
[; ;pic18f26j50.h: 15717: extern volatile __bit DLYINTEN @ (((unsigned) &DMACON1)*8) + 1;
[; ;pic18f26j50.h: 15719: extern volatile __bit DMAEN @ (((unsigned) &DMACON1)*8) + 0;
[; ;pic18f26j50.h: 15721: extern volatile __bit DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 15723: extern volatile __bit DS @ (((unsigned) &WDTCON)*8) + 3;
[; ;pic18f26j50.h: 15725: extern volatile __bit DSBOR @ (((unsigned) &DSCONL)*8) + 1;
[; ;pic18f26j50.h: 15727: extern volatile __bit DSEN @ (((unsigned) &DSCONH)*8) + 7;
[; ;pic18f26j50.h: 15729: extern volatile __bit DSFLT @ (((unsigned) &DSWAKEL)*8) + 7;
[; ;pic18f26j50.h: 15731: extern volatile __bit DSINT0 @ (((unsigned) &DSWAKEH)*8) + 0;
[; ;pic18f26j50.h: 15733: extern volatile __bit DSMCLR @ (((unsigned) &DSWAKEL)*8) + 2;
[; ;pic18f26j50.h: 15735: extern volatile __bit DSPOR @ (((unsigned) &DSWAKEL)*8) + 0;
[; ;pic18f26j50.h: 15737: extern volatile __bit DSRTC @ (((unsigned) &DSWAKEL)*8) + 3;
[; ;pic18f26j50.h: 15739: extern volatile __bit DSULP @ (((unsigned) &DSWAKEL)*8) + 5;
[; ;pic18f26j50.h: 15741: extern volatile __bit DSULPEN @ (((unsigned) &DSCONH)*8) + 1;
[; ;pic18f26j50.h: 15743: extern volatile __bit DSWDT @ (((unsigned) &DSWAKEL)*8) + 4;
[; ;pic18f26j50.h: 15745: extern volatile __bit DT1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j50.h: 15747: extern volatile __bit DTRXP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j50.h: 15749: extern volatile __bit DTRXP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j50.h: 15751: extern volatile __bit DTRXP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26j50.h: 15753: extern volatile __bit DUPLEX0 @ (((unsigned) &DMACON1)*8) + 2;
[; ;pic18f26j50.h: 15755: extern volatile __bit DUPLEX1 @ (((unsigned) &DMACON1)*8) + 3;
[; ;pic18f26j50.h: 15757: extern volatile __bit D_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15759: extern volatile __bit D_A1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 15761: extern volatile __bit D_A2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 15763: extern volatile __bit D_MINUS @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j50.h: 15765: extern volatile __bit D_NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15767: extern volatile __bit D_PLUS @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j50.h: 15769: extern volatile __bit __attribute__((__deprecated__)) D_nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15771: extern volatile __bit D_nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 15773: extern volatile __bit D_nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 15775: extern volatile __bit ECCP1AS0 @ (((unsigned) &ECCP1AS)*8) + 4;
[; ;pic18f26j50.h: 15777: extern volatile __bit ECCP1AS1 @ (((unsigned) &ECCP1AS)*8) + 5;
[; ;pic18f26j50.h: 15779: extern volatile __bit ECCP1AS2 @ (((unsigned) &ECCP1AS)*8) + 6;
[; ;pic18f26j50.h: 15781: extern volatile __bit ECCP1ASE @ (((unsigned) &ECCP1AS)*8) + 7;
[; ;pic18f26j50.h: 15783: extern volatile __bit ECCP1OD @ (((unsigned) &ODCON1)*8) + 0;
[; ;pic18f26j50.h: 15785: extern volatile __bit ECCP2AS0 @ (((unsigned) &ECCP2AS)*8) + 4;
[; ;pic18f26j50.h: 15787: extern volatile __bit ECCP2AS1 @ (((unsigned) &ECCP2AS)*8) + 5;
[; ;pic18f26j50.h: 15789: extern volatile __bit ECCP2AS2 @ (((unsigned) &ECCP2AS)*8) + 6;
[; ;pic18f26j50.h: 15791: extern volatile __bit ECCP2ASE @ (((unsigned) &ECCP2AS)*8) + 7;
[; ;pic18f26j50.h: 15793: extern volatile __bit ECCP2OD @ (((unsigned) &ODCON1)*8) + 1;
[; ;pic18f26j50.h: 15795: extern volatile __bit EDG1POL @ (((unsigned) &CTMUCONL)*8) + 4;
[; ;pic18f26j50.h: 15797: extern volatile __bit EDG1SEL0 @ (((unsigned) &CTMUCONL)*8) + 2;
[; ;pic18f26j50.h: 15799: extern volatile __bit EDG1SEL1 @ (((unsigned) &CTMUCONL)*8) + 3;
[; ;pic18f26j50.h: 15801: extern volatile __bit EDG1STAT @ (((unsigned) &CTMUCONL)*8) + 0;
[; ;pic18f26j50.h: 15803: extern volatile __bit EDG2POL @ (((unsigned) &CTMUCONL)*8) + 7;
[; ;pic18f26j50.h: 15805: extern volatile __bit EDG2SEL0 @ (((unsigned) &CTMUCONL)*8) + 5;
[; ;pic18f26j50.h: 15807: extern volatile __bit EDG2SEL1 @ (((unsigned) &CTMUCONL)*8) + 6;
[; ;pic18f26j50.h: 15809: extern volatile __bit EDG2STAT @ (((unsigned) &CTMUCONL)*8) + 1;
[; ;pic18f26j50.h: 15811: extern volatile __bit EDGEN @ (((unsigned) &CTMUCONH)*8) + 3;
[; ;pic18f26j50.h: 15813: extern volatile __bit EDGSEQEN @ (((unsigned) &CTMUCONH)*8) + 2;
[; ;pic18f26j50.h: 15815: extern volatile __bit ENDP0 @ (((unsigned) &USTAT)*8) + 3;
[; ;pic18f26j50.h: 15817: extern volatile __bit ENDP1 @ (((unsigned) &USTAT)*8) + 4;
[; ;pic18f26j50.h: 15819: extern volatile __bit ENDP2 @ (((unsigned) &USTAT)*8) + 5;
[; ;pic18f26j50.h: 15821: extern volatile __bit ENDP3 @ (((unsigned) &USTAT)*8) + 6;
[; ;pic18f26j50.h: 15823: extern volatile __bit EP0CONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f26j50.h: 15825: extern volatile __bit EP0HSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f26j50.h: 15827: extern volatile __bit EP0INEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f26j50.h: 15829: extern volatile __bit EP0OUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f26j50.h: 15831: extern volatile __bit EP0STALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f26j50.h: 15833: extern volatile __bit EP1CONDIS @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f26j50.h: 15835: extern volatile __bit EP1HSHK @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f26j50.h: 15837: extern volatile __bit EP1INEN @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f26j50.h: 15839: extern volatile __bit EP1OUTEN @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f26j50.h: 15841: extern volatile __bit EP1STALL @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f26j50.h: 15843: extern volatile __bit EP2CONDIS @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f26j50.h: 15845: extern volatile __bit EP2HSHK @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f26j50.h: 15847: extern volatile __bit EP2INEN @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f26j50.h: 15849: extern volatile __bit EP2OUTEN @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f26j50.h: 15851: extern volatile __bit EP2STALL @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f26j50.h: 15853: extern volatile __bit EP3CONDIS @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f26j50.h: 15855: extern volatile __bit EP3HSHK @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f26j50.h: 15857: extern volatile __bit EP3INEN @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f26j50.h: 15859: extern volatile __bit EP3OUTEN @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f26j50.h: 15861: extern volatile __bit EP3STALL @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f26j50.h: 15863: extern volatile __bit EP4CONDIS @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f26j50.h: 15865: extern volatile __bit EP4HSHK @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f26j50.h: 15867: extern volatile __bit EP4INEN @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f26j50.h: 15869: extern volatile __bit EP4OUTEN @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f26j50.h: 15871: extern volatile __bit EP4STALL @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f26j50.h: 15873: extern volatile __bit EP5CONDIS @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f26j50.h: 15875: extern volatile __bit EP5HSHK @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f26j50.h: 15877: extern volatile __bit EP5INEN @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f26j50.h: 15879: extern volatile __bit EP5OUTEN @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f26j50.h: 15881: extern volatile __bit EP5STALL @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f26j50.h: 15883: extern volatile __bit EP6CONDIS @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f26j50.h: 15885: extern volatile __bit EP6HSHK @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f26j50.h: 15887: extern volatile __bit EP6INEN @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f26j50.h: 15889: extern volatile __bit EP6OUTEN @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f26j50.h: 15891: extern volatile __bit EP6STALL @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f26j50.h: 15893: extern volatile __bit EP7CONDIS @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f26j50.h: 15895: extern volatile __bit EP7HSHK @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f26j50.h: 15897: extern volatile __bit EP7INEN @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f26j50.h: 15899: extern volatile __bit EP7OUTEN @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f26j50.h: 15901: extern volatile __bit EP7STALL @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f26j50.h: 15903: extern volatile __bit __attribute__((__deprecated__)) EPCONDIS @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f26j50.h: 15905: extern volatile __bit EPCONDIS0 @ (((unsigned) &UEP0)*8) + 3;
[; ;pic18f26j50.h: 15907: extern volatile __bit EPCONDIS1 @ (((unsigned) &UEP1)*8) + 3;
[; ;pic18f26j50.h: 15909: extern volatile __bit EPCONDIS10 @ (((unsigned) &UEP10)*8) + 3;
[; ;pic18f26j50.h: 15911: extern volatile __bit EPCONDIS11 @ (((unsigned) &UEP11)*8) + 3;
[; ;pic18f26j50.h: 15913: extern volatile __bit EPCONDIS12 @ (((unsigned) &UEP12)*8) + 3;
[; ;pic18f26j50.h: 15915: extern volatile __bit EPCONDIS13 @ (((unsigned) &UEP13)*8) + 3;
[; ;pic18f26j50.h: 15917: extern volatile __bit EPCONDIS14 @ (((unsigned) &UEP14)*8) + 3;
[; ;pic18f26j50.h: 15919: extern volatile __bit EPCONDIS15 @ (((unsigned) &UEP15)*8) + 3;
[; ;pic18f26j50.h: 15921: extern volatile __bit EPCONDIS2 @ (((unsigned) &UEP2)*8) + 3;
[; ;pic18f26j50.h: 15923: extern volatile __bit EPCONDIS3 @ (((unsigned) &UEP3)*8) + 3;
[; ;pic18f26j50.h: 15925: extern volatile __bit EPCONDIS4 @ (((unsigned) &UEP4)*8) + 3;
[; ;pic18f26j50.h: 15927: extern volatile __bit EPCONDIS5 @ (((unsigned) &UEP5)*8) + 3;
[; ;pic18f26j50.h: 15929: extern volatile __bit EPCONDIS6 @ (((unsigned) &UEP6)*8) + 3;
[; ;pic18f26j50.h: 15931: extern volatile __bit EPCONDIS7 @ (((unsigned) &UEP7)*8) + 3;
[; ;pic18f26j50.h: 15933: extern volatile __bit EPCONDIS8 @ (((unsigned) &UEP8)*8) + 3;
[; ;pic18f26j50.h: 15935: extern volatile __bit EPCONDIS9 @ (((unsigned) &UEP9)*8) + 3;
[; ;pic18f26j50.h: 15937: extern volatile __bit __attribute__((__deprecated__)) EPHSHK @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f26j50.h: 15939: extern volatile __bit EPHSHK0 @ (((unsigned) &UEP0)*8) + 4;
[; ;pic18f26j50.h: 15941: extern volatile __bit EPHSHK1 @ (((unsigned) &UEP1)*8) + 4;
[; ;pic18f26j50.h: 15943: extern volatile __bit EPHSHK10 @ (((unsigned) &UEP10)*8) + 4;
[; ;pic18f26j50.h: 15945: extern volatile __bit EPHSHK11 @ (((unsigned) &UEP11)*8) + 4;
[; ;pic18f26j50.h: 15947: extern volatile __bit EPHSHK12 @ (((unsigned) &UEP12)*8) + 4;
[; ;pic18f26j50.h: 15949: extern volatile __bit EPHSHK13 @ (((unsigned) &UEP13)*8) + 4;
[; ;pic18f26j50.h: 15951: extern volatile __bit EPHSHK14 @ (((unsigned) &UEP14)*8) + 4;
[; ;pic18f26j50.h: 15953: extern volatile __bit EPHSHK15 @ (((unsigned) &UEP15)*8) + 4;
[; ;pic18f26j50.h: 15955: extern volatile __bit EPHSHK2 @ (((unsigned) &UEP2)*8) + 4;
[; ;pic18f26j50.h: 15957: extern volatile __bit EPHSHK3 @ (((unsigned) &UEP3)*8) + 4;
[; ;pic18f26j50.h: 15959: extern volatile __bit EPHSHK4 @ (((unsigned) &UEP4)*8) + 4;
[; ;pic18f26j50.h: 15961: extern volatile __bit EPHSHK5 @ (((unsigned) &UEP5)*8) + 4;
[; ;pic18f26j50.h: 15963: extern volatile __bit EPHSHK6 @ (((unsigned) &UEP6)*8) + 4;
[; ;pic18f26j50.h: 15965: extern volatile __bit EPHSHK7 @ (((unsigned) &UEP7)*8) + 4;
[; ;pic18f26j50.h: 15967: extern volatile __bit EPHSHK8 @ (((unsigned) &UEP8)*8) + 4;
[; ;pic18f26j50.h: 15969: extern volatile __bit EPHSHK9 @ (((unsigned) &UEP9)*8) + 4;
[; ;pic18f26j50.h: 15971: extern volatile __bit __attribute__((__deprecated__)) EPINEN @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f26j50.h: 15973: extern volatile __bit EPINEN0 @ (((unsigned) &UEP0)*8) + 1;
[; ;pic18f26j50.h: 15975: extern volatile __bit EPINEN1 @ (((unsigned) &UEP1)*8) + 1;
[; ;pic18f26j50.h: 15977: extern volatile __bit EPINEN10 @ (((unsigned) &UEP10)*8) + 1;
[; ;pic18f26j50.h: 15979: extern volatile __bit EPINEN11 @ (((unsigned) &UEP11)*8) + 1;
[; ;pic18f26j50.h: 15981: extern volatile __bit EPINEN12 @ (((unsigned) &UEP12)*8) + 1;
[; ;pic18f26j50.h: 15983: extern volatile __bit EPINEN13 @ (((unsigned) &UEP13)*8) + 1;
[; ;pic18f26j50.h: 15985: extern volatile __bit EPINEN14 @ (((unsigned) &UEP14)*8) + 1;
[; ;pic18f26j50.h: 15987: extern volatile __bit EPINEN15 @ (((unsigned) &UEP15)*8) + 1;
[; ;pic18f26j50.h: 15989: extern volatile __bit EPINEN2 @ (((unsigned) &UEP2)*8) + 1;
[; ;pic18f26j50.h: 15991: extern volatile __bit EPINEN3 @ (((unsigned) &UEP3)*8) + 1;
[; ;pic18f26j50.h: 15993: extern volatile __bit EPINEN4 @ (((unsigned) &UEP4)*8) + 1;
[; ;pic18f26j50.h: 15995: extern volatile __bit EPINEN5 @ (((unsigned) &UEP5)*8) + 1;
[; ;pic18f26j50.h: 15997: extern volatile __bit EPINEN6 @ (((unsigned) &UEP6)*8) + 1;
[; ;pic18f26j50.h: 15999: extern volatile __bit EPINEN7 @ (((unsigned) &UEP7)*8) + 1;
[; ;pic18f26j50.h: 16001: extern volatile __bit EPINEN8 @ (((unsigned) &UEP8)*8) + 1;
[; ;pic18f26j50.h: 16003: extern volatile __bit EPINEN9 @ (((unsigned) &UEP9)*8) + 1;
[; ;pic18f26j50.h: 16005: extern volatile __bit __attribute__((__deprecated__)) EPOUTEN @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f26j50.h: 16007: extern volatile __bit EPOUTEN0 @ (((unsigned) &UEP0)*8) + 2;
[; ;pic18f26j50.h: 16009: extern volatile __bit EPOUTEN1 @ (((unsigned) &UEP1)*8) + 2;
[; ;pic18f26j50.h: 16011: extern volatile __bit EPOUTEN10 @ (((unsigned) &UEP10)*8) + 2;
[; ;pic18f26j50.h: 16013: extern volatile __bit EPOUTEN11 @ (((unsigned) &UEP11)*8) + 2;
[; ;pic18f26j50.h: 16015: extern volatile __bit EPOUTEN12 @ (((unsigned) &UEP12)*8) + 2;
[; ;pic18f26j50.h: 16017: extern volatile __bit EPOUTEN13 @ (((unsigned) &UEP13)*8) + 2;
[; ;pic18f26j50.h: 16019: extern volatile __bit EPOUTEN14 @ (((unsigned) &UEP14)*8) + 2;
[; ;pic18f26j50.h: 16021: extern volatile __bit EPOUTEN15 @ (((unsigned) &UEP15)*8) + 2;
[; ;pic18f26j50.h: 16023: extern volatile __bit EPOUTEN2 @ (((unsigned) &UEP2)*8) + 2;
[; ;pic18f26j50.h: 16025: extern volatile __bit EPOUTEN3 @ (((unsigned) &UEP3)*8) + 2;
[; ;pic18f26j50.h: 16027: extern volatile __bit EPOUTEN4 @ (((unsigned) &UEP4)*8) + 2;
[; ;pic18f26j50.h: 16029: extern volatile __bit EPOUTEN5 @ (((unsigned) &UEP5)*8) + 2;
[; ;pic18f26j50.h: 16031: extern volatile __bit EPOUTEN6 @ (((unsigned) &UEP6)*8) + 2;
[; ;pic18f26j50.h: 16033: extern volatile __bit EPOUTEN7 @ (((unsigned) &UEP7)*8) + 2;
[; ;pic18f26j50.h: 16035: extern volatile __bit EPOUTEN8 @ (((unsigned) &UEP8)*8) + 2;
[; ;pic18f26j50.h: 16037: extern volatile __bit EPOUTEN9 @ (((unsigned) &UEP9)*8) + 2;
[; ;pic18f26j50.h: 16039: extern volatile __bit __attribute__((__deprecated__)) EPSTALL @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f26j50.h: 16041: extern volatile __bit EPSTALL0 @ (((unsigned) &UEP0)*8) + 0;
[; ;pic18f26j50.h: 16043: extern volatile __bit EPSTALL1 @ (((unsigned) &UEP1)*8) + 0;
[; ;pic18f26j50.h: 16045: extern volatile __bit EPSTALL10 @ (((unsigned) &UEP10)*8) + 0;
[; ;pic18f26j50.h: 16047: extern volatile __bit EPSTALL11 @ (((unsigned) &UEP11)*8) + 0;
[; ;pic18f26j50.h: 16049: extern volatile __bit EPSTALL12 @ (((unsigned) &UEP12)*8) + 0;
[; ;pic18f26j50.h: 16051: extern volatile __bit EPSTALL13 @ (((unsigned) &UEP13)*8) + 0;
[; ;pic18f26j50.h: 16053: extern volatile __bit EPSTALL14 @ (((unsigned) &UEP14)*8) + 0;
[; ;pic18f26j50.h: 16055: extern volatile __bit EPSTALL15 @ (((unsigned) &UEP15)*8) + 0;
[; ;pic18f26j50.h: 16057: extern volatile __bit EPSTALL2 @ (((unsigned) &UEP2)*8) + 0;
[; ;pic18f26j50.h: 16059: extern volatile __bit EPSTALL3 @ (((unsigned) &UEP3)*8) + 0;
[; ;pic18f26j50.h: 16061: extern volatile __bit EPSTALL4 @ (((unsigned) &UEP4)*8) + 0;
[; ;pic18f26j50.h: 16063: extern volatile __bit EPSTALL5 @ (((unsigned) &UEP5)*8) + 0;
[; ;pic18f26j50.h: 16065: extern volatile __bit EPSTALL6 @ (((unsigned) &UEP6)*8) + 0;
[; ;pic18f26j50.h: 16067: extern volatile __bit EPSTALL7 @ (((unsigned) &UEP7)*8) + 0;
[; ;pic18f26j50.h: 16069: extern volatile __bit EPSTALL8 @ (((unsigned) &UEP8)*8) + 0;
[; ;pic18f26j50.h: 16071: extern volatile __bit EPSTALL9 @ (((unsigned) &UEP9)*8) + 0;
[; ;pic18f26j50.h: 16073: extern volatile __bit __attribute__((__deprecated__)) EVPOL0 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f26j50.h: 16075: extern volatile __bit EVPOL01 @ (((unsigned) &CM1CON)*8) + 3;
[; ;pic18f26j50.h: 16077: extern volatile __bit EVPOL02 @ (((unsigned) &CM2CON)*8) + 3;
[; ;pic18f26j50.h: 16079: extern volatile __bit __attribute__((__deprecated__)) EVPOL1 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f26j50.h: 16081: extern volatile __bit EVPOL11 @ (((unsigned) &CM1CON)*8) + 4;
[; ;pic18f26j50.h: 16083: extern volatile __bit EVPOL12 @ (((unsigned) &CM2CON)*8) + 4;
[; ;pic18f26j50.h: 16085: extern volatile __bit __attribute__((__deprecated__)) FERR @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f26j50.h: 16087: extern volatile __bit FERR1 @ (((unsigned) &RCSTA1)*8) + 2;
[; ;pic18f26j50.h: 16089: extern volatile __bit FERR2 @ (((unsigned) &RCSTA2)*8) + 2;
[; ;pic18f26j50.h: 16091: extern volatile __bit FREE @ (((unsigned) &EECON1)*8) + 4;
[; ;pic18f26j50.h: 16093: extern volatile __bit FRM0 @ (((unsigned) &UFRML)*8) + 0;
[; ;pic18f26j50.h: 16095: extern volatile __bit FRM1 @ (((unsigned) &UFRML)*8) + 1;
[; ;pic18f26j50.h: 16097: extern volatile __bit FRM10 @ (((unsigned) &UFRMH)*8) + 2;
[; ;pic18f26j50.h: 16099: extern volatile __bit FRM2 @ (((unsigned) &UFRML)*8) + 2;
[; ;pic18f26j50.h: 16101: extern volatile __bit FRM3 @ (((unsigned) &UFRML)*8) + 3;
[; ;pic18f26j50.h: 16103: extern volatile __bit FRM4 @ (((unsigned) &UFRML)*8) + 4;
[; ;pic18f26j50.h: 16105: extern volatile __bit FRM5 @ (((unsigned) &UFRML)*8) + 5;
[; ;pic18f26j50.h: 16107: extern volatile __bit FRM6 @ (((unsigned) &UFRML)*8) + 6;
[; ;pic18f26j50.h: 16109: extern volatile __bit FRM7 @ (((unsigned) &UFRML)*8) + 7;
[; ;pic18f26j50.h: 16111: extern volatile __bit FRM8 @ (((unsigned) &UFRMH)*8) + 0;
[; ;pic18f26j50.h: 16113: extern volatile __bit FRM9 @ (((unsigned) &UFRMH)*8) + 1;
[; ;pic18f26j50.h: 16115: extern volatile __bit FSEN @ (((unsigned) &UCFG)*8) + 2;
[; ;pic18f26j50.h: 16117: extern volatile __bit __attribute__((__deprecated__)) GCEN @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f26j50.h: 16119: extern volatile __bit GCEN1 @ (((unsigned) &SSP1CON2)*8) + 7;
[; ;pic18f26j50.h: 16121: extern volatile __bit GCEN2 @ (((unsigned) &SSP2CON2)*8) + 7;
[; ;pic18f26j50.h: 16123: extern volatile __bit GIE @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j50.h: 16125: extern volatile __bit GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j50.h: 16127: extern volatile __bit GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j50.h: 16129: extern volatile __bit GIE_GIEH @ (((unsigned) &INTCON)*8) + 7;
[; ;pic18f26j50.h: 16131: extern volatile __bit GO @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16133: extern volatile __bit GODONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16135: extern volatile __bit GO_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16137: extern volatile __bit GO_NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16139: extern volatile __bit GO_nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16141: extern volatile __bit HALFSEC @ (((unsigned) &RTCCFG)*8) + 3;
[; ;pic18f26j50.h: 16143: extern volatile __bit HLVDEN @ (((unsigned) &HLVDCON)*8) + 4;
[; ;pic18f26j50.h: 16145: extern volatile __bit HLVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16147: extern volatile __bit HLVDL0 @ (((unsigned) &HLVDCON)*8) + 0;
[; ;pic18f26j50.h: 16149: extern volatile __bit HLVDL1 @ (((unsigned) &HLVDCON)*8) + 1;
[; ;pic18f26j50.h: 16151: extern volatile __bit HLVDL2 @ (((unsigned) &HLVDCON)*8) + 2;
[; ;pic18f26j50.h: 16153: extern volatile __bit HLVDL3 @ (((unsigned) &HLVDCON)*8) + 3;
[; ;pic18f26j50.h: 16155: extern volatile __bit I2C_DAT @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16157: extern volatile __bit I2C_DAT1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16159: extern volatile __bit I2C_DAT2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 16161: extern volatile __bit I2C_READ @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16163: extern volatile __bit I2C_READ1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16165: extern volatile __bit I2C_READ2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 16167: extern volatile __bit I2C_START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j50.h: 16169: extern volatile __bit I2C_START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j50.h: 16171: extern volatile __bit I2C_START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j50.h: 16173: extern volatile __bit I2C_STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j50.h: 16175: extern volatile __bit I2C_STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j50.h: 16177: extern volatile __bit I2C_STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j50.h: 16179: extern volatile __bit IDISSEN @ (((unsigned) &CTMUCONH)*8) + 1;
[; ;pic18f26j50.h: 16181: extern volatile __bit IDLEIE @ (((unsigned) &UIE)*8) + 4;
[; ;pic18f26j50.h: 16183: extern volatile __bit IDLEIF @ (((unsigned) &UIR)*8) + 4;
[; ;pic18f26j50.h: 16185: extern volatile __bit IDLEN @ (((unsigned) &OSCCON)*8) + 7;
[; ;pic18f26j50.h: 16187: extern volatile __bit INT0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j50.h: 16189: extern volatile __bit INT0E @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26j50.h: 16191: extern volatile __bit INT0F @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26j50.h: 16193: extern volatile __bit INT0IE @ (((unsigned) &INTCON)*8) + 4;
[; ;pic18f26j50.h: 16195: extern volatile __bit INT0IF @ (((unsigned) &INTCON)*8) + 1;
[; ;pic18f26j50.h: 16197: extern volatile __bit INT1E @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26j50.h: 16199: extern volatile __bit INT1F @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26j50.h: 16201: extern volatile __bit INT1IE @ (((unsigned) &INTCON3)*8) + 3;
[; ;pic18f26j50.h: 16203: extern volatile __bit INT1IF @ (((unsigned) &INTCON3)*8) + 0;
[; ;pic18f26j50.h: 16205: extern volatile __bit INT1IP @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26j50.h: 16207: extern volatile __bit INT1P @ (((unsigned) &INTCON3)*8) + 6;
[; ;pic18f26j50.h: 16209: extern volatile __bit INT2E @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26j50.h: 16211: extern volatile __bit INT2F @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26j50.h: 16213: extern volatile __bit INT2IE @ (((unsigned) &INTCON3)*8) + 4;
[; ;pic18f26j50.h: 16215: extern volatile __bit INT2IF @ (((unsigned) &INTCON3)*8) + 1;
[; ;pic18f26j50.h: 16217: extern volatile __bit INT2IP @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26j50.h: 16219: extern volatile __bit INT2P @ (((unsigned) &INTCON3)*8) + 7;
[; ;pic18f26j50.h: 16221: extern volatile __bit INT3E @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f26j50.h: 16223: extern volatile __bit INT3F @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f26j50.h: 16225: extern volatile __bit INT3IE @ (((unsigned) &INTCON3)*8) + 5;
[; ;pic18f26j50.h: 16227: extern volatile __bit INT3IF @ (((unsigned) &INTCON3)*8) + 2;
[; ;pic18f26j50.h: 16229: extern volatile __bit INT3IP @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f26j50.h: 16231: extern volatile __bit INT3P @ (((unsigned) &INTCON2)*8) + 1;
[; ;pic18f26j50.h: 16233: extern volatile __bit INTEDG0 @ (((unsigned) &INTCON2)*8) + 6;
[; ;pic18f26j50.h: 16235: extern volatile __bit INTEDG1 @ (((unsigned) &INTCON2)*8) + 5;
[; ;pic18f26j50.h: 16237: extern volatile __bit INTEDG2 @ (((unsigned) &INTCON2)*8) + 4;
[; ;pic18f26j50.h: 16239: extern volatile __bit INTEDG3 @ (((unsigned) &INTCON2)*8) + 3;
[; ;pic18f26j50.h: 16241: extern volatile __bit INTLVL0 @ (((unsigned) &DMACON2)*8) + 0;
[; ;pic18f26j50.h: 16243: extern volatile __bit INTLVL1 @ (((unsigned) &DMACON2)*8) + 1;
[; ;pic18f26j50.h: 16245: extern volatile __bit INTLVL2 @ (((unsigned) &DMACON2)*8) + 2;
[; ;pic18f26j50.h: 16247: extern volatile __bit INTLVL3 @ (((unsigned) &DMACON2)*8) + 3;
[; ;pic18f26j50.h: 16249: extern volatile __bit INTSRC @ (((unsigned) &OSCTUNE)*8) + 7;
[; ;pic18f26j50.h: 16251: extern volatile __bit IOLOCK @ (((unsigned) &PPSCON)*8) + 0;
[; ;pic18f26j50.h: 16253: extern volatile __bit IPEN @ (((unsigned) &RCON)*8) + 7;
[; ;pic18f26j50.h: 16255: extern volatile __bit IRCF0 @ (((unsigned) &OSCCON)*8) + 4;
[; ;pic18f26j50.h: 16257: extern volatile __bit IRCF1 @ (((unsigned) &OSCCON)*8) + 5;
[; ;pic18f26j50.h: 16259: extern volatile __bit IRCF2 @ (((unsigned) &OSCCON)*8) + 6;
[; ;pic18f26j50.h: 16261: extern volatile __bit IRNG0 @ (((unsigned) &CTMUICON)*8) + 0;
[; ;pic18f26j50.h: 16263: extern volatile __bit IRNG1 @ (((unsigned) &CTMUICON)*8) + 1;
[; ;pic18f26j50.h: 16265: extern volatile __bit IRVST @ (((unsigned) &HLVDCON)*8) + 5;
[; ;pic18f26j50.h: 16267: extern volatile __bit ITRIM0 @ (((unsigned) &CTMUICON)*8) + 2;
[; ;pic18f26j50.h: 16269: extern volatile __bit ITRIM1 @ (((unsigned) &CTMUICON)*8) + 3;
[; ;pic18f26j50.h: 16271: extern volatile __bit ITRIM2 @ (((unsigned) &CTMUICON)*8) + 4;
[; ;pic18f26j50.h: 16273: extern volatile __bit ITRIM3 @ (((unsigned) &CTMUICON)*8) + 5;
[; ;pic18f26j50.h: 16275: extern volatile __bit ITRIM4 @ (((unsigned) &CTMUICON)*8) + 6;
[; ;pic18f26j50.h: 16277: extern volatile __bit ITRIM5 @ (((unsigned) &CTMUICON)*8) + 7;
[; ;pic18f26j50.h: 16279: extern volatile __bit KBI0 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j50.h: 16281: extern volatile __bit KBI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j50.h: 16283: extern volatile __bit KBI2 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j50.h: 16285: extern volatile __bit KBI3 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j50.h: 16287: extern volatile __bit LA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26j50.h: 16289: extern volatile __bit LA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26j50.h: 16291: extern volatile __bit LA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26j50.h: 16293: extern volatile __bit LA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26j50.h: 16295: extern volatile __bit LA4 @ (((unsigned) &LATA)*8) + 4;
[; ;pic18f26j50.h: 16297: extern volatile __bit LA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26j50.h: 16299: extern volatile __bit LA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26j50.h: 16301: extern volatile __bit LA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26j50.h: 16303: extern volatile __bit LATA0 @ (((unsigned) &LATA)*8) + 0;
[; ;pic18f26j50.h: 16305: extern volatile __bit LATA1 @ (((unsigned) &LATA)*8) + 1;
[; ;pic18f26j50.h: 16307: extern volatile __bit LATA2 @ (((unsigned) &LATA)*8) + 2;
[; ;pic18f26j50.h: 16309: extern volatile __bit LATA3 @ (((unsigned) &LATA)*8) + 3;
[; ;pic18f26j50.h: 16311: extern volatile __bit LATA5 @ (((unsigned) &LATA)*8) + 5;
[; ;pic18f26j50.h: 16313: extern volatile __bit LATA6 @ (((unsigned) &LATA)*8) + 6;
[; ;pic18f26j50.h: 16315: extern volatile __bit LATA7 @ (((unsigned) &LATA)*8) + 7;
[; ;pic18f26j50.h: 16317: extern volatile __bit LATB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26j50.h: 16319: extern volatile __bit LATB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26j50.h: 16321: extern volatile __bit LATB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26j50.h: 16323: extern volatile __bit LATB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26j50.h: 16325: extern volatile __bit LATB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26j50.h: 16327: extern volatile __bit LATB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26j50.h: 16329: extern volatile __bit LATB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26j50.h: 16331: extern volatile __bit LATB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26j50.h: 16333: extern volatile __bit LATC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26j50.h: 16335: extern volatile __bit LATC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26j50.h: 16337: extern volatile __bit LATC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26j50.h: 16339: extern volatile __bit LATC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26j50.h: 16341: extern volatile __bit LATC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26j50.h: 16343: extern volatile __bit LATC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26j50.h: 16345: extern volatile __bit LATC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26j50.h: 16347: extern volatile __bit LB0 @ (((unsigned) &LATB)*8) + 0;
[; ;pic18f26j50.h: 16349: extern volatile __bit LB1 @ (((unsigned) &LATB)*8) + 1;
[; ;pic18f26j50.h: 16351: extern volatile __bit LB2 @ (((unsigned) &LATB)*8) + 2;
[; ;pic18f26j50.h: 16353: extern volatile __bit LB3 @ (((unsigned) &LATB)*8) + 3;
[; ;pic18f26j50.h: 16355: extern volatile __bit LB4 @ (((unsigned) &LATB)*8) + 4;
[; ;pic18f26j50.h: 16357: extern volatile __bit LB5 @ (((unsigned) &LATB)*8) + 5;
[; ;pic18f26j50.h: 16359: extern volatile __bit LB6 @ (((unsigned) &LATB)*8) + 6;
[; ;pic18f26j50.h: 16361: extern volatile __bit LB7 @ (((unsigned) &LATB)*8) + 7;
[; ;pic18f26j50.h: 16363: extern volatile __bit LC0 @ (((unsigned) &LATC)*8) + 0;
[; ;pic18f26j50.h: 16365: extern volatile __bit LC1 @ (((unsigned) &LATC)*8) + 1;
[; ;pic18f26j50.h: 16367: extern volatile __bit LC2 @ (((unsigned) &LATC)*8) + 2;
[; ;pic18f26j50.h: 16369: extern volatile __bit LC3 @ (((unsigned) &LATC)*8) + 3;
[; ;pic18f26j50.h: 16371: extern volatile __bit LC4 @ (((unsigned) &LATC)*8) + 4;
[; ;pic18f26j50.h: 16373: extern volatile __bit LC5 @ (((unsigned) &LATC)*8) + 5;
[; ;pic18f26j50.h: 16375: extern volatile __bit LC6 @ (((unsigned) &LATC)*8) + 6;
[; ;pic18f26j50.h: 16377: extern volatile __bit LC7 @ (((unsigned) &LATC)*8) + 7;
[; ;pic18f26j50.h: 16379: extern volatile __bit LVDIE @ (((unsigned) &PIE2)*8) + 2;
[; ;pic18f26j50.h: 16381: extern volatile __bit LVDIF @ (((unsigned) &PIR2)*8) + 2;
[; ;pic18f26j50.h: 16383: extern volatile __bit LVDIN @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16385: extern volatile __bit LVDIP @ (((unsigned) &IPR2)*8) + 2;
[; ;pic18f26j50.h: 16387: extern volatile __bit LVDSTAT @ (((unsigned) &WDTCON)*8) + 6;
[; ;pic18f26j50.h: 16389: extern volatile __bit __attribute__((__deprecated__)) MSK0 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f26j50.h: 16391: extern volatile __bit MSK01 @ (((unsigned) &SSP1ADD)*8) + 0;
[; ;pic18f26j50.h: 16393: extern volatile __bit MSK02 @ (((unsigned) &SSP2ADD)*8) + 0;
[; ;pic18f26j50.h: 16395: extern volatile __bit __attribute__((__deprecated__)) MSK1 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f26j50.h: 16397: extern volatile __bit MSK11 @ (((unsigned) &SSP1ADD)*8) + 1;
[; ;pic18f26j50.h: 16399: extern volatile __bit MSK12 @ (((unsigned) &SSP2ADD)*8) + 1;
[; ;pic18f26j50.h: 16401: extern volatile __bit __attribute__((__deprecated__)) MSK2 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f26j50.h: 16403: extern volatile __bit MSK21 @ (((unsigned) &SSP1ADD)*8) + 2;
[; ;pic18f26j50.h: 16405: extern volatile __bit MSK22 @ (((unsigned) &SSP2ADD)*8) + 2;
[; ;pic18f26j50.h: 16407: extern volatile __bit __attribute__((__deprecated__)) MSK3 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f26j50.h: 16409: extern volatile __bit MSK31 @ (((unsigned) &SSP1ADD)*8) + 3;
[; ;pic18f26j50.h: 16411: extern volatile __bit MSK32 @ (((unsigned) &SSP2ADD)*8) + 3;
[; ;pic18f26j50.h: 16413: extern volatile __bit __attribute__((__deprecated__)) MSK4 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f26j50.h: 16415: extern volatile __bit MSK41 @ (((unsigned) &SSP1ADD)*8) + 4;
[; ;pic18f26j50.h: 16417: extern volatile __bit MSK42 @ (((unsigned) &SSP2ADD)*8) + 4;
[; ;pic18f26j50.h: 16419: extern volatile __bit __attribute__((__deprecated__)) MSK5 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f26j50.h: 16421: extern volatile __bit MSK51 @ (((unsigned) &SSP1ADD)*8) + 5;
[; ;pic18f26j50.h: 16423: extern volatile __bit MSK52 @ (((unsigned) &SSP2ADD)*8) + 5;
[; ;pic18f26j50.h: 16425: extern volatile __bit __attribute__((__deprecated__)) MSK6 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f26j50.h: 16427: extern volatile __bit MSK61 @ (((unsigned) &SSP1ADD)*8) + 6;
[; ;pic18f26j50.h: 16429: extern volatile __bit MSK62 @ (((unsigned) &SSP2ADD)*8) + 6;
[; ;pic18f26j50.h: 16431: extern volatile __bit __attribute__((__deprecated__)) MSK7 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f26j50.h: 16433: extern volatile __bit MSK71 @ (((unsigned) &SSP1ADD)*8) + 7;
[; ;pic18f26j50.h: 16435: extern volatile __bit MSK72 @ (((unsigned) &SSP2ADD)*8) + 7;
[; ;pic18f26j50.h: 16437: extern volatile __bit NEGATIVE @ (((unsigned) &STATUS)*8) + 4;
[; ;pic18f26j50.h: 16439: extern volatile __bit NOT_A @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16441: extern volatile __bit NOT_A1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16443: extern volatile __bit NOT_ADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16445: extern volatile __bit NOT_ADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16447: extern volatile __bit NOT_BOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j50.h: 16449: extern volatile __bit NOT_CM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j50.h: 16451: extern volatile __bit NOT_DONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 16453: extern volatile __bit NOT_PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j50.h: 16455: extern volatile __bit NOT_POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j50.h: 16457: extern volatile __bit NOT_RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j50.h: 16459: extern volatile __bit NOT_RC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 16461: extern volatile __bit NOT_RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j50.h: 16463: extern volatile __bit NOT_SS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16465: extern volatile __bit NOT_TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j50.h: 16467: extern volatile __bit NOT_TX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j50.h: 16469: extern volatile __bit NOT_UOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 16471: extern volatile __bit NOT_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16473: extern volatile __bit NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16475: extern volatile __bit NOT_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16477: extern volatile __bit NOT_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16479: extern volatile __bit __attribute__((__deprecated__)) OERR @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f26j50.h: 16481: extern volatile __bit OERR1 @ (((unsigned) &RCSTA1)*8) + 1;
[; ;pic18f26j50.h: 16483: extern volatile __bit OERR2 @ (((unsigned) &RCSTA2)*8) + 1;
[; ;pic18f26j50.h: 16485: extern volatile __bit OSC1 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j50.h: 16487: extern volatile __bit OSC2 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j50.h: 16489: extern volatile __bit OSCFIE @ (((unsigned) &PIE2)*8) + 7;
[; ;pic18f26j50.h: 16491: extern volatile __bit OSCFIF @ (((unsigned) &PIR2)*8) + 7;
[; ;pic18f26j50.h: 16493: extern volatile __bit OSCFIP @ (((unsigned) &IPR2)*8) + 7;
[; ;pic18f26j50.h: 16495: extern volatile __bit OSTS @ (((unsigned) &OSCCON)*8) + 3;
[; ;pic18f26j50.h: 16497: extern volatile __bit OV @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26j50.h: 16499: extern volatile __bit OVERFLOW @ (((unsigned) &STATUS)*8) + 3;
[; ;pic18f26j50.h: 16501: extern volatile __bit P1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j50.h: 16503: extern volatile __bit P1DC0 @ (((unsigned) &ECCP1DEL)*8) + 0;
[; ;pic18f26j50.h: 16505: extern volatile __bit P1DC1 @ (((unsigned) &ECCP1DEL)*8) + 1;
[; ;pic18f26j50.h: 16507: extern volatile __bit P1DC2 @ (((unsigned) &ECCP1DEL)*8) + 2;
[; ;pic18f26j50.h: 16509: extern volatile __bit P1DC3 @ (((unsigned) &ECCP1DEL)*8) + 3;
[; ;pic18f26j50.h: 16511: extern volatile __bit P1DC4 @ (((unsigned) &ECCP1DEL)*8) + 4;
[; ;pic18f26j50.h: 16513: extern volatile __bit P1DC5 @ (((unsigned) &ECCP1DEL)*8) + 5;
[; ;pic18f26j50.h: 16515: extern volatile __bit P1DC6 @ (((unsigned) &ECCP1DEL)*8) + 6;
[; ;pic18f26j50.h: 16517: extern volatile __bit P1M0 @ (((unsigned) &CCP1CON)*8) + 6;
[; ;pic18f26j50.h: 16519: extern volatile __bit P1M1 @ (((unsigned) &CCP1CON)*8) + 7;
[; ;pic18f26j50.h: 16521: extern volatile __bit P1RSEN @ (((unsigned) &ECCP1DEL)*8) + 7;
[; ;pic18f26j50.h: 16523: extern volatile __bit P2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j50.h: 16525: extern volatile __bit __attribute__((__deprecated__)) P2DC0 @ (((unsigned) &ECCP2DEL)*8) + 0;
[; ;pic18f26j50.h: 16527: extern volatile __bit P2DC02 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j50.h: 16529: extern volatile __bit P2DC0CON @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j50.h: 16531: extern volatile __bit __attribute__((__deprecated__)) P2DC1 @ (((unsigned) &ECCP2DEL)*8) + 1;
[; ;pic18f26j50.h: 16533: extern volatile __bit P2DC12 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j50.h: 16535: extern volatile __bit P2DC1CON @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j50.h: 16537: extern volatile __bit __attribute__((__deprecated__)) P2DC2 @ (((unsigned) &ECCP2DEL)*8) + 2;
[; ;pic18f26j50.h: 16539: extern volatile __bit P2DC22 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j50.h: 16541: extern volatile __bit P2DC2CON @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j50.h: 16543: extern volatile __bit __attribute__((__deprecated__)) P2DC3 @ (((unsigned) &ECCP2DEL)*8) + 3;
[; ;pic18f26j50.h: 16545: extern volatile __bit P2DC32 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j50.h: 16547: extern volatile __bit P2DC3CON @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j50.h: 16549: extern volatile __bit __attribute__((__deprecated__)) P2DC4 @ (((unsigned) &ECCP2DEL)*8) + 4;
[; ;pic18f26j50.h: 16551: extern volatile __bit P2DC42 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j50.h: 16553: extern volatile __bit P2DC4CON @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j50.h: 16555: extern volatile __bit __attribute__((__deprecated__)) P2DC5 @ (((unsigned) &ECCP2DEL)*8) + 5;
[; ;pic18f26j50.h: 16557: extern volatile __bit P2DC52 @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f26j50.h: 16559: extern volatile __bit P2DC5CON @ (((unsigned) &PSTR2CON)*8) + 5;
[; ;pic18f26j50.h: 16561: extern volatile __bit __attribute__((__deprecated__)) P2DC6 @ (((unsigned) &ECCP2DEL)*8) + 6;
[; ;pic18f26j50.h: 16563: extern volatile __bit P2DC62 @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j50.h: 16565: extern volatile __bit P2DC6CON @ (((unsigned) &PSTR2CON)*8) + 6;
[; ;pic18f26j50.h: 16567: extern volatile __bit P2M0 @ (((unsigned) &CCP2CON)*8) + 6;
[; ;pic18f26j50.h: 16569: extern volatile __bit P2M1 @ (((unsigned) &CCP2CON)*8) + 7;
[; ;pic18f26j50.h: 16571: extern volatile __bit P2RSEN @ (((unsigned) &ECCP2DEL)*8) + 7;
[; ;pic18f26j50.h: 16573: extern volatile __bit PA1 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j50.h: 16575: extern volatile __bit PA2 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 16577: extern volatile __bit PCFG0 @ (((unsigned) &ANCON0)*8) + 0;
[; ;pic18f26j50.h: 16579: extern volatile __bit PCFG1 @ (((unsigned) &ANCON0)*8) + 1;
[; ;pic18f26j50.h: 16581: extern volatile __bit PCFG10 @ (((unsigned) &ANCON1)*8) + 2;
[; ;pic18f26j50.h: 16583: extern volatile __bit PCFG11 @ (((unsigned) &ANCON1)*8) + 3;
[; ;pic18f26j50.h: 16585: extern volatile __bit PCFG12 @ (((unsigned) &ANCON1)*8) + 4;
[; ;pic18f26j50.h: 16587: extern volatile __bit PCFG14 @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f26j50.h: 16589: extern volatile __bit PCFG15 @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f26j50.h: 16591: extern volatile __bit PCFG2 @ (((unsigned) &ANCON0)*8) + 2;
[; ;pic18f26j50.h: 16593: extern volatile __bit PCFG3 @ (((unsigned) &ANCON0)*8) + 3;
[; ;pic18f26j50.h: 16595: extern volatile __bit PCFG4 @ (((unsigned) &ANCON0)*8) + 4;
[; ;pic18f26j50.h: 16597: extern volatile __bit PCFG8 @ (((unsigned) &ANCON1)*8) + 0;
[; ;pic18f26j50.h: 16599: extern volatile __bit PCFG9 @ (((unsigned) &ANCON1)*8) + 1;
[; ;pic18f26j50.h: 16601: extern volatile __bit PD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j50.h: 16603: extern volatile __bit PEIE @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j50.h: 16605: extern volatile __bit PEIE_GIEL @ (((unsigned) &INTCON)*8) + 6;
[; ;pic18f26j50.h: 16607: extern volatile __bit __attribute__((__deprecated__)) PEN @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j50.h: 16609: extern volatile __bit PEN1 @ (((unsigned) &SSP1CON2)*8) + 2;
[; ;pic18f26j50.h: 16611: extern volatile __bit PEN2 @ (((unsigned) &SSP2CON2)*8) + 2;
[; ;pic18f26j50.h: 16613: extern volatile __bit PGC @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j50.h: 16615: extern volatile __bit PGD @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j50.h: 16617: extern volatile __bit PIDEE @ (((unsigned) &UEIE)*8) + 0;
[; ;pic18f26j50.h: 16619: extern volatile __bit PIDEF @ (((unsigned) &UEIR)*8) + 0;
[; ;pic18f26j50.h: 16621: extern volatile __bit PKTDIS @ (((unsigned) &UCON)*8) + 4;
[; ;pic18f26j50.h: 16623: extern volatile __bit PLLEN @ (((unsigned) &OSCTUNE)*8) + 6;
[; ;pic18f26j50.h: 16625: extern volatile __bit PMPTTL @ (((unsigned) &PADCFG1)*8) + 0;
[; ;pic18f26j50.h: 16627: extern volatile __bit POR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j50.h: 16629: extern volatile __bit PPB0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f26j50.h: 16631: extern volatile __bit PPB1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f26j50.h: 16633: extern volatile __bit PPBI @ (((unsigned) &USTAT)*8) + 1;
[; ;pic18f26j50.h: 16635: extern volatile __bit PPBRST @ (((unsigned) &UCON)*8) + 6;
[; ;pic18f26j50.h: 16637: extern volatile __bit PSA @ (((unsigned) &T0CON)*8) + 3;
[; ;pic18f26j50.h: 16639: extern volatile __bit PSS1AC0 @ (((unsigned) &ECCP1AS)*8) + 2;
[; ;pic18f26j50.h: 16641: extern volatile __bit PSS1AC1 @ (((unsigned) &ECCP1AS)*8) + 3;
[; ;pic18f26j50.h: 16643: extern volatile __bit PSS1BD0 @ (((unsigned) &ECCP1AS)*8) + 0;
[; ;pic18f26j50.h: 16645: extern volatile __bit PSS1BD1 @ (((unsigned) &ECCP1AS)*8) + 1;
[; ;pic18f26j50.h: 16647: extern volatile __bit PSS2AC0 @ (((unsigned) &ECCP2AS)*8) + 2;
[; ;pic18f26j50.h: 16649: extern volatile __bit PSS2AC1 @ (((unsigned) &ECCP2AS)*8) + 3;
[; ;pic18f26j50.h: 16651: extern volatile __bit PSS2BD0 @ (((unsigned) &ECCP2AS)*8) + 0;
[; ;pic18f26j50.h: 16653: extern volatile __bit PSS2BD1 @ (((unsigned) &ECCP2AS)*8) + 1;
[; ;pic18f26j50.h: 16655: extern volatile __bit R1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16657: extern volatile __bit RA0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 16659: extern volatile __bit RA1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j50.h: 16661: extern volatile __bit RA2 @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j50.h: 16663: extern volatile __bit RA3 @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j50.h: 16665: extern volatile __bit RA4 @ (((unsigned) &PORTA)*8) + 4;
[; ;pic18f26j50.h: 16667: extern volatile __bit RA5 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16669: extern volatile __bit RA6 @ (((unsigned) &PORTA)*8) + 6;
[; ;pic18f26j50.h: 16671: extern volatile __bit RA7 @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j50.h: 16673: extern volatile __bit RB0 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j50.h: 16675: extern volatile __bit RB1 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j50.h: 16677: extern volatile __bit RB2 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 16679: extern volatile __bit RB3 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 16681: extern volatile __bit RB4 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j50.h: 16683: extern volatile __bit RB5 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j50.h: 16685: extern volatile __bit RB6 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j50.h: 16687: extern volatile __bit RB7 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j50.h: 16689: extern volatile __bit RBIE @ (((unsigned) &INTCON)*8) + 3;
[; ;pic18f26j50.h: 16691: extern volatile __bit RBIF @ (((unsigned) &INTCON)*8) + 0;
[; ;pic18f26j50.h: 16693: extern volatile __bit RBIP @ (((unsigned) &INTCON2)*8) + 0;
[; ;pic18f26j50.h: 16695: extern volatile __bit RBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j50.h: 16697: extern volatile __bit RC0 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j50.h: 16699: extern volatile __bit RC1 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 16701: extern volatile __bit RC1IE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26j50.h: 16703: extern volatile __bit RC1IF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26j50.h: 16705: extern volatile __bit RC1IP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26j50.h: 16707: extern volatile __bit RC2 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j50.h: 16709: extern volatile __bit RC2IE @ (((unsigned) &PIE3)*8) + 5;
[; ;pic18f26j50.h: 16711: extern volatile __bit RC2IF @ (((unsigned) &PIR3)*8) + 5;
[; ;pic18f26j50.h: 16713: extern volatile __bit RC2IP @ (((unsigned) &IPR3)*8) + 5;
[; ;pic18f26j50.h: 16715: extern volatile __bit RC3 @ (((unsigned) &PORTC)*8) + 3;
[; ;pic18f26j50.h: 16717: extern volatile __bit RC4 @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j50.h: 16719: extern volatile __bit RC5 @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j50.h: 16721: extern volatile __bit RC6 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j50.h: 16723: extern volatile __bit RC7 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j50.h: 16725: extern volatile __bit RC8_9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 16727: extern volatile __bit RC8_92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j50.h: 16729: extern volatile __bit RC9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 16731: extern volatile __bit RC92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j50.h: 16733: extern volatile __bit RCD8 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26j50.h: 16735: extern volatile __bit RCD82 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26j50.h: 16737: extern volatile __bit __attribute__((__deprecated__)) RCEN @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j50.h: 16739: extern volatile __bit RCEN1 @ (((unsigned) &SSP1CON2)*8) + 3;
[; ;pic18f26j50.h: 16741: extern volatile __bit RCEN2 @ (((unsigned) &SSP2CON2)*8) + 3;
[; ;pic18f26j50.h: 16743: extern volatile __bit __attribute__((__deprecated__)) RCIDL @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j50.h: 16745: extern volatile __bit RCIDL1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j50.h: 16747: extern volatile __bit RCIDL2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26j50.h: 16749: extern volatile __bit RCIE @ (((unsigned) &PIE1)*8) + 5;
[; ;pic18f26j50.h: 16751: extern volatile __bit RCIF @ (((unsigned) &PIR1)*8) + 5;
[; ;pic18f26j50.h: 16753: extern volatile __bit RCIP @ (((unsigned) &IPR1)*8) + 5;
[; ;pic18f26j50.h: 16755: extern volatile __bit RCMT @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j50.h: 16757: extern volatile __bit RCMT1 @ (((unsigned) &BAUDCON1)*8) + 6;
[; ;pic18f26j50.h: 16759: extern volatile __bit RCMT2 @ (((unsigned) &BAUDCON2)*8) + 6;
[; ;pic18f26j50.h: 16761: extern volatile __bit RCV @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16763: extern volatile __bit __attribute__((__deprecated__)) RD16 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26j50.h: 16765: extern volatile __bit RD161 @ (((unsigned) &T1CON)*8) + 1;
[; ;pic18f26j50.h: 16767: extern volatile __bit RD163 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j50.h: 16769: extern volatile __bit READ_WRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16771: extern volatile __bit READ_WRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16773: extern volatile __bit READ_WRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 16775: extern volatile __bit REFO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 16777: extern volatile __bit REGSLP @ (((unsigned) &WDTCON)*8) + 7;
[; ;pic18f26j50.h: 16779: extern volatile __bit RELEASE @ (((unsigned) &DSCONL)*8) + 0;
[; ;pic18f26j50.h: 16781: extern volatile __bit RESUME @ (((unsigned) &UCON)*8) + 2;
[; ;pic18f26j50.h: 16783: extern volatile __bit RI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j50.h: 16785: extern volatile __bit RJPU @ (((unsigned) &PORTA)*8) + 7;
[; ;pic18f26j50.h: 16787: extern volatile __bit RODIV0 @ (((unsigned) &REFOCON)*8) + 0;
[; ;pic18f26j50.h: 16789: extern volatile __bit RODIV1 @ (((unsigned) &REFOCON)*8) + 1;
[; ;pic18f26j50.h: 16791: extern volatile __bit RODIV2 @ (((unsigned) &REFOCON)*8) + 2;
[; ;pic18f26j50.h: 16793: extern volatile __bit RODIV3 @ (((unsigned) &REFOCON)*8) + 3;
[; ;pic18f26j50.h: 16795: extern volatile __bit ROON @ (((unsigned) &REFOCON)*8) + 7;
[; ;pic18f26j50.h: 16797: extern volatile __bit ROSEL @ (((unsigned) &REFOCON)*8) + 4;
[; ;pic18f26j50.h: 16799: extern volatile __bit ROSSLP @ (((unsigned) &REFOCON)*8) + 5;
[; ;pic18f26j50.h: 16801: extern volatile __bit RP0 @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 16803: extern volatile __bit RP1 @ (((unsigned) &PORTA)*8) + 1;
[; ;pic18f26j50.h: 16805: extern volatile __bit RP10 @ (((unsigned) &PORTB)*8) + 7;
[; ;pic18f26j50.h: 16807: extern volatile __bit RP11 @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j50.h: 16809: extern volatile __bit RP12 @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 16811: extern volatile __bit RP13 @ (((unsigned) &PORTC)*8) + 2;
[; ;pic18f26j50.h: 16813: extern volatile __bit RP17 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j50.h: 16815: extern volatile __bit RP18 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j50.h: 16817: extern volatile __bit RP2 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 16819: extern volatile __bit RP3 @ (((unsigned) &PORTB)*8) + 0;
[; ;pic18f26j50.h: 16821: extern volatile __bit RP4 @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j50.h: 16823: extern volatile __bit RP5 @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 16825: extern volatile __bit RP6 @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 16827: extern volatile __bit RP7 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j50.h: 16829: extern volatile __bit RP8 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j50.h: 16831: extern volatile __bit RP9 @ (((unsigned) &PORTB)*8) + 6;
[; ;pic18f26j50.h: 16833: extern volatile __bit __attribute__((__deprecated__)) RSEN @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j50.h: 16835: extern volatile __bit RSEN1 @ (((unsigned) &SSP1CON2)*8) + 1;
[; ;pic18f26j50.h: 16837: extern volatile __bit RSEN2 @ (((unsigned) &SSP2CON2)*8) + 1;
[; ;pic18f26j50.h: 16839: extern volatile __bit RTCC @ (((unsigned) &PORTB)*8) + 1;
[; ;pic18f26j50.h: 16841: extern volatile __bit RTCCIE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26j50.h: 16843: extern volatile __bit RTCCIF @ (((unsigned) &PIR3)*8) + 0;
[; ;pic18f26j50.h: 16845: extern volatile __bit RTCCIP @ (((unsigned) &IPR3)*8) + 0;
[; ;pic18f26j50.h: 16847: extern volatile __bit RTCEN @ (((unsigned) &RTCCFG)*8) + 7;
[; ;pic18f26j50.h: 16849: extern volatile __bit RTCOE @ (((unsigned) &RTCCFG)*8) + 2;
[; ;pic18f26j50.h: 16851: extern volatile __bit RTCPTR0 @ (((unsigned) &RTCCFG)*8) + 0;
[; ;pic18f26j50.h: 16853: extern volatile __bit RTCPTR1 @ (((unsigned) &RTCCFG)*8) + 1;
[; ;pic18f26j50.h: 16855: extern volatile __bit RTCSYNC @ (((unsigned) &RTCCFG)*8) + 4;
[; ;pic18f26j50.h: 16857: extern volatile __bit RTCWDIS @ (((unsigned) &DSCONH)*8) + 0;
[; ;pic18f26j50.h: 16859: extern volatile __bit RTCWREN @ (((unsigned) &RTCCFG)*8) + 5;
[; ;pic18f26j50.h: 16861: extern volatile __bit RTSECSEL0 @ (((unsigned) &PADCFG1)*8) + 1;
[; ;pic18f26j50.h: 16863: extern volatile __bit RTSECSEL1 @ (((unsigned) &PADCFG1)*8) + 2;
[; ;pic18f26j50.h: 16865: extern volatile __bit RW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16867: extern volatile __bit RW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16869: extern volatile __bit RW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 16871: extern volatile __bit RX1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j50.h: 16873: extern volatile __bit __attribute__((__deprecated__)) RX9 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 16875: extern volatile __bit RX91 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 16877: extern volatile __bit RX92 @ (((unsigned) &RCSTA2)*8) + 6;
[; ;pic18f26j50.h: 16879: extern volatile __bit __attribute__((__deprecated__)) RX9D @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26j50.h: 16881: extern volatile __bit RX9D1 @ (((unsigned) &RCSTA1)*8) + 0;
[; ;pic18f26j50.h: 16883: extern volatile __bit RX9D2 @ (((unsigned) &RCSTA2)*8) + 0;
[; ;pic18f26j50.h: 16885: extern volatile __bit RXB0IE @ (((unsigned) &PIE3)*8) + 0;
[; ;pic18f26j50.h: 16887: extern volatile __bit RXB1IE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j50.h: 16889: extern volatile __bit RXBNIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j50.h: 16891: extern volatile __bit RXBNIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26j50.h: 16893: extern volatile __bit RXBNIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26j50.h: 16895: extern volatile __bit RXCKP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j50.h: 16897: extern volatile __bit __attribute__((__deprecated__)) RXDTP @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j50.h: 16899: extern volatile __bit RXDTP1 @ (((unsigned) &BAUDCON1)*8) + 5;
[; ;pic18f26j50.h: 16901: extern volatile __bit RXDTP2 @ (((unsigned) &BAUDCON2)*8) + 5;
[; ;pic18f26j50.h: 16903: extern volatile __bit RXINC @ (((unsigned) &DMACON1)*8) + 4;
[; ;pic18f26j50.h: 16905: extern volatile __bit R_NOT_W1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16907: extern volatile __bit R_W @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16909: extern volatile __bit R_W1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 16911: extern volatile __bit R_W2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 16913: extern volatile __bit __attribute__((__deprecated__)) R_nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16915: extern volatile __bit R_nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 16917: extern volatile __bit R_nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 16919: extern volatile __bit S1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j50.h: 16921: extern volatile __bit S2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j50.h: 16923: extern volatile __bit SCK1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j50.h: 16925: extern volatile __bit SCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j50.h: 16927: extern volatile __bit SCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j50.h: 16929: extern volatile __bit SCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26j50.h: 16931: extern volatile __bit SCL1 @ (((unsigned) &PORTB)*8) + 4;
[; ;pic18f26j50.h: 16933: extern volatile __bit SCS0 @ (((unsigned) &OSCCON)*8) + 0;
[; ;pic18f26j50.h: 16935: extern volatile __bit SCS1 @ (((unsigned) &OSCCON)*8) + 1;
[; ;pic18f26j50.h: 16937: extern volatile __bit SDA1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j50.h: 16939: extern volatile __bit SDI1 @ (((unsigned) &PORTB)*8) + 5;
[; ;pic18f26j50.h: 16941: extern volatile __bit SDO1 @ (((unsigned) &PORTC)*8) + 7;
[; ;pic18f26j50.h: 16943: extern volatile __bit SE0 @ (((unsigned) &UCON)*8) + 5;
[; ;pic18f26j50.h: 16945: extern volatile __bit __attribute__((__deprecated__)) SEN @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f26j50.h: 16947: extern volatile __bit SEN1 @ (((unsigned) &SSP1CON2)*8) + 0;
[; ;pic18f26j50.h: 16949: extern volatile __bit SEN2 @ (((unsigned) &SSP2CON2)*8) + 0;
[; ;pic18f26j50.h: 16951: extern volatile __bit __attribute__((__deprecated__)) SENDB @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f26j50.h: 16953: extern volatile __bit SENDB1 @ (((unsigned) &TXSTA1)*8) + 3;
[; ;pic18f26j50.h: 16955: extern volatile __bit SENDB2 @ (((unsigned) &TXSTA2)*8) + 3;
[; ;pic18f26j50.h: 16957: extern volatile __bit __attribute__((__deprecated__)) SMP @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f26j50.h: 16959: extern volatile __bit SMP1 @ (((unsigned) &SSP1STAT)*8) + 7;
[; ;pic18f26j50.h: 16961: extern volatile __bit SMP2 @ (((unsigned) &SSP2STAT)*8) + 7;
[; ;pic18f26j50.h: 16963: extern volatile __bit SOFIE @ (((unsigned) &UIE)*8) + 6;
[; ;pic18f26j50.h: 16965: extern volatile __bit SOFIF @ (((unsigned) &UIR)*8) + 6;
[; ;pic18f26j50.h: 16967: extern volatile __bit SOSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26j50.h: 16969: extern volatile __bit SP0 @ (((unsigned) &STKPTR)*8) + 0;
[; ;pic18f26j50.h: 16971: extern volatile __bit SP1 @ (((unsigned) &STKPTR)*8) + 1;
[; ;pic18f26j50.h: 16973: extern volatile __bit SP2 @ (((unsigned) &STKPTR)*8) + 2;
[; ;pic18f26j50.h: 16975: extern volatile __bit SP3 @ (((unsigned) &STKPTR)*8) + 3;
[; ;pic18f26j50.h: 16977: extern volatile __bit SP4 @ (((unsigned) &STKPTR)*8) + 4;
[; ;pic18f26j50.h: 16979: extern volatile __bit __attribute__((__deprecated__)) SPEN @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f26j50.h: 16981: extern volatile __bit SPEN1 @ (((unsigned) &RCSTA1)*8) + 7;
[; ;pic18f26j50.h: 16983: extern volatile __bit SPEN2 @ (((unsigned) &RCSTA2)*8) + 7;
[; ;pic18f26j50.h: 16985: extern volatile __bit SPI1OD @ (((unsigned) &ODCON3)*8) + 0;
[; ;pic18f26j50.h: 16987: extern volatile __bit SPI2OD @ (((unsigned) &ODCON3)*8) + 1;
[; ;pic18f26j50.h: 16989: extern volatile __bit __attribute__((__deprecated__)) SREN @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26j50.h: 16991: extern volatile __bit SREN1 @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26j50.h: 16993: extern volatile __bit SREN2 @ (((unsigned) &RCSTA2)*8) + 5;
[; ;pic18f26j50.h: 16995: extern volatile __bit SRENA @ (((unsigned) &RCSTA1)*8) + 5;
[; ;pic18f26j50.h: 16997: extern volatile __bit SSCON0 @ (((unsigned) &DMACON1)*8) + 6;
[; ;pic18f26j50.h: 16999: extern volatile __bit SSCON1 @ (((unsigned) &DMACON1)*8) + 7;
[; ;pic18f26j50.h: 17001: extern volatile __bit SSP1IE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26j50.h: 17003: extern volatile __bit SSP1IF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26j50.h: 17005: extern volatile __bit SSP1IP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26j50.h: 17007: extern volatile __bit SSP2IE @ (((unsigned) &PIE3)*8) + 7;
[; ;pic18f26j50.h: 17009: extern volatile __bit SSP2IF @ (((unsigned) &PIR3)*8) + 7;
[; ;pic18f26j50.h: 17011: extern volatile __bit SSP2IP @ (((unsigned) &IPR3)*8) + 7;
[; ;pic18f26j50.h: 17013: extern volatile __bit __attribute__((__deprecated__)) SSPEN @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f26j50.h: 17015: extern volatile __bit SSPEN1 @ (((unsigned) &SSP1CON1)*8) + 5;
[; ;pic18f26j50.h: 17017: extern volatile __bit SSPEN2 @ (((unsigned) &SSP2CON1)*8) + 5;
[; ;pic18f26j50.h: 17019: extern volatile __bit SSPIE @ (((unsigned) &PIE1)*8) + 3;
[; ;pic18f26j50.h: 17021: extern volatile __bit SSPIF @ (((unsigned) &PIR1)*8) + 3;
[; ;pic18f26j50.h: 17023: extern volatile __bit SSPIP @ (((unsigned) &IPR1)*8) + 3;
[; ;pic18f26j50.h: 17025: extern volatile __bit __attribute__((__deprecated__)) SSPM0 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f26j50.h: 17027: extern volatile __bit SSPM01 @ (((unsigned) &SSP1CON1)*8) + 0;
[; ;pic18f26j50.h: 17029: extern volatile __bit SSPM02 @ (((unsigned) &SSP2CON1)*8) + 0;
[; ;pic18f26j50.h: 17031: extern volatile __bit __attribute__((__deprecated__)) SSPM1 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f26j50.h: 17033: extern volatile __bit SSPM11 @ (((unsigned) &SSP1CON1)*8) + 1;
[; ;pic18f26j50.h: 17035: extern volatile __bit SSPM12 @ (((unsigned) &SSP2CON1)*8) + 1;
[; ;pic18f26j50.h: 17037: extern volatile __bit __attribute__((__deprecated__)) SSPM2 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f26j50.h: 17039: extern volatile __bit SSPM21 @ (((unsigned) &SSP1CON1)*8) + 2;
[; ;pic18f26j50.h: 17041: extern volatile __bit SSPM22 @ (((unsigned) &SSP2CON1)*8) + 2;
[; ;pic18f26j50.h: 17043: extern volatile __bit __attribute__((__deprecated__)) SSPM3 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f26j50.h: 17045: extern volatile __bit SSPM31 @ (((unsigned) &SSP1CON1)*8) + 3;
[; ;pic18f26j50.h: 17047: extern volatile __bit SSPM32 @ (((unsigned) &SSP2CON1)*8) + 3;
[; ;pic18f26j50.h: 17049: extern volatile __bit __attribute__((__deprecated__)) SSPOV @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f26j50.h: 17051: extern volatile __bit SSPOV1 @ (((unsigned) &SSP1CON1)*8) + 6;
[; ;pic18f26j50.h: 17053: extern volatile __bit SSPOV2 @ (((unsigned) &SSP2CON1)*8) + 6;
[; ;pic18f26j50.h: 17055: extern volatile __bit STALLIE @ (((unsigned) &UIE)*8) + 5;
[; ;pic18f26j50.h: 17057: extern volatile __bit STALLIF @ (((unsigned) &UIR)*8) + 5;
[; ;pic18f26j50.h: 17059: extern volatile __bit START @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j50.h: 17061: extern volatile __bit START1 @ (((unsigned) &SSP1STAT)*8) + 3;
[; ;pic18f26j50.h: 17063: extern volatile __bit START2 @ (((unsigned) &SSP2STAT)*8) + 3;
[; ;pic18f26j50.h: 17065: extern volatile __bit STKFUL @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26j50.h: 17067: extern volatile __bit STKOVF @ (((unsigned) &STKPTR)*8) + 7;
[; ;pic18f26j50.h: 17069: extern volatile __bit STKUNF @ (((unsigned) &STKPTR)*8) + 6;
[; ;pic18f26j50.h: 17071: extern volatile __bit STOP @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j50.h: 17073: extern volatile __bit STOP1 @ (((unsigned) &SSP1STAT)*8) + 4;
[; ;pic18f26j50.h: 17075: extern volatile __bit STOP2 @ (((unsigned) &SSP2STAT)*8) + 4;
[; ;pic18f26j50.h: 17077: extern volatile __bit __attribute__((__deprecated__)) STRA @ (((unsigned) &PSTR1CON)*8) + 0;
[; ;pic18f26j50.h: 17079: extern volatile __bit STRA2 @ (((unsigned) &PSTR2CON)*8) + 0;
[; ;pic18f26j50.h: 17081: extern volatile __bit __attribute__((__deprecated__)) STRB @ (((unsigned) &PSTR1CON)*8) + 1;
[; ;pic18f26j50.h: 17083: extern volatile __bit STRB2 @ (((unsigned) &PSTR2CON)*8) + 1;
[; ;pic18f26j50.h: 17085: extern volatile __bit __attribute__((__deprecated__)) STRC @ (((unsigned) &PSTR1CON)*8) + 2;
[; ;pic18f26j50.h: 17087: extern volatile __bit STRC2 @ (((unsigned) &PSTR2CON)*8) + 2;
[; ;pic18f26j50.h: 17089: extern volatile __bit __attribute__((__deprecated__)) STRD @ (((unsigned) &PSTR1CON)*8) + 3;
[; ;pic18f26j50.h: 17091: extern volatile __bit STRD2 @ (((unsigned) &PSTR2CON)*8) + 3;
[; ;pic18f26j50.h: 17093: extern volatile __bit __attribute__((__deprecated__)) STRSYNC @ (((unsigned) &PSTR1CON)*8) + 4;
[; ;pic18f26j50.h: 17095: extern volatile __bit STRSYNC2 @ (((unsigned) &PSTR2CON)*8) + 4;
[; ;pic18f26j50.h: 17097: extern volatile __bit SUSPND @ (((unsigned) &UCON)*8) + 1;
[; ;pic18f26j50.h: 17099: extern volatile __bit SWDTE @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26j50.h: 17101: extern volatile __bit SWDTEN @ (((unsigned) &WDTCON)*8) + 0;
[; ;pic18f26j50.h: 17103: extern volatile __bit __attribute__((__deprecated__)) SYNC @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f26j50.h: 17105: extern volatile __bit SYNC1 @ (((unsigned) &TXSTA1)*8) + 4;
[; ;pic18f26j50.h: 17107: extern volatile __bit SYNC2 @ (((unsigned) &TXSTA2)*8) + 4;
[; ;pic18f26j50.h: 17109: extern volatile __bit T08BIT @ (((unsigned) &T0CON)*8) + 6;
[; ;pic18f26j50.h: 17111: extern volatile __bit T0CS @ (((unsigned) &T0CON)*8) + 5;
[; ;pic18f26j50.h: 17113: extern volatile __bit T0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26j50.h: 17115: extern volatile __bit T0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26j50.h: 17117: extern volatile __bit T0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26j50.h: 17119: extern volatile __bit T0PS0 @ (((unsigned) &T0CON)*8) + 0;
[; ;pic18f26j50.h: 17121: extern volatile __bit T0PS1 @ (((unsigned) &T0CON)*8) + 1;
[; ;pic18f26j50.h: 17123: extern volatile __bit T0PS2 @ (((unsigned) &T0CON)*8) + 2;
[; ;pic18f26j50.h: 17125: extern volatile __bit T0SE @ (((unsigned) &T0CON)*8) + 4;
[; ;pic18f26j50.h: 17127: extern volatile __bit T1CK @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j50.h: 17129: extern volatile __bit T1CKPS0 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f26j50.h: 17131: extern volatile __bit T1CKPS01 @ (((unsigned) &T1CON)*8) + 4;
[; ;pic18f26j50.h: 17133: extern volatile __bit T1CKPS1 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f26j50.h: 17135: extern volatile __bit T1CKPS11 @ (((unsigned) &T1CON)*8) + 5;
[; ;pic18f26j50.h: 17137: extern volatile __bit T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j50.h: 17139: extern volatile __bit T1GGO @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j50.h: 17141: extern volatile __bit T1GGO_T1DONE @ (((unsigned) &T1GCON)*8) + 3;
[; ;pic18f26j50.h: 17143: extern volatile __bit T1GPOL @ (((unsigned) &T1GCON)*8) + 6;
[; ;pic18f26j50.h: 17145: extern volatile __bit T1GSPM @ (((unsigned) &T1GCON)*8) + 4;
[; ;pic18f26j50.h: 17147: extern volatile __bit T1GSS0 @ (((unsigned) &T1GCON)*8) + 0;
[; ;pic18f26j50.h: 17149: extern volatile __bit T1GSS1 @ (((unsigned) &T1GCON)*8) + 1;
[; ;pic18f26j50.h: 17151: extern volatile __bit T1GTM @ (((unsigned) &T1GCON)*8) + 5;
[; ;pic18f26j50.h: 17153: extern volatile __bit T1GVAL @ (((unsigned) &T1GCON)*8) + 2;
[; ;pic18f26j50.h: 17155: extern volatile __bit T1OSCEN @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26j50.h: 17157: extern volatile __bit T1OSCEN1 @ (((unsigned) &T1CON)*8) + 3;
[; ;pic18f26j50.h: 17159: extern volatile __bit T1OSI @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 17161: extern volatile __bit T1OSO @ (((unsigned) &PORTC)*8) + 0;
[; ;pic18f26j50.h: 17163: extern volatile __bit T1RD16 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26j50.h: 17165: extern volatile __bit T1RUN @ (((unsigned) &TCLKCON)*8) + 4;
[; ;pic18f26j50.h: 17167: extern volatile __bit T1SYNC @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26j50.h: 17169: extern volatile __bit T1SYNC1 @ (((unsigned) &T1CON)*8) + 2;
[; ;pic18f26j50.h: 17171: extern volatile __bit T2CKPS0 @ (((unsigned) &T2CON)*8) + 0;
[; ;pic18f26j50.h: 17173: extern volatile __bit T2CKPS1 @ (((unsigned) &T2CON)*8) + 1;
[; ;pic18f26j50.h: 17175: extern volatile __bit T2OUTPS0 @ (((unsigned) &T2CON)*8) + 3;
[; ;pic18f26j50.h: 17177: extern volatile __bit T2OUTPS1 @ (((unsigned) &T2CON)*8) + 4;
[; ;pic18f26j50.h: 17179: extern volatile __bit T2OUTPS2 @ (((unsigned) &T2CON)*8) + 5;
[; ;pic18f26j50.h: 17181: extern volatile __bit T2OUTPS3 @ (((unsigned) &T2CON)*8) + 6;
[; ;pic18f26j50.h: 17183: extern volatile __bit T3CCP1 @ (((unsigned) &TCLKCON)*8) + 0;
[; ;pic18f26j50.h: 17185: extern volatile __bit T3CCP2 @ (((unsigned) &TCLKCON)*8) + 1;
[; ;pic18f26j50.h: 17187: extern volatile __bit T3CKPS0 @ (((unsigned) &T3CON)*8) + 4;
[; ;pic18f26j50.h: 17189: extern volatile __bit T3CKPS1 @ (((unsigned) &T3CON)*8) + 5;
[; ;pic18f26j50.h: 17191: extern volatile __bit T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j50.h: 17193: extern volatile __bit T3GGO @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j50.h: 17195: extern volatile __bit T3GGO_T3DONE @ (((unsigned) &T3GCON)*8) + 3;
[; ;pic18f26j50.h: 17197: extern volatile __bit T3GPOL @ (((unsigned) &T3GCON)*8) + 6;
[; ;pic18f26j50.h: 17199: extern volatile __bit T3GSPM @ (((unsigned) &T3GCON)*8) + 4;
[; ;pic18f26j50.h: 17201: extern volatile __bit T3GSS0 @ (((unsigned) &T3GCON)*8) + 0;
[; ;pic18f26j50.h: 17203: extern volatile __bit T3GSS1 @ (((unsigned) &T3GCON)*8) + 1;
[; ;pic18f26j50.h: 17205: extern volatile __bit T3GTM @ (((unsigned) &T3GCON)*8) + 5;
[; ;pic18f26j50.h: 17207: extern volatile __bit T3GVAL @ (((unsigned) &T3GCON)*8) + 2;
[; ;pic18f26j50.h: 17209: extern volatile __bit T3RD16 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j50.h: 17211: extern volatile __bit T3SYNC @ (((unsigned) &T3CON)*8) + 2;
[; ;pic18f26j50.h: 17213: extern volatile __bit T4CKPS0 @ (((unsigned) &T4CON)*8) + 0;
[; ;pic18f26j50.h: 17215: extern volatile __bit T4CKPS1 @ (((unsigned) &T4CON)*8) + 1;
[; ;pic18f26j50.h: 17217: extern volatile __bit T4OUTPS0 @ (((unsigned) &T4CON)*8) + 3;
[; ;pic18f26j50.h: 17219: extern volatile __bit T4OUTPS1 @ (((unsigned) &T4CON)*8) + 4;
[; ;pic18f26j50.h: 17221: extern volatile __bit T4OUTPS2 @ (((unsigned) &T4CON)*8) + 5;
[; ;pic18f26j50.h: 17223: extern volatile __bit T4OUTPS3 @ (((unsigned) &T4CON)*8) + 6;
[; ;pic18f26j50.h: 17225: extern volatile __bit TGEN @ (((unsigned) &CTMUCONH)*8) + 4;
[; ;pic18f26j50.h: 17227: extern volatile __bit TMR0IE @ (((unsigned) &INTCON)*8) + 5;
[; ;pic18f26j50.h: 17229: extern volatile __bit TMR0IF @ (((unsigned) &INTCON)*8) + 2;
[; ;pic18f26j50.h: 17231: extern volatile __bit TMR0IP @ (((unsigned) &INTCON2)*8) + 2;
[; ;pic18f26j50.h: 17233: extern volatile __bit TMR0ON @ (((unsigned) &T0CON)*8) + 7;
[; ;pic18f26j50.h: 17235: extern volatile __bit TMR1CS0 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f26j50.h: 17237: extern volatile __bit TMR1CS01 @ (((unsigned) &T1CON)*8) + 6;
[; ;pic18f26j50.h: 17239: extern volatile __bit TMR1CS1 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26j50.h: 17241: extern volatile __bit TMR1CS11 @ (((unsigned) &T1CON)*8) + 7;
[; ;pic18f26j50.h: 17243: extern volatile __bit TMR1GE @ (((unsigned) &T1GCON)*8) + 7;
[; ;pic18f26j50.h: 17245: extern volatile __bit TMR1IE @ (((unsigned) &PIE1)*8) + 0;
[; ;pic18f26j50.h: 17247: extern volatile __bit TMR1IF @ (((unsigned) &PIR1)*8) + 0;
[; ;pic18f26j50.h: 17249: extern volatile __bit TMR1IP @ (((unsigned) &IPR1)*8) + 0;
[; ;pic18f26j50.h: 17251: extern volatile __bit TMR1ON @ (((unsigned) &T1CON)*8) + 0;
[; ;pic18f26j50.h: 17253: extern volatile __bit TMR2IE @ (((unsigned) &PIE1)*8) + 1;
[; ;pic18f26j50.h: 17255: extern volatile __bit TMR2IF @ (((unsigned) &PIR1)*8) + 1;
[; ;pic18f26j50.h: 17257: extern volatile __bit TMR2IP @ (((unsigned) &IPR1)*8) + 1;
[; ;pic18f26j50.h: 17259: extern volatile __bit TMR2ON @ (((unsigned) &T2CON)*8) + 2;
[; ;pic18f26j50.h: 17261: extern volatile __bit TMR3CS0 @ (((unsigned) &T3CON)*8) + 6;
[; ;pic18f26j50.h: 17263: extern volatile __bit TMR3CS1 @ (((unsigned) &T3CON)*8) + 7;
[; ;pic18f26j50.h: 17265: extern volatile __bit TMR3GE @ (((unsigned) &T3GCON)*8) + 7;
[; ;pic18f26j50.h: 17267: extern volatile __bit TMR3GIE @ (((unsigned) &PIE3)*8) + 1;
[; ;pic18f26j50.h: 17269: extern volatile __bit TMR3GIF @ (((unsigned) &PIR3)*8) + 1;
[; ;pic18f26j50.h: 17271: extern volatile __bit TMR3GIP @ (((unsigned) &IPR3)*8) + 1;
[; ;pic18f26j50.h: 17273: extern volatile __bit TMR3IE @ (((unsigned) &PIE2)*8) + 1;
[; ;pic18f26j50.h: 17275: extern volatile __bit TMR3IF @ (((unsigned) &PIR2)*8) + 1;
[; ;pic18f26j50.h: 17277: extern volatile __bit TMR3IP @ (((unsigned) &IPR2)*8) + 1;
[; ;pic18f26j50.h: 17279: extern volatile __bit TMR3ON @ (((unsigned) &T3CON)*8) + 0;
[; ;pic18f26j50.h: 17281: extern volatile __bit TMR4IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26j50.h: 17283: extern volatile __bit TMR4IF @ (((unsigned) &PIR3)*8) + 3;
[; ;pic18f26j50.h: 17285: extern volatile __bit TMR4IP @ (((unsigned) &IPR3)*8) + 3;
[; ;pic18f26j50.h: 17287: extern volatile __bit TMR4ON @ (((unsigned) &T4CON)*8) + 2;
[; ;pic18f26j50.h: 17289: extern volatile __bit TO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j50.h: 17291: extern volatile __bit TRISA0 @ (((unsigned) &TRISA)*8) + 0;
[; ;pic18f26j50.h: 17293: extern volatile __bit TRISA1 @ (((unsigned) &TRISA)*8) + 1;
[; ;pic18f26j50.h: 17295: extern volatile __bit TRISA2 @ (((unsigned) &TRISA)*8) + 2;
[; ;pic18f26j50.h: 17297: extern volatile __bit TRISA3 @ (((unsigned) &TRISA)*8) + 3;
[; ;pic18f26j50.h: 17299: extern volatile __bit TRISA5 @ (((unsigned) &TRISA)*8) + 5;
[; ;pic18f26j50.h: 17301: extern volatile __bit TRISA6 @ (((unsigned) &TRISA)*8) + 6;
[; ;pic18f26j50.h: 17303: extern volatile __bit TRISA7 @ (((unsigned) &TRISA)*8) + 7;
[; ;pic18f26j50.h: 17305: extern volatile __bit TRISB0 @ (((unsigned) &TRISB)*8) + 0;
[; ;pic18f26j50.h: 17307: extern volatile __bit TRISB1 @ (((unsigned) &TRISB)*8) + 1;
[; ;pic18f26j50.h: 17309: extern volatile __bit TRISB2 @ (((unsigned) &TRISB)*8) + 2;
[; ;pic18f26j50.h: 17311: extern volatile __bit TRISB3 @ (((unsigned) &TRISB)*8) + 3;
[; ;pic18f26j50.h: 17313: extern volatile __bit TRISB4 @ (((unsigned) &TRISB)*8) + 4;
[; ;pic18f26j50.h: 17315: extern volatile __bit TRISB5 @ (((unsigned) &TRISB)*8) + 5;
[; ;pic18f26j50.h: 17317: extern volatile __bit TRISB6 @ (((unsigned) &TRISB)*8) + 6;
[; ;pic18f26j50.h: 17319: extern volatile __bit TRISB7 @ (((unsigned) &TRISB)*8) + 7;
[; ;pic18f26j50.h: 17321: extern volatile __bit TRISC0 @ (((unsigned) &TRISC)*8) + 0;
[; ;pic18f26j50.h: 17323: extern volatile __bit TRISC1 @ (((unsigned) &TRISC)*8) + 1;
[; ;pic18f26j50.h: 17325: extern volatile __bit TRISC2 @ (((unsigned) &TRISC)*8) + 2;
[; ;pic18f26j50.h: 17327: extern volatile __bit TRISC3 @ (((unsigned) &TRISC)*8) + 3;
[; ;pic18f26j50.h: 17329: extern volatile __bit TRISC4 @ (((unsigned) &TRISC)*8) + 4;
[; ;pic18f26j50.h: 17331: extern volatile __bit TRISC5 @ (((unsigned) &TRISC)*8) + 5;
[; ;pic18f26j50.h: 17333: extern volatile __bit TRISC6 @ (((unsigned) &TRISC)*8) + 6;
[; ;pic18f26j50.h: 17335: extern volatile __bit TRISC7 @ (((unsigned) &TRISC)*8) + 7;
[; ;pic18f26j50.h: 17337: extern volatile __bit __attribute__((__deprecated__)) TRMT @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f26j50.h: 17339: extern volatile __bit TRMT1 @ (((unsigned) &TXSTA1)*8) + 1;
[; ;pic18f26j50.h: 17341: extern volatile __bit TRMT2 @ (((unsigned) &TXSTA2)*8) + 1;
[; ;pic18f26j50.h: 17343: extern volatile __bit TRNIE @ (((unsigned) &UIE)*8) + 3;
[; ;pic18f26j50.h: 17345: extern volatile __bit TRNIF @ (((unsigned) &UIR)*8) + 3;
[; ;pic18f26j50.h: 17347: extern volatile __bit TUN0 @ (((unsigned) &OSCTUNE)*8) + 0;
[; ;pic18f26j50.h: 17349: extern volatile __bit TUN1 @ (((unsigned) &OSCTUNE)*8) + 1;
[; ;pic18f26j50.h: 17351: extern volatile __bit TUN2 @ (((unsigned) &OSCTUNE)*8) + 2;
[; ;pic18f26j50.h: 17353: extern volatile __bit TUN3 @ (((unsigned) &OSCTUNE)*8) + 3;
[; ;pic18f26j50.h: 17355: extern volatile __bit TUN4 @ (((unsigned) &OSCTUNE)*8) + 4;
[; ;pic18f26j50.h: 17357: extern volatile __bit TUN5 @ (((unsigned) &OSCTUNE)*8) + 5;
[; ;pic18f26j50.h: 17359: extern volatile __bit TX1 @ (((unsigned) &PORTC)*8) + 6;
[; ;pic18f26j50.h: 17361: extern volatile __bit TX1IE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26j50.h: 17363: extern volatile __bit TX1IF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26j50.h: 17365: extern volatile __bit TX1IP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26j50.h: 17367: extern volatile __bit TX2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j50.h: 17369: extern volatile __bit TX2IF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26j50.h: 17371: extern volatile __bit TX2IP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26j50.h: 17373: extern volatile __bit TX8_9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j50.h: 17375: extern volatile __bit TX8_92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26j50.h: 17377: extern volatile __bit __attribute__((__deprecated__)) TX9 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j50.h: 17379: extern volatile __bit TX91 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j50.h: 17381: extern volatile __bit TX92 @ (((unsigned) &TXSTA2)*8) + 6;
[; ;pic18f26j50.h: 17383: extern volatile __bit __attribute__((__deprecated__)) TX9D @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26j50.h: 17385: extern volatile __bit TX9D1 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26j50.h: 17387: extern volatile __bit TX9D2 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26j50.h: 17389: extern volatile __bit TXB0IE @ (((unsigned) &PIE3)*8) + 2;
[; ;pic18f26j50.h: 17391: extern volatile __bit TXB1IE @ (((unsigned) &PIE3)*8) + 3;
[; ;pic18f26j50.h: 17393: extern volatile __bit TXB2IE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j50.h: 17395: extern volatile __bit TXBNIE @ (((unsigned) &PIE3)*8) + 4;
[; ;pic18f26j50.h: 17397: extern volatile __bit TXBNIF @ (((unsigned) &PIR3)*8) + 4;
[; ;pic18f26j50.h: 17399: extern volatile __bit TXBNIP @ (((unsigned) &IPR3)*8) + 4;
[; ;pic18f26j50.h: 17401: extern volatile __bit __attribute__((__deprecated__)) TXCKP @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j50.h: 17403: extern volatile __bit TXCKP1 @ (((unsigned) &BAUDCON1)*8) + 4;
[; ;pic18f26j50.h: 17405: extern volatile __bit TXCKP2 @ (((unsigned) &BAUDCON2)*8) + 4;
[; ;pic18f26j50.h: 17407: extern volatile __bit TXD8 @ (((unsigned) &TXSTA1)*8) + 0;
[; ;pic18f26j50.h: 17409: extern volatile __bit TXD82 @ (((unsigned) &TXSTA2)*8) + 0;
[; ;pic18f26j50.h: 17411: extern volatile __bit __attribute__((__deprecated__)) TXEN @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f26j50.h: 17413: extern volatile __bit TXEN1 @ (((unsigned) &TXSTA1)*8) + 5;
[; ;pic18f26j50.h: 17415: extern volatile __bit TXEN2 @ (((unsigned) &TXSTA2)*8) + 5;
[; ;pic18f26j50.h: 17417: extern volatile __bit TXIE @ (((unsigned) &PIE1)*8) + 4;
[; ;pic18f26j50.h: 17419: extern volatile __bit TXIF @ (((unsigned) &PIR1)*8) + 4;
[; ;pic18f26j50.h: 17421: extern volatile __bit TXINC @ (((unsigned) &DMACON1)*8) + 5;
[; ;pic18f26j50.h: 17423: extern volatile __bit TXIP @ (((unsigned) &IPR1)*8) + 4;
[; ;pic18f26j50.h: 17425: extern volatile __bit U1OD @ (((unsigned) &ODCON2)*8) + 0;
[; ;pic18f26j50.h: 17427: extern volatile __bit U2OD @ (((unsigned) &ODCON2)*8) + 1;
[; ;pic18f26j50.h: 17429: extern volatile __bit __attribute__((__deprecated__)) UA @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f26j50.h: 17431: extern volatile __bit UA1 @ (((unsigned) &SSP1STAT)*8) + 1;
[; ;pic18f26j50.h: 17433: extern volatile __bit UA2 @ (((unsigned) &SSP2STAT)*8) + 1;
[; ;pic18f26j50.h: 17435: extern volatile __bit UERRIE @ (((unsigned) &UIE)*8) + 1;
[; ;pic18f26j50.h: 17437: extern volatile __bit UERRIF @ (((unsigned) &UIR)*8) + 1;
[; ;pic18f26j50.h: 17439: extern volatile __bit ULPEN @ (((unsigned) &WDTCON)*8) + 2;
[; ;pic18f26j50.h: 17441: extern volatile __bit ULPLVL @ (((unsigned) &WDTCON)*8) + 5;
[; ;pic18f26j50.h: 17443: extern volatile __bit ULPSINK @ (((unsigned) &WDTCON)*8) + 1;
[; ;pic18f26j50.h: 17445: extern volatile __bit ULPWDIS @ (((unsigned) &DSCONL)*8) + 2;
[; ;pic18f26j50.h: 17447: extern volatile __bit ULPWU @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 17449: extern volatile __bit ULPWUIN @ (((unsigned) &PORTA)*8) + 0;
[; ;pic18f26j50.h: 17451: extern volatile __bit UOEMON @ (((unsigned) &UCFG)*8) + 6;
[; ;pic18f26j50.h: 17453: extern volatile __bit UPP0 @ (((unsigned) &UCFG)*8) + 0;
[; ;pic18f26j50.h: 17455: extern volatile __bit UPP1 @ (((unsigned) &UCFG)*8) + 1;
[; ;pic18f26j50.h: 17457: extern volatile __bit UPUEN @ (((unsigned) &UCFG)*8) + 4;
[; ;pic18f26j50.h: 17459: extern volatile __bit URSTIE @ (((unsigned) &UIE)*8) + 0;
[; ;pic18f26j50.h: 17461: extern volatile __bit URSTIF @ (((unsigned) &UIR)*8) + 0;
[; ;pic18f26j50.h: 17463: extern volatile __bit USBEN @ (((unsigned) &UCON)*8) + 3;
[; ;pic18f26j50.h: 17465: extern volatile __bit USBIE @ (((unsigned) &PIE2)*8) + 4;
[; ;pic18f26j50.h: 17467: extern volatile __bit USBIF @ (((unsigned) &PIR2)*8) + 4;
[; ;pic18f26j50.h: 17469: extern volatile __bit USBIP @ (((unsigned) &IPR2)*8) + 4;
[; ;pic18f26j50.h: 17471: extern volatile __bit UTEYE @ (((unsigned) &UCFG)*8) + 7;
[; ;pic18f26j50.h: 17473: extern volatile __bit UTRDIS @ (((unsigned) &UCFG)*8) + 3;
[; ;pic18f26j50.h: 17475: extern volatile __bit VBG2EN @ (((unsigned) &ANCON1)*8) + 6;
[; ;pic18f26j50.h: 17477: extern volatile __bit VBGEN @ (((unsigned) &ANCON1)*8) + 7;
[; ;pic18f26j50.h: 17479: extern volatile __bit VCFG0 @ (((unsigned) &ADCON0)*8) + 6;
[; ;pic18f26j50.h: 17481: extern volatile __bit VCFG01 @ (((unsigned) &ADCON1)*8) + 4;
[; ;pic18f26j50.h: 17483: extern volatile __bit VCFG1 @ (((unsigned) &ADCON0)*8) + 7;
[; ;pic18f26j50.h: 17485: extern volatile __bit VCFG11 @ (((unsigned) &ADCON1)*8) + 5;
[; ;pic18f26j50.h: 17487: extern volatile __bit VDIRMAG @ (((unsigned) &HLVDCON)*8) + 7;
[; ;pic18f26j50.h: 17489: extern volatile __bit VM @ (((unsigned) &PORTC)*8) + 4;
[; ;pic18f26j50.h: 17491: extern volatile __bit VMO @ (((unsigned) &PORTB)*8) + 2;
[; ;pic18f26j50.h: 17493: extern volatile __bit VP @ (((unsigned) &PORTC)*8) + 5;
[; ;pic18f26j50.h: 17495: extern volatile __bit VPO @ (((unsigned) &PORTB)*8) + 3;
[; ;pic18f26j50.h: 17497: extern volatile __bit VREF_MINUS @ (((unsigned) &PORTA)*8) + 2;
[; ;pic18f26j50.h: 17499: extern volatile __bit VREF_PLUS @ (((unsigned) &PORTA)*8) + 3;
[; ;pic18f26j50.h: 17501: extern volatile __bit W4E @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26j50.h: 17503: extern volatile __bit WAITB0 @ (((unsigned) &RTCVALH)*8) + 6;
[; ;pic18f26j50.h: 17505: extern volatile __bit WAITB1 @ (((unsigned) &RTCVALH)*8) + 7;
[; ;pic18f26j50.h: 17507: extern volatile __bit WAITE0 @ (((unsigned) &RTCVALH)*8) + 0;
[; ;pic18f26j50.h: 17509: extern volatile __bit WAITE1 @ (((unsigned) &RTCVALH)*8) + 1;
[; ;pic18f26j50.h: 17511: extern volatile __bit WAITM0 @ (((unsigned) &RTCVALH)*8) + 2;
[; ;pic18f26j50.h: 17513: extern volatile __bit WAITM1 @ (((unsigned) &RTCVALH)*8) + 3;
[; ;pic18f26j50.h: 17515: extern volatile __bit WAITM2 @ (((unsigned) &RTCVALH)*8) + 4;
[; ;pic18f26j50.h: 17517: extern volatile __bit WAITM3 @ (((unsigned) &RTCVALH)*8) + 5;
[; ;pic18f26j50.h: 17519: extern volatile __bit __attribute__((__deprecated__)) WCOL @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f26j50.h: 17521: extern volatile __bit WCOL1 @ (((unsigned) &SSP1CON1)*8) + 7;
[; ;pic18f26j50.h: 17523: extern volatile __bit WCOL2 @ (((unsigned) &SSP2CON1)*8) + 7;
[; ;pic18f26j50.h: 17525: extern volatile __bit WPROG @ (((unsigned) &EECON1)*8) + 5;
[; ;pic18f26j50.h: 17527: extern volatile __bit WR @ (((unsigned) &EECON1)*8) + 1;
[; ;pic18f26j50.h: 17529: extern volatile __bit WREN @ (((unsigned) &EECON1)*8) + 2;
[; ;pic18f26j50.h: 17531: extern volatile __bit WRERR @ (((unsigned) &EECON1)*8) + 3;
[; ;pic18f26j50.h: 17533: extern volatile __bit __attribute__((__deprecated__)) WUE @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26j50.h: 17535: extern volatile __bit WUE1 @ (((unsigned) &BAUDCON1)*8) + 1;
[; ;pic18f26j50.h: 17537: extern volatile __bit WUE2 @ (((unsigned) &BAUDCON2)*8) + 1;
[; ;pic18f26j50.h: 17539: extern volatile __bit ZERO @ (((unsigned) &STATUS)*8) + 2;
[; ;pic18f26j50.h: 17541: extern volatile __bit nA @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 17543: extern volatile __bit nA1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 17545: extern volatile __bit nA2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 17547: extern volatile __bit nADDRESS @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 17549: extern volatile __bit nADDRESS1 @ (((unsigned) &SSP1STAT)*8) + 5;
[; ;pic18f26j50.h: 17551: extern volatile __bit nADDRESS2 @ (((unsigned) &SSP2STAT)*8) + 5;
[; ;pic18f26j50.h: 17553: extern volatile __bit nBOR @ (((unsigned) &RCON)*8) + 0;
[; ;pic18f26j50.h: 17555: extern volatile __bit nCM @ (((unsigned) &RCON)*8) + 5;
[; ;pic18f26j50.h: 17557: extern volatile __bit nDONE @ (((unsigned) &ADCON0)*8) + 1;
[; ;pic18f26j50.h: 17559: extern volatile __bit nPD @ (((unsigned) &RCON)*8) + 2;
[; ;pic18f26j50.h: 17561: extern volatile __bit nPOR @ (((unsigned) &RCON)*8) + 1;
[; ;pic18f26j50.h: 17563: extern volatile __bit nRBPU @ (((unsigned) &INTCON2)*8) + 7;
[; ;pic18f26j50.h: 17565: extern volatile __bit nRC8 @ (((unsigned) &RCSTA1)*8) + 6;
[; ;pic18f26j50.h: 17567: extern volatile __bit nRI @ (((unsigned) &RCON)*8) + 4;
[; ;pic18f26j50.h: 17569: extern volatile __bit nSS1 @ (((unsigned) &PORTA)*8) + 5;
[; ;pic18f26j50.h: 17571: extern volatile __bit nTO @ (((unsigned) &RCON)*8) + 3;
[; ;pic18f26j50.h: 17573: extern volatile __bit nTX8 @ (((unsigned) &TXSTA1)*8) + 6;
[; ;pic18f26j50.h: 17575: extern volatile __bit nUOE @ (((unsigned) &PORTC)*8) + 1;
[; ;pic18f26j50.h: 17577: extern volatile __bit nW @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 17579: extern volatile __bit nW1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 17581: extern volatile __bit nW2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;pic18f26j50.h: 17583: extern volatile __bit nWRITE @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 17585: extern volatile __bit nWRITE1 @ (((unsigned) &SSP1STAT)*8) + 2;
[; ;pic18f26j50.h: 17587: extern volatile __bit nWRITE2 @ (((unsigned) &SSP2STAT)*8) + 2;
[; ;adc.h: 1976: union ADCResult
[; ;adc.h: 1977: {
[; ;adc.h: 1978: int lr;
[; ;adc.h: 1979: char br[2];
[; ;adc.h: 1980: };
[; ;adc.h: 1982: char BusyADC (void);
[; ;adc.h: 1984: void ConvertADC (void);
[; ;adc.h: 1986: void CloseADC(void);
[; ;adc.h: 1994: int ReadADC(void);
[; ;adc.h: 2027: void OpenADC ( unsigned char ,
[; ;adc.h: 2028: unsigned char ,
[; ;adc.h: 2029: unsigned int );
[; ;adc.h: 2052: void SetChanADC(unsigned char );
[; ;adc.h: 2068: void SelChanConvADC( unsigned char );
[; ;ancomp.h: 202: void Close_ancomp1( void );
[; ;ancomp.h: 203: void Open_ancomp1(unsigned char config);
[; ;ancomp.h: 204: void Close_ancomp2( void );
[; ;ancomp.h: 205: void Open_ancomp2(unsigned char config);
[; ;spi.h: 236: void OpenSPI1( unsigned char sync_mode,
[; ;spi.h: 237: unsigned char bus_mode,
[; ;spi.h: 238: unsigned char smp_phase );
[; ;spi.h: 240: unsigned char WriteSPI1( unsigned char data_out );
[; ;spi.h: 242: void getsSPI1( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 244: void putsSPI1( unsigned char *wrptr );
[; ;spi.h: 246: unsigned char ReadSPI1( void );
[; ;spi.h: 441: void OpenSPI2( unsigned char sync_mode,
[; ;spi.h: 442: unsigned char bus_mode,
[; ;spi.h: 443: unsigned char smp_phase );
[; ;spi.h: 445: unsigned char WriteSPI2( unsigned char data_out );
[; ;spi.h: 447: void getsSPI2( unsigned char *rdptr, unsigned char length );
[; ;spi.h: 449: void putsSPI2( unsigned char *wrptr );
[; ;spi.h: 451: unsigned char ReadSPI2( void );
[; ;can2510.h: 414: void CAN2510Initialize(  unsigned int configuration,
[; ;can2510.h: 415: unsigned char brp,
[; ;can2510.h: 416: unsigned char interruptFlags,
[; ;can2510.h: 417: unsigned char SPI_syncMode,
[; ;can2510.h: 418: unsigned char SPI_busMode,
[; ;can2510.h: 419: unsigned char SPI_smpPhase );
[; ;can2510.h: 421: unsigned char CAN2510Init(  unsigned long BufferConfig,
[; ;can2510.h: 422: unsigned long BitTimeConfig,
[; ;can2510.h: 423: unsigned char interruptEnables,
[; ;can2510.h: 424: unsigned char SPI_syncMode,
[; ;can2510.h: 425: unsigned char SPI_busMode,
[; ;can2510.h: 426: unsigned char SPI_smpPhase );
[; ;can2510.h: 428: void CAN2510Enable( void );
[; ;can2510.h: 430: void CAN2510Disable( void );
[; ;can2510.h: 432: void CAN2510Reset( void );
[; ;can2510.h: 434: void CAN2510SetMode(  unsigned char mode );
[; ;can2510.h: 436: unsigned char CAN2510ReadMode( void );
[; ;can2510.h: 438: unsigned char CAN2510ReadStatus( void );
[; ;can2510.h: 440: unsigned char CAN2510ErrorState( void );
[; ;can2510.h: 442: unsigned char CAN2510InterruptStatus( void );
[; ;can2510.h: 444: void CAN2510InterruptEnable( unsigned char interruptFlags );
[; ;can2510.h: 446: unsigned char CAN2510ByteRead(  unsigned char addr );
[; ;can2510.h: 448: void CAN2510ByteWrite(  unsigned char addr,  unsigned char value );
[; ;can2510.h: 450: void CAN2510SequentialRead(  unsigned char *DataArray,
[; ;can2510.h: 451: unsigned char CAN2510addr,
[; ;can2510.h: 452: unsigned char numbytes );
[; ;can2510.h: 454: void CAN2510SequentialWrite(  unsigned char *DataArray,
[; ;can2510.h: 455: unsigned char CAN2510addr,
[; ;can2510.h: 456: unsigned char numbytes );
[; ;can2510.h: 458: void CAN2510BitModify(  unsigned char address,
[; ;can2510.h: 459: unsigned char mask,
[; ;can2510.h: 460: unsigned char data );
[; ;can2510.h: 462: void CAN2510SetSingleMaskStd(  unsigned char maskNum,  unsigned int mask );
[; ;can2510.h: 464: void CAN2510SetSingleMaskXtd(  unsigned char maskNum,  unsigned long mask );
[; ;can2510.h: 466: void CAN2510SetSingleFilterStd(  unsigned char filterNum,  unsigned int filter );
[; ;can2510.h: 468: void CAN2510SetSingleFilterXtd(  unsigned char filterNum,  unsigned long filter );
[; ;can2510.h: 470: unsigned char CAN2510SetMsgFilterStd(  unsigned char bufferNum,
[; ;can2510.h: 471: unsigned int mask,
[; ;can2510.h: 472: unsigned int *filters );
[; ;can2510.h: 474: unsigned char CAN2510SetMsgFilterXtd(  unsigned char bufferNum,
[; ;can2510.h: 475: unsigned long mask,
[; ;can2510.h: 476: unsigned long *filters );
[; ;can2510.h: 478: unsigned char CAN2510WriteStd(  unsigned int msgId,
[; ;can2510.h: 479: unsigned char msgPriority,
[; ;can2510.h: 480: unsigned char numBytes,
[; ;can2510.h: 481: unsigned char *data );
[; ;can2510.h: 483: unsigned char CAN2510WriteXtd(  unsigned long msgId,
[; ;can2510.h: 484: unsigned char msgPriority,
[; ;can2510.h: 485: unsigned char numBytes,
[; ;can2510.h: 486: unsigned char *data );
[; ;can2510.h: 488: void CAN2510LoadBufferStd(  unsigned char bufferNum,
[; ;can2510.h: 489: unsigned int msgId,
[; ;can2510.h: 490: unsigned char numBytes,
[; ;can2510.h: 491: unsigned char *data );
[; ;can2510.h: 493: void CAN2510LoadBufferXtd(  unsigned char bufferNum,
[; ;can2510.h: 494: unsigned long msgId,
[; ;can2510.h: 495: unsigned char numBytes,
[; ;can2510.h: 496: unsigned char *data );
[; ;can2510.h: 498: void CAN2510LoadRTRStd(  unsigned char bufferNum,
[; ;can2510.h: 499: unsigned int msgId,
[; ;can2510.h: 500: unsigned char numBytes );
[; ;can2510.h: 502: void CAN2510LoadRTRXtd(  unsigned char bufferNum,
[; ;can2510.h: 503: unsigned long msgId,
[; ;can2510.h: 504: unsigned char numBytes );
[; ;can2510.h: 506: void CAN2510SetBufferPriority(  unsigned char bufferNum,
[; ;can2510.h: 507: unsigned char bufferPriority );
[; ;can2510.h: 509: void CAN2510SendBuffer(  unsigned char bufferNumber );
[; ;can2510.h: 511: unsigned char CAN2510WriteBuffer(  unsigned char bufferNum );
[; ;can2510.h: 513: unsigned char CAN2510DataReady(  unsigned char bufferNum );
[; ;can2510.h: 515: unsigned char CAN2510DataRead(  unsigned char bufferNum,
[; ;can2510.h: 516: unsigned long *msgId,
[; ;can2510.h: 517: unsigned char *numBytes,
[; ;can2510.h: 518: unsigned char *data );
[; ;capture.h: 64: union capstatus
[; ;capture.h: 65: {
[; ;capture.h: 73: struct
[; ;capture.h: 74: {
[; ;capture.h: 77: unsigned Cap1OVF:1;
[; ;capture.h: 82: unsigned Cap2OVF:1;
[; ;capture.h: 115: };
[; ;capture.h: 117: unsigned :8;
[; ;capture.h: 119: };
[; ;capture.h: 121: extern union capstatus CapStatus;
[; ;capture.h: 123: union CapResult
[; ;capture.h: 124: {
[; ;capture.h: 125: unsigned int lc;
[; ;capture.h: 126: char bc[2];
[; ;capture.h: 127: };
[; ;capture.h: 454: void OpenCapture1 ( unsigned char config);
[; ;capture.h: 455: unsigned int ReadCapture1 (void);
[; ;capture.h: 456: void CloseCapture1 (void);
[; ;capture.h: 464: void OpenCapture2 ( unsigned char config);
[; ;capture.h: 465: unsigned int ReadCapture2 (void);
[; ;capture.h: 466: void CloseCapture2 (void);
[; ;compare.h: 365: void OpenCompare1(unsigned char config,unsigned int period);
[; ;compare.h: 366: void CloseCompare1(void);
[; ;compare.h: 372: void OpenCompare2(unsigned char config, unsigned int period);
[; ;compare.h: 373: void CloseCompare2(void);
[; ;ctmu.h: 364: void OpenCTMU(unsigned char config1,unsigned char config2,unsigned char config3);
[; ;ctmu.h: 369: void CurrentControlCTMU(unsigned char config);
[; ;ctmu.h: 370: void CloseCTMU(void);
[; ;dpslp.h: 45: typedef union
[; ;dpslp.h: 46: {
[; ;dpslp.h: 47: struct
[; ;dpslp.h: 48: {
[; ;dpslp.h: 49: unsigned char DS_POR:1;
[; ;dpslp.h: 50: unsigned char DS_MCLR:1;
[; ;dpslp.h: 51: unsigned char DS_RTC:1;
[; ;dpslp.h: 52: unsigned char DS_WDT:1;
[; ;dpslp.h: 53: unsigned char DS_FLT:1;
[; ;dpslp.h: 54: unsigned char DS_INT0:1;
[; ;dpslp.h: 55: unsigned char DS_BOR:1;
[; ;dpslp.h: 56: unsigned char DS_ULP:1;
[; ;dpslp.h: 57: }WK_SRC;
[; ;dpslp.h: 59: unsigned char WKSRC;
[; ;dpslp.h: 61: }SRC;
[; ;dpslp.h: 64: typedef struct
[; ;dpslp.h: 65: {
[; ;dpslp.h: 66: unsigned char Reg0;
[; ;dpslp.h: 67: unsigned char Reg1;
[; ;dpslp.h: 68: }CONTEXT;
[; ;dpslp.h: 156: extern void DeepSleepWakeUpSource(SRC* ptr);
[; ;dpslp.h: 157: extern void GotoDeepSleep( unsigned int config);
[; ;dpslp.h: 158: extern unsigned char IsResetFromDeepSleep( void );
[; ;dpslp.h: 159: extern void ReadDSGPR( CONTEXT* ptr );
[; ;dpslp.h: 163: extern void ULPWakeUpEnable( void );
[; ;stddef.h: 2: typedef int ptrdiff_t;
[; ;stddef.h: 3: typedef unsigned size_t;
[; ;stddef.h: 4: typedef unsigned short wchar_t;
[; ;stddef.h: 13: extern int errno;
[; ;GenericTypeDefs.h: 65: typedef enum _BOOL { FALSE = 0, TRUE } BOOL;
[; ;GenericTypeDefs.h: 68: typedef enum _BIT { CLEAR = 0, SET } BIT;
[; ;GenericTypeDefs.h: 75: typedef signed int INT;
[; ;GenericTypeDefs.h: 76: typedef signed char INT8;
[; ;GenericTypeDefs.h: 77: typedef signed short int INT16;
[; ;GenericTypeDefs.h: 78: typedef signed long int INT32;
[; ;GenericTypeDefs.h: 82: typedef signed long long INT64;
[; ;GenericTypeDefs.h: 86: typedef unsigned int UINT;
[; ;GenericTypeDefs.h: 87: typedef unsigned char UINT8;
[; ;GenericTypeDefs.h: 88: typedef unsigned short int UINT16;
[; ;GenericTypeDefs.h: 93: typedef unsigned long int UINT32;
[; ;GenericTypeDefs.h: 96: typedef unsigned long long UINT64;
[; ;GenericTypeDefs.h: 99: typedef union
[; ;GenericTypeDefs.h: 100: {
[; ;GenericTypeDefs.h: 101: UINT8 Val;
[; ;GenericTypeDefs.h: 102: struct
[; ;GenericTypeDefs.h: 103: {
[; ;GenericTypeDefs.h: 104: UINT8 b0:1;
[; ;GenericTypeDefs.h: 105: UINT8 b1:1;
[; ;GenericTypeDefs.h: 106: UINT8 b2:1;
[; ;GenericTypeDefs.h: 107: UINT8 b3:1;
[; ;GenericTypeDefs.h: 108: UINT8 b4:1;
[; ;GenericTypeDefs.h: 109: UINT8 b5:1;
[; ;GenericTypeDefs.h: 110: UINT8 b6:1;
[; ;GenericTypeDefs.h: 111: UINT8 b7:1;
[; ;GenericTypeDefs.h: 112: } bits;
[; ;GenericTypeDefs.h: 113: } UINT8_VAL, UINT8_BITS;
[; ;GenericTypeDefs.h: 115: typedef union
[; ;GenericTypeDefs.h: 116: {
[; ;GenericTypeDefs.h: 117: UINT16 Val;
[; ;GenericTypeDefs.h: 118: UINT8 v[2] ;
[; ;GenericTypeDefs.h: 119: struct 
[; ;GenericTypeDefs.h: 120: {
[; ;GenericTypeDefs.h: 121: UINT8 LB;
[; ;GenericTypeDefs.h: 122: UINT8 HB;
[; ;GenericTypeDefs.h: 123: } byte;
[; ;GenericTypeDefs.h: 124: struct 
[; ;GenericTypeDefs.h: 125: {
[; ;GenericTypeDefs.h: 126: UINT8 b0:1;
[; ;GenericTypeDefs.h: 127: UINT8 b1:1;
[; ;GenericTypeDefs.h: 128: UINT8 b2:1;
[; ;GenericTypeDefs.h: 129: UINT8 b3:1;
[; ;GenericTypeDefs.h: 130: UINT8 b4:1;
[; ;GenericTypeDefs.h: 131: UINT8 b5:1;
[; ;GenericTypeDefs.h: 132: UINT8 b6:1;
[; ;GenericTypeDefs.h: 133: UINT8 b7:1;
[; ;GenericTypeDefs.h: 134: UINT8 b8:1;
[; ;GenericTypeDefs.h: 135: UINT8 b9:1;
[; ;GenericTypeDefs.h: 136: UINT8 b10:1;
[; ;GenericTypeDefs.h: 137: UINT8 b11:1;
[; ;GenericTypeDefs.h: 138: UINT8 b12:1;
[; ;GenericTypeDefs.h: 139: UINT8 b13:1;
[; ;GenericTypeDefs.h: 140: UINT8 b14:1;
[; ;GenericTypeDefs.h: 141: UINT8 b15:1;
[; ;GenericTypeDefs.h: 142: } bits;
[; ;GenericTypeDefs.h: 143: } UINT16_VAL, UINT16_BITS;
[; ;GenericTypeDefs.h: 187: typedef union
[; ;GenericTypeDefs.h: 188: {
[; ;GenericTypeDefs.h: 189: UINT32 Val;
[; ;GenericTypeDefs.h: 190: UINT16 w[2] ;
[; ;GenericTypeDefs.h: 191: UINT8 v[4] ;
[; ;GenericTypeDefs.h: 192: struct 
[; ;GenericTypeDefs.h: 193: {
[; ;GenericTypeDefs.h: 194: UINT16 LW;
[; ;GenericTypeDefs.h: 195: UINT16 HW;
[; ;GenericTypeDefs.h: 196: } word;
[; ;GenericTypeDefs.h: 197: struct 
[; ;GenericTypeDefs.h: 198: {
[; ;GenericTypeDefs.h: 199: UINT8 LB;
[; ;GenericTypeDefs.h: 200: UINT8 HB;
[; ;GenericTypeDefs.h: 201: UINT8 UB;
[; ;GenericTypeDefs.h: 202: UINT8 MB;
[; ;GenericTypeDefs.h: 203: } byte;
[; ;GenericTypeDefs.h: 204: struct 
[; ;GenericTypeDefs.h: 205: {
[; ;GenericTypeDefs.h: 206: UINT16_VAL low;
[; ;GenericTypeDefs.h: 207: UINT16_VAL high;
[; ;GenericTypeDefs.h: 208: }wordUnion;
[; ;GenericTypeDefs.h: 209: struct 
[; ;GenericTypeDefs.h: 210: {
[; ;GenericTypeDefs.h: 211: UINT8 b0:1;
[; ;GenericTypeDefs.h: 212: UINT8 b1:1;
[; ;GenericTypeDefs.h: 213: UINT8 b2:1;
[; ;GenericTypeDefs.h: 214: UINT8 b3:1;
[; ;GenericTypeDefs.h: 215: UINT8 b4:1;
[; ;GenericTypeDefs.h: 216: UINT8 b5:1;
[; ;GenericTypeDefs.h: 217: UINT8 b6:1;
[; ;GenericTypeDefs.h: 218: UINT8 b7:1;
[; ;GenericTypeDefs.h: 219: UINT8 b8:1;
[; ;GenericTypeDefs.h: 220: UINT8 b9:1;
[; ;GenericTypeDefs.h: 221: UINT8 b10:1;
[; ;GenericTypeDefs.h: 222: UINT8 b11:1;
[; ;GenericTypeDefs.h: 223: UINT8 b12:1;
[; ;GenericTypeDefs.h: 224: UINT8 b13:1;
[; ;GenericTypeDefs.h: 225: UINT8 b14:1;
[; ;GenericTypeDefs.h: 226: UINT8 b15:1;
[; ;GenericTypeDefs.h: 227: UINT8 b16:1;
[; ;GenericTypeDefs.h: 228: UINT8 b17:1;
[; ;GenericTypeDefs.h: 229: UINT8 b18:1;
[; ;GenericTypeDefs.h: 230: UINT8 b19:1;
[; ;GenericTypeDefs.h: 231: UINT8 b20:1;
[; ;GenericTypeDefs.h: 232: UINT8 b21:1;
[; ;GenericTypeDefs.h: 233: UINT8 b22:1;
[; ;GenericTypeDefs.h: 234: UINT8 b23:1;
[; ;GenericTypeDefs.h: 235: UINT8 b24:1;
[; ;GenericTypeDefs.h: 236: UINT8 b25:1;
[; ;GenericTypeDefs.h: 237: UINT8 b26:1;
[; ;GenericTypeDefs.h: 238: UINT8 b27:1;
[; ;GenericTypeDefs.h: 239: UINT8 b28:1;
[; ;GenericTypeDefs.h: 240: UINT8 b29:1;
[; ;GenericTypeDefs.h: 241: UINT8 b30:1;
[; ;GenericTypeDefs.h: 242: UINT8 b31:1;
[; ;GenericTypeDefs.h: 243: } bits;
[; ;GenericTypeDefs.h: 244: } UINT32_VAL;
[; ;GenericTypeDefs.h: 248: typedef union
[; ;GenericTypeDefs.h: 249: {
[; ;GenericTypeDefs.h: 250: UINT64 Val;
[; ;GenericTypeDefs.h: 251: UINT32 d[2] ;
[; ;GenericTypeDefs.h: 252: UINT16 w[4] ;
[; ;GenericTypeDefs.h: 253: UINT8 v[8] ;
[; ;GenericTypeDefs.h: 254: struct 
[; ;GenericTypeDefs.h: 255: {
[; ;GenericTypeDefs.h: 256: UINT32 LD;
[; ;GenericTypeDefs.h: 257: UINT32 HD;
[; ;GenericTypeDefs.h: 258: } dword;
[; ;GenericTypeDefs.h: 259: struct 
[; ;GenericTypeDefs.h: 260: {
[; ;GenericTypeDefs.h: 261: UINT16 LW;
[; ;GenericTypeDefs.h: 262: UINT16 HW;
[; ;GenericTypeDefs.h: 263: UINT16 UW;
[; ;GenericTypeDefs.h: 264: UINT16 MW;
[; ;GenericTypeDefs.h: 265: } word;
[; ;GenericTypeDefs.h: 266: struct 
[; ;GenericTypeDefs.h: 267: {
[; ;GenericTypeDefs.h: 268: UINT8 b0:1;
[; ;GenericTypeDefs.h: 269: UINT8 b1:1;
[; ;GenericTypeDefs.h: 270: UINT8 b2:1;
[; ;GenericTypeDefs.h: 271: UINT8 b3:1;
[; ;GenericTypeDefs.h: 272: UINT8 b4:1;
[; ;GenericTypeDefs.h: 273: UINT8 b5:1;
[; ;GenericTypeDefs.h: 274: UINT8 b6:1;
[; ;GenericTypeDefs.h: 275: UINT8 b7:1;
[; ;GenericTypeDefs.h: 276: UINT8 b8:1;
[; ;GenericTypeDefs.h: 277: UINT8 b9:1;
[; ;GenericTypeDefs.h: 278: UINT8 b10:1;
[; ;GenericTypeDefs.h: 279: UINT8 b11:1;
[; ;GenericTypeDefs.h: 280: UINT8 b12:1;
[; ;GenericTypeDefs.h: 281: UINT8 b13:1;
[; ;GenericTypeDefs.h: 282: UINT8 b14:1;
[; ;GenericTypeDefs.h: 283: UINT8 b15:1;
[; ;GenericTypeDefs.h: 284: UINT8 b16:1;
[; ;GenericTypeDefs.h: 285: UINT8 b17:1;
[; ;GenericTypeDefs.h: 286: UINT8 b18:1;
[; ;GenericTypeDefs.h: 287: UINT8 b19:1;
[; ;GenericTypeDefs.h: 288: UINT8 b20:1;
[; ;GenericTypeDefs.h: 289: UINT8 b21:1;
[; ;GenericTypeDefs.h: 290: UINT8 b22:1;
[; ;GenericTypeDefs.h: 291: UINT8 b23:1;
[; ;GenericTypeDefs.h: 292: UINT8 b24:1;
[; ;GenericTypeDefs.h: 293: UINT8 b25:1;
[; ;GenericTypeDefs.h: 294: UINT8 b26:1;
[; ;GenericTypeDefs.h: 295: UINT8 b27:1;
[; ;GenericTypeDefs.h: 296: UINT8 b28:1;
[; ;GenericTypeDefs.h: 297: UINT8 b29:1;
[; ;GenericTypeDefs.h: 298: UINT8 b30:1;
[; ;GenericTypeDefs.h: 299: UINT8 b31:1;
[; ;GenericTypeDefs.h: 300: UINT8 b32:1;
[; ;GenericTypeDefs.h: 301: UINT8 b33:1;
[; ;GenericTypeDefs.h: 302: UINT8 b34:1;
[; ;GenericTypeDefs.h: 303: UINT8 b35:1;
[; ;GenericTypeDefs.h: 304: UINT8 b36:1;
[; ;GenericTypeDefs.h: 305: UINT8 b37:1;
[; ;GenericTypeDefs.h: 306: UINT8 b38:1;
[; ;GenericTypeDefs.h: 307: UINT8 b39:1;
[; ;GenericTypeDefs.h: 308: UINT8 b40:1;
[; ;GenericTypeDefs.h: 309: UINT8 b41:1;
[; ;GenericTypeDefs.h: 310: UINT8 b42:1;
[; ;GenericTypeDefs.h: 311: UINT8 b43:1;
[; ;GenericTypeDefs.h: 312: UINT8 b44:1;
[; ;GenericTypeDefs.h: 313: UINT8 b45:1;
[; ;GenericTypeDefs.h: 314: UINT8 b46:1;
[; ;GenericTypeDefs.h: 315: UINT8 b47:1;
[; ;GenericTypeDefs.h: 316: UINT8 b48:1;
[; ;GenericTypeDefs.h: 317: UINT8 b49:1;
[; ;GenericTypeDefs.h: 318: UINT8 b50:1;
[; ;GenericTypeDefs.h: 319: UINT8 b51:1;
[; ;GenericTypeDefs.h: 320: UINT8 b52:1;
[; ;GenericTypeDefs.h: 321: UINT8 b53:1;
[; ;GenericTypeDefs.h: 322: UINT8 b54:1;
[; ;GenericTypeDefs.h: 323: UINT8 b55:1;
[; ;GenericTypeDefs.h: 324: UINT8 b56:1;
[; ;GenericTypeDefs.h: 325: UINT8 b57:1;
[; ;GenericTypeDefs.h: 326: UINT8 b58:1;
[; ;GenericTypeDefs.h: 327: UINT8 b59:1;
[; ;GenericTypeDefs.h: 328: UINT8 b60:1;
[; ;GenericTypeDefs.h: 329: UINT8 b61:1;
[; ;GenericTypeDefs.h: 330: UINT8 b62:1;
[; ;GenericTypeDefs.h: 331: UINT8 b63:1;
[; ;GenericTypeDefs.h: 332: } bits;
[; ;GenericTypeDefs.h: 333: } UINT64_VAL;
[; ;GenericTypeDefs.h: 339: typedef void VOID;
[; ;GenericTypeDefs.h: 341: typedef char CHAR8;
[; ;GenericTypeDefs.h: 342: typedef unsigned char UCHAR8;
[; ;GenericTypeDefs.h: 344: typedef unsigned char BYTE;
[; ;GenericTypeDefs.h: 345: typedef unsigned short int WORD;
[; ;GenericTypeDefs.h: 346: typedef unsigned long DWORD;
[; ;GenericTypeDefs.h: 349: typedef unsigned long long QWORD;
[; ;GenericTypeDefs.h: 350: typedef signed char CHAR;
[; ;GenericTypeDefs.h: 351: typedef signed short int SHORT;
[; ;GenericTypeDefs.h: 352: typedef signed long LONG;
[; ;GenericTypeDefs.h: 355: typedef signed long long LONGLONG;
[; ;GenericTypeDefs.h: 356: typedef union
[; ;GenericTypeDefs.h: 357: {
[; ;GenericTypeDefs.h: 358: BYTE Val;
[; ;GenericTypeDefs.h: 359: struct 
[; ;GenericTypeDefs.h: 360: {
[; ;GenericTypeDefs.h: 361: BYTE b0:1;
[; ;GenericTypeDefs.h: 362: BYTE b1:1;
[; ;GenericTypeDefs.h: 363: BYTE b2:1;
[; ;GenericTypeDefs.h: 364: BYTE b3:1;
[; ;GenericTypeDefs.h: 365: BYTE b4:1;
[; ;GenericTypeDefs.h: 366: BYTE b5:1;
[; ;GenericTypeDefs.h: 367: BYTE b6:1;
[; ;GenericTypeDefs.h: 368: BYTE b7:1;
[; ;GenericTypeDefs.h: 369: } bits;
[; ;GenericTypeDefs.h: 370: } BYTE_VAL, BYTE_BITS;
[; ;GenericTypeDefs.h: 372: typedef union
[; ;GenericTypeDefs.h: 373: {
[; ;GenericTypeDefs.h: 374: WORD Val;
[; ;GenericTypeDefs.h: 375: BYTE v[2] ;
[; ;GenericTypeDefs.h: 376: struct 
[; ;GenericTypeDefs.h: 377: {
[; ;GenericTypeDefs.h: 378: BYTE LB;
[; ;GenericTypeDefs.h: 379: BYTE HB;
[; ;GenericTypeDefs.h: 380: } byte;
[; ;GenericTypeDefs.h: 381: struct 
[; ;GenericTypeDefs.h: 382: {
[; ;GenericTypeDefs.h: 383: BYTE b0:1;
[; ;GenericTypeDefs.h: 384: BYTE b1:1;
[; ;GenericTypeDefs.h: 385: BYTE b2:1;
[; ;GenericTypeDefs.h: 386: BYTE b3:1;
[; ;GenericTypeDefs.h: 387: BYTE b4:1;
[; ;GenericTypeDefs.h: 388: BYTE b5:1;
[; ;GenericTypeDefs.h: 389: BYTE b6:1;
[; ;GenericTypeDefs.h: 390: BYTE b7:1;
[; ;GenericTypeDefs.h: 391: BYTE b8:1;
[; ;GenericTypeDefs.h: 392: BYTE b9:1;
[; ;GenericTypeDefs.h: 393: BYTE b10:1;
[; ;GenericTypeDefs.h: 394: BYTE b11:1;
[; ;GenericTypeDefs.h: 395: BYTE b12:1;
[; ;GenericTypeDefs.h: 396: BYTE b13:1;
[; ;GenericTypeDefs.h: 397: BYTE b14:1;
[; ;GenericTypeDefs.h: 398: BYTE b15:1;
[; ;GenericTypeDefs.h: 399: } bits;
[; ;GenericTypeDefs.h: 400: } WORD_VAL, WORD_BITS;
[; ;GenericTypeDefs.h: 402: typedef union
[; ;GenericTypeDefs.h: 403: {
[; ;GenericTypeDefs.h: 404: DWORD Val;
[; ;GenericTypeDefs.h: 405: WORD w[2] ;
[; ;GenericTypeDefs.h: 406: BYTE v[4] ;
[; ;GenericTypeDefs.h: 407: struct 
[; ;GenericTypeDefs.h: 408: {
[; ;GenericTypeDefs.h: 409: WORD LW;
[; ;GenericTypeDefs.h: 410: WORD HW;
[; ;GenericTypeDefs.h: 411: } word;
[; ;GenericTypeDefs.h: 412: struct 
[; ;GenericTypeDefs.h: 413: {
[; ;GenericTypeDefs.h: 414: BYTE LB;
[; ;GenericTypeDefs.h: 415: BYTE HB;
[; ;GenericTypeDefs.h: 416: BYTE UB;
[; ;GenericTypeDefs.h: 417: BYTE MB;
[; ;GenericTypeDefs.h: 418: } byte;
[; ;GenericTypeDefs.h: 419: struct 
[; ;GenericTypeDefs.h: 420: {
[; ;GenericTypeDefs.h: 421: WORD_VAL low;
[; ;GenericTypeDefs.h: 422: WORD_VAL high;
[; ;GenericTypeDefs.h: 423: }wordUnion;
[; ;GenericTypeDefs.h: 424: struct 
[; ;GenericTypeDefs.h: 425: {
[; ;GenericTypeDefs.h: 426: BYTE b0:1;
[; ;GenericTypeDefs.h: 427: BYTE b1:1;
[; ;GenericTypeDefs.h: 428: BYTE b2:1;
[; ;GenericTypeDefs.h: 429: BYTE b3:1;
[; ;GenericTypeDefs.h: 430: BYTE b4:1;
[; ;GenericTypeDefs.h: 431: BYTE b5:1;
[; ;GenericTypeDefs.h: 432: BYTE b6:1;
[; ;GenericTypeDefs.h: 433: BYTE b7:1;
[; ;GenericTypeDefs.h: 434: BYTE b8:1;
[; ;GenericTypeDefs.h: 435: BYTE b9:1;
[; ;GenericTypeDefs.h: 436: BYTE b10:1;
[; ;GenericTypeDefs.h: 437: BYTE b11:1;
[; ;GenericTypeDefs.h: 438: BYTE b12:1;
[; ;GenericTypeDefs.h: 439: BYTE b13:1;
[; ;GenericTypeDefs.h: 440: BYTE b14:1;
[; ;GenericTypeDefs.h: 441: BYTE b15:1;
[; ;GenericTypeDefs.h: 442: BYTE b16:1;
[; ;GenericTypeDefs.h: 443: BYTE b17:1;
[; ;GenericTypeDefs.h: 444: BYTE b18:1;
[; ;GenericTypeDefs.h: 445: BYTE b19:1;
[; ;GenericTypeDefs.h: 446: BYTE b20:1;
[; ;GenericTypeDefs.h: 447: BYTE b21:1;
[; ;GenericTypeDefs.h: 448: BYTE b22:1;
[; ;GenericTypeDefs.h: 449: BYTE b23:1;
[; ;GenericTypeDefs.h: 450: BYTE b24:1;
[; ;GenericTypeDefs.h: 451: BYTE b25:1;
[; ;GenericTypeDefs.h: 452: BYTE b26:1;
[; ;GenericTypeDefs.h: 453: BYTE b27:1;
[; ;GenericTypeDefs.h: 454: BYTE b28:1;
[; ;GenericTypeDefs.h: 455: BYTE b29:1;
[; ;GenericTypeDefs.h: 456: BYTE b30:1;
[; ;GenericTypeDefs.h: 457: BYTE b31:1;
[; ;GenericTypeDefs.h: 458: } bits;
[; ;GenericTypeDefs.h: 459: } DWORD_VAL;
[; ;GenericTypeDefs.h: 462: typedef union
[; ;GenericTypeDefs.h: 463: {
[; ;GenericTypeDefs.h: 464: QWORD Val;
[; ;GenericTypeDefs.h: 465: DWORD d[2] ;
[; ;GenericTypeDefs.h: 466: WORD w[4] ;
[; ;GenericTypeDefs.h: 467: BYTE v[8] ;
[; ;GenericTypeDefs.h: 468: struct 
[; ;GenericTypeDefs.h: 469: {
[; ;GenericTypeDefs.h: 470: DWORD LD;
[; ;GenericTypeDefs.h: 471: DWORD HD;
[; ;GenericTypeDefs.h: 472: } dword;
[; ;GenericTypeDefs.h: 473: struct 
[; ;GenericTypeDefs.h: 474: {
[; ;GenericTypeDefs.h: 475: WORD LW;
[; ;GenericTypeDefs.h: 476: WORD HW;
[; ;GenericTypeDefs.h: 477: WORD UW;
[; ;GenericTypeDefs.h: 478: WORD MW;
[; ;GenericTypeDefs.h: 479: } word;
[; ;GenericTypeDefs.h: 480: struct 
[; ;GenericTypeDefs.h: 481: {
[; ;GenericTypeDefs.h: 482: BYTE b0:1;
[; ;GenericTypeDefs.h: 483: BYTE b1:1;
[; ;GenericTypeDefs.h: 484: BYTE b2:1;
[; ;GenericTypeDefs.h: 485: BYTE b3:1;
[; ;GenericTypeDefs.h: 486: BYTE b4:1;
[; ;GenericTypeDefs.h: 487: BYTE b5:1;
[; ;GenericTypeDefs.h: 488: BYTE b6:1;
[; ;GenericTypeDefs.h: 489: BYTE b7:1;
[; ;GenericTypeDefs.h: 490: BYTE b8:1;
[; ;GenericTypeDefs.h: 491: BYTE b9:1;
[; ;GenericTypeDefs.h: 492: BYTE b10:1;
[; ;GenericTypeDefs.h: 493: BYTE b11:1;
[; ;GenericTypeDefs.h: 494: BYTE b12:1;
[; ;GenericTypeDefs.h: 495: BYTE b13:1;
[; ;GenericTypeDefs.h: 496: BYTE b14:1;
[; ;GenericTypeDefs.h: 497: BYTE b15:1;
[; ;GenericTypeDefs.h: 498: BYTE b16:1;
[; ;GenericTypeDefs.h: 499: BYTE b17:1;
[; ;GenericTypeDefs.h: 500: BYTE b18:1;
[; ;GenericTypeDefs.h: 501: BYTE b19:1;
[; ;GenericTypeDefs.h: 502: BYTE b20:1;
[; ;GenericTypeDefs.h: 503: BYTE b21:1;
[; ;GenericTypeDefs.h: 504: BYTE b22:1;
[; ;GenericTypeDefs.h: 505: BYTE b23:1;
[; ;GenericTypeDefs.h: 506: BYTE b24:1;
[; ;GenericTypeDefs.h: 507: BYTE b25:1;
[; ;GenericTypeDefs.h: 508: BYTE b26:1;
[; ;GenericTypeDefs.h: 509: BYTE b27:1;
[; ;GenericTypeDefs.h: 510: BYTE b28:1;
[; ;GenericTypeDefs.h: 511: BYTE b29:1;
[; ;GenericTypeDefs.h: 512: BYTE b30:1;
[; ;GenericTypeDefs.h: 513: BYTE b31:1;
[; ;GenericTypeDefs.h: 514: BYTE b32:1;
[; ;GenericTypeDefs.h: 515: BYTE b33:1;
[; ;GenericTypeDefs.h: 516: BYTE b34:1;
[; ;GenericTypeDefs.h: 517: BYTE b35:1;
[; ;GenericTypeDefs.h: 518: BYTE b36:1;
[; ;GenericTypeDefs.h: 519: BYTE b37:1;
[; ;GenericTypeDefs.h: 520: BYTE b38:1;
[; ;GenericTypeDefs.h: 521: BYTE b39:1;
[; ;GenericTypeDefs.h: 522: BYTE b40:1;
[; ;GenericTypeDefs.h: 523: BYTE b41:1;
[; ;GenericTypeDefs.h: 524: BYTE b42:1;
[; ;GenericTypeDefs.h: 525: BYTE b43:1;
[; ;GenericTypeDefs.h: 526: BYTE b44:1;
[; ;GenericTypeDefs.h: 527: BYTE b45:1;
[; ;GenericTypeDefs.h: 528: BYTE b46:1;
[; ;GenericTypeDefs.h: 529: BYTE b47:1;
[; ;GenericTypeDefs.h: 530: BYTE b48:1;
[; ;GenericTypeDefs.h: 531: BYTE b49:1;
[; ;GenericTypeDefs.h: 532: BYTE b50:1;
[; ;GenericTypeDefs.h: 533: BYTE b51:1;
[; ;GenericTypeDefs.h: 534: BYTE b52:1;
[; ;GenericTypeDefs.h: 535: BYTE b53:1;
[; ;GenericTypeDefs.h: 536: BYTE b54:1;
[; ;GenericTypeDefs.h: 537: BYTE b55:1;
[; ;GenericTypeDefs.h: 538: BYTE b56:1;
[; ;GenericTypeDefs.h: 539: BYTE b57:1;
[; ;GenericTypeDefs.h: 540: BYTE b58:1;
[; ;GenericTypeDefs.h: 541: BYTE b59:1;
[; ;GenericTypeDefs.h: 542: BYTE b60:1;
[; ;GenericTypeDefs.h: 543: BYTE b61:1;
[; ;GenericTypeDefs.h: 544: BYTE b62:1;
[; ;GenericTypeDefs.h: 545: BYTE b63:1;
[; ;GenericTypeDefs.h: 546: } bits;
[; ;GenericTypeDefs.h: 547: } QWORD_VAL;
[; ;flash.h: 113: extern void ReadFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 120: extern void EraseFlash(unsigned long startaddr, unsigned long endaddr);
[; ;flash.h: 122: extern void WriteBlockFlash(unsigned long startaddr, unsigned char num_blocks, unsigned char *flash_array);
[; ;flash.h: 124: extern void WriteBytesFlash(unsigned long startaddr, unsigned int num_bytes, unsigned char *flash_array);
[; ;flash.h: 127: extern void WriteWordFlash(unsigned long startaddr, unsigned int data);
[; ;i2c.h: 238: void OpenI2C1( unsigned char sync_mode, unsigned char slew );
[; ;i2c.h: 258: unsigned char ReadI2C1( void );
[; ;i2c.h: 273: unsigned char WriteI2C1( unsigned char data_out );
[; ;i2c.h: 288: unsigned char getsI2C1( unsigned char *rdptr, unsigned char length );
[; ;i2c.h: 291: unsigned char putsI2C1( unsigned char *wrptr );
[; ;i2c.h: 299: unsigned char EEAckPolling1( unsigned char control );
[; ;i2c.h: 302: unsigned char EEByteWrite1( unsigned char control,
[; ;i2c.h: 303: unsigned char address,
[; ;i2c.h: 304: unsigned char data );
[; ;i2c.h: 307: unsigned int EECurrentAddRead1( unsigned char control );
[; ;i2c.h: 310: unsigned char EEPageWrite1( unsigned char control,
[; ;i2c.h: 311: unsigned char address,
[; ;i2c.h: 312: unsigned char *wrptr );
[; ;i2c.h: 315: unsigned int EERandomRead1( unsigned char control, unsigned char address );
[; ;i2c.h: 318: unsigned char EESequentialRead1( unsigned char control,
[; ;i2c.h: 319: unsigned char address,
[; ;i2c.h: 320: unsigned char *rdptr,
[; ;i2c.h: 321: unsigned char length );
[; ;mwire.h: 191: void OpenMwire1( unsigned char sync_mode );
[; ;mwire.h: 194: unsigned char ReadMwire1( unsigned char high_byte,
[; ;mwire.h: 195: unsigned char low_byte );
[; ;mwire.h: 210: unsigned char WriteMwire1( unsigned char data_out );
[; ;mwire.h: 225: void getsMwire1( unsigned char *rdptr, unsigned char length );
[; ;portb.h: 126: void OpenPORTB( unsigned char config);
[; ;portb.h: 176: void OpenRB0INT( unsigned char config);
[; ;portb.h: 194: void OpenRB1INT( unsigned char config);
[; ;portb.h: 211: void OpenRB2INT( unsigned char config);
[; ;portb.h: 230: void OpenRB3INT( unsigned char config);
[; ;pwm.h: 85: union PWMDC
[; ;pwm.h: 86: {
[; ;pwm.h: 87: unsigned int lpwm;
[; ;pwm.h: 88: char bpwm[2];
[; ;pwm.h: 89: };
[; ;pwm.h: 446: void OpenPWM1 ( char period);
[; ;pwm.h: 447: void SetDCPWM1 ( unsigned int duty_cycle);
[; ;pwm.h: 453: void SetOutputPWM1 ( unsigned char output_config,
[; ;pwm.h: 454: unsigned char pwm_mode);
[; ;pwm.h: 456: void ClosePWM1 (void);
[; ;pwm.h: 464: void OpenPWM2 ( char period);
[; ;pwm.h: 465: void SetDCPWM2( unsigned int duty_cycle);
[; ;pwm.h: 471: void ClosePWM2 (void);
[; ;reset.h: 16: char isMCLR(void);
[; ;reset.h: 17: void StatusReset(void);
[; ;reset.h: 18: char isPOR(void);
[; ;reset.h: 19: char isWU(void);
[; ;reset.h: 22: char isBOR(void);
[; ;reset.h: 26: char isWDTTO(void);
[; ;reset.h: 27: char isWDTWU(void);
[; ;reset.h: 31: char isLVD(void);
[; ;rtcc.h: 43: typedef union _WORD_VAL
[; ;rtcc.h: 44: {
[; ;rtcc.h: 45: unsigned int Val;
[; ;rtcc.h: 46: unsigned char v[2];
[; ;rtcc.h: 47: struct
[; ;rtcc.h: 48: {
[; ;rtcc.h: 49: unsigned char LB;
[; ;rtcc.h: 50: unsigned char HB;
[; ;rtcc.h: 51: } byte;
[; ;rtcc.h: 52: struct
[; ;rtcc.h: 53: {
[; ;rtcc.h: 54: unsigned char b0:1;
[; ;rtcc.h: 55: unsigned char b1:1;
[; ;rtcc.h: 56: unsigned char b2:1;
[; ;rtcc.h: 57: unsigned char b3:1;
[; ;rtcc.h: 58: unsigned char b4:1;
[; ;rtcc.h: 59: unsigned char b5:1;
[; ;rtcc.h: 60: unsigned char b6:1;
[; ;rtcc.h: 61: unsigned char b7:1;
[; ;rtcc.h: 62: unsigned char b8:1;
[; ;rtcc.h: 63: unsigned char b9:1;
[; ;rtcc.h: 64: unsigned char b10:1;
[; ;rtcc.h: 65: unsigned char b11:1;
[; ;rtcc.h: 66: unsigned char b12:1;
[; ;rtcc.h: 67: unsigned char b13:1;
[; ;rtcc.h: 68: unsigned char b14:1;
[; ;rtcc.h: 69: unsigned char b15:1;
[; ;rtcc.h: 70: } bits;
[; ;rtcc.h: 71: } WORD_VAL, WORD_BITS;
[; ;rtcc.h: 75: typedef enum
[; ;rtcc.h: 76: {
[; ;rtcc.h: 77: RTCCFG_MASK_RTCEN = 0x80,
[; ;rtcc.h: 78: RTCCFG_MASK_FRZ = 0x40,
[; ;rtcc.h: 79: RTCCFG_MASK_RTCWREN = 0x20,
[; ;rtcc.h: 80: RTCCFG_MASK_RTCSYNC = 0x10,
[; ;rtcc.h: 81: RTCCFG_MASK_HALFSEC = 0x08,
[; ;rtcc.h: 82: RTCCFG_MASK_RTCOE = 0x04,
[; ;rtcc.h: 83: RTCCFG_MASK_RTCPTR = 0x03
[; ;rtcc.h: 84: }RTCCFG_MASK;
[; ;rtcc.h: 89: typedef enum
[; ;rtcc.h: 90: {
[; ;rtcc.h: 91: ALRMCFG_MASK_ALRMEN = 0x80,
[; ;rtcc.h: 92: ALRMCFG_MASK_CHIME = 0x40,
[; ;rtcc.h: 93: ALRMCFG_MASK_AMASK = 0x3c,
[; ;rtcc.h: 94: ALRMCFG_MASK_ALRMPTR = 0x03
[; ;rtcc.h: 95: }ALRMCFG_MASK;
[; ;rtcc.h: 100: typedef enum
[; ;rtcc.h: 101: {
[; ;rtcc.h: 102: RTCCPTR_MASK_SECMIN = 0x00,
[; ;rtcc.h: 103: RTCCPTR_MASK_HRSWEEK = 0x01,
[; ;rtcc.h: 104: RTCCPTR_MASK_DAYMON = 0x02,
[; ;rtcc.h: 105: RTCCPTR_MASK_YEAR = 0x03
[; ;rtcc.h: 106: }RTCCPTR_MASK;
[; ;rtcc.h: 110: typedef union
[; ;rtcc.h: 111: {
[; ;rtcc.h: 112: struct
[; ;rtcc.h: 113: {
[; ;rtcc.h: 114: unsigned char rsvd;
[; ;rtcc.h: 115: unsigned char sec;
[; ;rtcc.h: 116: unsigned char min;
[; ;rtcc.h: 117: unsigned char hour;
[; ;rtcc.h: 118: }f;
[; ;rtcc.h: 119: unsigned char b[4];
[; ;rtcc.h: 120: unsigned int w[2];
[; ;rtcc.h: 121: unsigned long l;
[; ;rtcc.h: 122: }rtccTime;
[; ;rtcc.h: 125: typedef union
[; ;rtcc.h: 126: {
[; ;rtcc.h: 127: struct
[; ;rtcc.h: 128: {
[; ;rtcc.h: 129: unsigned char wday;
[; ;rtcc.h: 130: unsigned char mday;
[; ;rtcc.h: 131: unsigned char mon;
[; ;rtcc.h: 132: unsigned char year;
[; ;rtcc.h: 133: }f;
[; ;rtcc.h: 134: unsigned char b[4];
[; ;rtcc.h: 135: unsigned int w[2];
[; ;rtcc.h: 136: unsigned long l;
[; ;rtcc.h: 137: }rtccDate;
[; ;rtcc.h: 141: typedef union
[; ;rtcc.h: 142: {
[; ;rtcc.h: 143: struct
[; ;rtcc.h: 144: {
[; ;rtcc.h: 145: unsigned char year;
[; ;rtcc.h: 146: unsigned char rsvd;
[; ;rtcc.h: 147: unsigned char mday;
[; ;rtcc.h: 148: unsigned char mon;
[; ;rtcc.h: 149: unsigned char hour;
[; ;rtcc.h: 150: unsigned char wday;
[; ;rtcc.h: 151: unsigned char sec;
[; ;rtcc.h: 152: unsigned char min;
[; ;rtcc.h: 153: }f;
[; ;rtcc.h: 154: unsigned char b[8];
[; ;rtcc.h: 155: unsigned int w[4];
[; ;rtcc.h: 156: unsigned long l[2];
[; ;rtcc.h: 157: }rtccTimeDate;
[; ;rtcc.h: 162: typedef enum
[; ;rtcc.h: 163: {
[; ;rtcc.h: 164: RTCC_RPT_HALF_SEC,
[; ;rtcc.h: 165: RTCC_RPT_SEC,
[; ;rtcc.h: 166: RTCC_RPT_TEN_SEC,
[; ;rtcc.h: 167: RTCC_RPT_MIN,
[; ;rtcc.h: 168: RTCC_RPT_TEN_MIN,
[; ;rtcc.h: 169: RTCC_RPT_HOUR,
[; ;rtcc.h: 170: RTCC_RPT_DAY,
[; ;rtcc.h: 171: RTCC_RPT_WEEK,
[; ;rtcc.h: 172: RTCC_RPT_MON,
[; ;rtcc.h: 173: RTCC_RPT_YEAR
[; ;rtcc.h: 174: }rtccRepeat;
[; ;rtcc.h: 646: extern void RtccInitClock(void) ;
[; ;rtcc.h: 648: extern void RtccReadAlrmDate(rtccDate* pDt) ;
[; ;rtcc.h: 650: extern void RtccReadAlrmTime(rtccTime* pTm);
[; ;rtcc.h: 652: extern void RtccReadAlrmTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 654: extern void RtccReadDate(rtccDate* pDt) ;
[; ;rtcc.h: 656: extern void RtccReadTime(rtccTime* pTm) ;
[; ;rtcc.h: 658: extern void RtccReadTimeDate(rtccTimeDate* pTD) ;
[; ;rtcc.h: 660: extern void RtccSetAlarmRpt(rtccRepeat rpt, BOOL dsblAlrm) ;
[; ;rtcc.h: 662: extern void RtccSetAlarmRptCount(unsigned char rptCnt, BOOL dsblAlrm) ;
[; ;rtcc.h: 664: extern void RtccSetCalibration(int drift) ;
[; ;rtcc.h: 666: extern void RtccSetChimeEnable(BOOL enable, BOOL dsblAlrm) ;
[; ;rtcc.h: 668: extern BOOL RtccWriteAlrmDate(const rtccDate* pDt) ;
[; ;rtcc.h: 670: extern BOOL RtccWriteAlrmTime(const rtccTime* pTm) ;
[; ;rtcc.h: 672: extern BOOL RtccWriteAlrmTimeDate(const rtccTimeDate* pTD) ;
[; ;rtcc.h: 674: extern BOOL RtccWriteDate(const rtccDate* pDt , BOOL di);
[; ;rtcc.h: 676: extern BOOL RtccWriteTime(const rtccTime* pTm , BOOL di) ;
[; ;rtcc.h: 678: extern BOOL RtccWriteTimeDate(const rtccTimeDate* pTD , BOOL di) ;
[; ;rtcc.h: 680: extern void RtccWrOn(void);
[; ;rtcc.h: 687: void Open_RTCC(void);
[; ;rtcc.h: 688: void Close_RTCC(void);
[; ;rtcc.h: 689: unsigned char update_RTCC(void);
[; ;sw_i2c.h: 97: void SWStopI2C ( void );
[; ;sw_i2c.h: 98: void SWStartI2C ( void );
[; ;sw_i2c.h: 99: void SWRestartI2C ( void );
[; ;sw_i2c.h: 100: void SWStopI2C ( void );
[; ;sw_i2c.h: 102: signed char SWAckI2C( void );
[; ;sw_i2c.h: 103: signed char Clock_test( void );
[; ;sw_i2c.h: 104: unsigned int SWReadI2C( void );
[; ;sw_i2c.h: 105: signed char SWWriteI2C(  unsigned char data_out );
[; ;sw_i2c.h: 106: signed char SWGetsI2C(  unsigned char *rdptr,  unsigned char length );
[; ;sw_i2c.h: 107: signed char SWPutsI2C(  unsigned char *wrptr );
[; ;sw_spi.h: 84: void OpenSWSPI(void);
[; ;sw_spi.h: 87: char WriteSWSPI( char output);
[; ;sw_spi.h: 90: void SetCSSWSPI(void);
[; ;sw_spi.h: 93: void ClearCSSWSPI(void);
[; ;sw_uart.h: 47: void OpenUART(void);
[; ;sw_uart.h: 49: unsigned char ReadUART(void);
[; ;sw_uart.h: 51: void WriteUART( unsigned char);
[; ;sw_uart.h: 53: void getsUART( char *, unsigned char);
[; ;sw_uart.h: 55: void putsUART( char *);
[; ;sw_uart.h: 79: extern void DelayRXBitUART (void);
[; ;sw_uart.h: 80: extern void DelayRXHalfBitUART(void);
[; ;sw_uart.h: 81: extern void DelayTXBitUART (void);
[; ;timers.h: 36: union Timers
[; ;timers.h: 37: {
[; ;timers.h: 38: unsigned int lt;
[; ;timers.h: 39: char bt[2];
[; ;timers.h: 40: };
[; ;timers.h: 118: void OpenTimer0 ( unsigned char config);
[; ;timers.h: 119: void CloseTimer0 (void);
[; ;timers.h: 120: unsigned int ReadTimer0 (void);
[; ;timers.h: 121: void WriteTimer0 ( unsigned int timer0);
[; ;timers.h: 185: void OpenTimer1 ( unsigned char config, unsigned char config1);
[; ;timers.h: 186: void CloseTimer1 (void);
[; ;timers.h: 187: unsigned int ReadTimer1 (void);
[; ;timers.h: 188: void WriteTimer1 ( unsigned int timer1);
[; ;timers.h: 325: void OpenTimer2 ( unsigned char config);
[; ;timers.h: 326: void CloseTimer2 (void);
[; ;timers.h: 452: void OpenTimer3 ( unsigned char config, unsigned char config1);
[; ;timers.h: 453: void CloseTimer3 (void);
[; ;timers.h: 454: unsigned int ReadTimer3 (void);
[; ;timers.h: 455: void WriteTimer3 ( unsigned int timer3);
[; ;timers.h: 541: void OpenTimer4 ( unsigned char config);
[; ;timers.h: 542: void CloseTimer4 (void);
[; ;timers.h: 1179: void SetTmrCCPSrc( unsigned char );
[; ;usart.h: 200: union USART1
[; ;usart.h: 201: {
[; ;usart.h: 202: unsigned char val;
[; ;usart.h: 203: struct
[; ;usart.h: 204: {
[; ;usart.h: 205: unsigned RX_NINE:1;
[; ;usart.h: 206: unsigned TX_NINE:1;
[; ;usart.h: 207: unsigned FRAME_ERROR:1;
[; ;usart.h: 208: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 209: unsigned fill:4;
[; ;usart.h: 210: };
[; ;usart.h: 211: };
[; ;usart.h: 212: extern union USART1 USART1_Status;
[; ;usart.h: 214: void Open1USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 244: char Read1USART (void);
[; ;usart.h: 245: void Write1USART ( char data);
[; ;usart.h: 246: void gets1USART ( char *buffer, unsigned char len);
[; ;usart.h: 247: void puts1USART ( char *data);
[; ;usart.h: 248: void putrs1USART ( const  char *data);
[; ;usart.h: 305: union USART2
[; ;usart.h: 306: {
[; ;usart.h: 307: unsigned char val;
[; ;usart.h: 308: struct
[; ;usart.h: 309: {
[; ;usart.h: 310: unsigned RX_NINE:1;
[; ;usart.h: 311: unsigned TX_NINE:1;
[; ;usart.h: 312: unsigned FRAME_ERROR:1;
[; ;usart.h: 313: unsigned OVERRUN_ERROR:1;
[; ;usart.h: 314: unsigned fill:4;
[; ;usart.h: 315: };
[; ;usart.h: 316: };
[; ;usart.h: 317: extern union USART2 USART2_Status;
[; ;usart.h: 318: void Open2USART ( unsigned char config, unsigned int spbrg);
[; ;usart.h: 333: char Read2USART (void);
[; ;usart.h: 334: void Write2USART ( char data);
[; ;usart.h: 335: void gets2USART ( char *buffer, unsigned char len);
[; ;usart.h: 336: void puts2USART ( char *data);
[; ;usart.h: 337: void putrs2USART ( const  char *data);
[; ;usart.h: 664: void baud1USART ( unsigned char baudconfig);
[; ;usart.h: 665: void baud2USART ( unsigned char baudconfig);
[; ;xlcd.h: 87: void OpenXLCD( unsigned char);
[; ;xlcd.h: 92: void SetCGRamAddr( unsigned char);
[; ;xlcd.h: 97: void SetDDRamAddr( unsigned char);
[; ;xlcd.h: 102: unsigned char BusyXLCD(void);
[; ;xlcd.h: 107: unsigned char ReadAddrXLCD(void);
[; ;xlcd.h: 112: char ReadDataXLCD(void);
[; ;xlcd.h: 117: void WriteCmdXLCD( unsigned char);
[; ;xlcd.h: 122: void WriteDataXLCD( char);
[; ;xlcd.h: 132: void putsXLCD( char *);
[; ;xlcd.h: 137: void putrsXLCD(const char *);
[; ;xlcd.h: 140: extern void DelayFor18TCY(void);
[; ;xlcd.h: 141: extern void DelayPORXLCD(void);
[; ;xlcd.h: 142: extern void DelayXLCD(void);
[; ;pic18.h: 18: __attribute__((__unsupported__("The flash_write routine is no longer supported. Please use the peripheral library functions: WriteBytesFlash, WriteBlockFlash or WriteWordFlash"))) void flash_write(const unsigned char *, unsigned int, __far unsigned c
[; ;pic18.h: 144: extern void _delay(unsigned long);
[; ;pic18.h: 146: extern void _delaywdt(unsigned long);
[; ;pic18.h: 148: extern void _delay3(unsigned char);
[; ;user_interrupts.h: 10: void timer0_int_handler(void);
[; ;user_interrupts.h: 12: void timer1_int_handler(void);
[; ;messages.h: 10: typedef struct __msg {
[; ;messages.h: 11: unsigned char full;
[; ;messages.h: 12: unsigned char length;
[; ;messages.h: 13: unsigned char msgtype;
[; ;messages.h: 14: unsigned char data[10];
[; ;messages.h: 15: } msg;
[; ;messages.h: 17: typedef struct __msg_queue {
[; ;messages.h: 18: msg queue[4];
[; ;messages.h: 19: unsigned char cur_write_ind;
[; ;messages.h: 20: unsigned char cur_read_ind;
[; ;messages.h: 21: } msg_queue;
[; ;messages.h: 43: void init_queues(void);
[; ;messages.h: 47: void SleepIfOkay(void);
[; ;messages.h: 51: void block_on_To_msgqueues(void);
[; ;messages.h: 57: signed char ToMainLow_sendmsg(unsigned char,unsigned char,void *);
[; ;messages.h: 58: signed char ToMainLow_recvmsg(unsigned char,unsigned char *,void *);
[; ;messages.h: 64: signed char ToMainHigh_sendmsg(unsigned char,unsigned char,void *);
[; ;messages.h: 65: signed char ToMainHigh_recvmsg(unsigned char,unsigned char *,void *);
[; ;messages.h: 71: signed char FromMainLow_sendmsg(unsigned char,unsigned char,void *);
[; ;messages.h: 72: signed char FromMainLow_recvmsg(unsigned char,unsigned char *,void *);
[; ;messages.h: 78: signed char FromMainHigh_sendmsg(unsigned char,unsigned char,void *);
[; ;messages.h: 79: signed char FromMainHigh_recvmsg(unsigned char,unsigned char *,void *);
[; ;my_uart.h: 10: typedef struct __uart_comm {
[; ;my_uart.h: 11: unsigned char buffer[4];
[; ;my_uart.h: 12: unsigned char buflen;
[; ;my_uart.h: 13: } uart_comm;
[; ;my_uart.h: 15: void init_uart_recv(uart_comm *);
[; ;my_uart.h: 16: void uart_recv_int_handler(void);
[; ;my_i2c.h: 7: typedef struct __i2c_comm {
[; ;my_i2c.h: 8: unsigned char buffer[10];
[; ;my_i2c.h: 9: unsigned char buflen;
[; ;my_i2c.h: 10: unsigned char event_count;
[; ;my_i2c.h: 11: unsigned char status;
[; ;my_i2c.h: 12: unsigned char error_code;
[; ;my_i2c.h: 13: unsigned char error_count;
[; ;my_i2c.h: 14: unsigned char outbuffer[10];
[; ;my_i2c.h: 15: unsigned char outbuflen;
[; ;my_i2c.h: 16: unsigned char outbufind;
[; ;my_i2c.h: 17: unsigned char slave_addr;
[; ;my_i2c.h: 18: } i2c_comm;
[; ;my_i2c.h: 32: void init_i2c(i2c_comm *);
[; ;my_i2c.h: 33: void i2c_int_handler(void);
[; ;my_i2c.h: 34: void start_i2c_slave_reply(unsigned char,unsigned char *);
[; ;my_i2c.h: 35: void i2c_configure_slave(unsigned char);
[; ;my_i2c.h: 36: void i2c_configure_master(unsigned char);
[; ;my_i2c.h: 37: unsigned char i2c_master_send(unsigned char,unsigned char *);
[; ;my_i2c.h: 38: unsigned char i2c_master_recv(unsigned char);
"16 ../src/user_interrupts.c
[v _timer0_int_handler `(v ~T0 @X0 1 ef ]
{
[; ;user_interrupts.c: 16: void timer0_int_handler() {
[e :U _timer0_int_handler ]
[f ]
"17
[v _val `ui ~T0 @X0 1 a ]
"18
[v _length `i ~T0 @X0 1 a ]
[v _msgtype `i ~T0 @X0 1 a ]
[; ;user_interrupts.c: 17: unsigned int val;
[; ;user_interrupts.c: 18: int length, msgtype;
[; ;user_interrupts.c: 21: LATBbits.LATB0 = !LATBbits.LATB0;
"21
[e = . . _LATBbits 0 0 -> -> ! != -> . . _LATBbits 0 0 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;user_interrupts.c: 23: WriteTimer0(0);
"23
[e ( _WriteTimer0 (1 -> -> 0 `i `ui ]
[; ;user_interrupts.c: 25: length = FromMainHigh_recvmsg(sizeof(val), (unsigned char *)&msgtype, (void *) &val);
"25
[e = _length -> ( _FromMainHigh_recvmsg (3 , , -> -> # _val `ui `uc -> &U _msgtype `*uc -> &U _val `*v `i ]
[; ;user_interrupts.c: 26: if (length == sizeof (val)) {
"26
[e $ ! == -> _length `ui -> # _val `ui 1029  ]
{
[; ;user_interrupts.c: 27: ToMainHigh_sendmsg(sizeof (val), 10, (void *) &val);
"27
[e ( _ToMainHigh_sendmsg (3 , , -> -> # _val `ui `uc -> -> 10 `i `uc -> &U _val `*v ]
"28
}
[e :U 1029 ]
[; ;user_interrupts.c: 28: }
[; ;user_interrupts.c: 29: }
"29
[e :UE 1028 ]
}
"34
[v _timer1_int_handler `(v ~T0 @X0 1 ef ]
{
[; ;user_interrupts.c: 34: void timer1_int_handler() {
[e :U _timer1_int_handler ]
[f ]
"35
[v _result `ui ~T0 @X0 1 a ]
[; ;user_interrupts.c: 35: unsigned int result;
[; ;user_interrupts.c: 38: LATBbits.LATB1 = !LATBbits.LATB1;
"38
[e = . . _LATBbits 0 1 -> -> ! != -> . . _LATBbits 0 1 `i -> -> -> 0 `i `Vuc `i `i `uc ]
[; ;user_interrupts.c: 39: result = ReadTimer1();
"39
[e = _result ( _ReadTimer1 ..  ]
[; ;user_interrupts.c: 40: ToMainLow_sendmsg(0, 11, (void *) 0);
"40
[e ( _ToMainLow_sendmsg (3 , , -> -> 0 `i `uc -> -> 11 `i `uc -> -> 0 `i `*v ]
[; ;user_interrupts.c: 43: WriteTimer1(0);
"43
[e ( _WriteTimer1 (1 -> -> 0 `i `ui ]
[; ;user_interrupts.c: 44: }
"44
[e :UE 1030 ]
}
