Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.14/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: Port 'CLKOS3' has no signal connected to it. Property 'FREQUENCY_PIN_CLKOS3' is ignored for instance 'PLLInst_0'.


Running DRC...

WARNING - synthesis: logical net 'fpga_sda' has no load.
WARNING - synthesis: input pad net 'fpga_sda' has no legal load.
WARNING - synthesis: logical net 'fpga_scl' has no load.
WARNING - synthesis: input pad net 'fpga_scl' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.

Design Results:
    718 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file wiwisdr_ecp5_test_impl1.ngd.
