# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 17 2015 16:41:47

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for VGAClock.PixelClock_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (VGAClock.PixelClock_inst/PLLOUTCORE:R vs. VGAClock.PixelClock_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: Pixel
			6.2.3::Path details for port: VSync
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: Pixel
			6.5.3::Path details for port: VSync
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: SimpleVGA|Clock12MHz                   | N/A                   | Target: 34.97 MHz   | 
Clock: VGAClock.PixelClock_inst/PLLOUTCORE    | Frequency: 53.46 MHz  | Target: 163.90 MHz  | 
Clock: VGAClock.PixelClock_inst/PLLOUTGLOBAL  | N/A                   | Target: 163.90 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                         Capture Clock                        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------------------------  -----------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
VGAClock.PixelClock_inst/PLLOUTCORE  VGAClock.PixelClock_inst/PLLOUTCORE  6101.33          -12604      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase                  
---------  ----------  ------------  -------------------------------------  
HSync      Clock12MHz  14353         VGAClock.PixelClock_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  14640         VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSync      Clock12MHz  14135         VGAClock.PixelClock_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase                  
---------  ----------  --------------------  -------------------------------------  
HSync      Clock12MHz  13905                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
Pixel      Clock12MHz  14235                 VGAClock.PixelClock_inst/PLLOUTCORE:R  
VSync      Clock12MHz  13723                 VGAClock.PixelClock_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for VGAClock.PixelClock_inst/PLLOUTCORE
*****************************************************************
Clock: VGAClock.PixelClock_inst/PLLOUTCORE
Frequency: 53.46 MHz | Target: 163.90 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : y_9_LC_2_7_0/lcout
Path End         : PixelZ0_LC_2_3_5/in2
Capture Clock    : PixelZ0_LC_2_3_5/clk
Setup Constraint : 6101p
Path slack       : -12604p

Capture Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#2)    6101
+ Master Clock Source Latency                                              0
+ Capture Clock Path Delay                                              8042
- Setup Time                                                            -372
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         13772

Launch Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                             0
+ Launch Clock Path Delay                                              8042
+ Clock To Q                                                            540
+ Data Path Delay                                                     17794
-------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                         26376
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__165/I                                                                 Odrv4                                   0              1127  RISE       1
I__165/O                                                                 Odrv4                                 351              1478  RISE       1
I__166/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__166/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__167/I                                                                 LocalMux                                0              1765  RISE       1
I__167/O                                                                 LocalMux                              330              2095  RISE       1
I__168/I                                                                 IoInMux                                 0              2095  RISE       1
I__168/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__169/I                                                                 Odrv12                                  0              4978  RISE       1
I__169/O                                                                 Odrv12                                491              5469  RISE       1
I__170/I                                                                 Sp12to4                                 0              5469  RISE       1
I__170/O                                                                 Sp12to4                               428              5896  RISE       1
I__171/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__171/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__172/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__172/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__173/I                                                                 LocalMux                                0              6373  RISE       1
I__173/O                                                                 LocalMux                              330              6703  RISE       1
I__174/I                                                                 IoInMux                                 0              6703  RISE       1
I__174/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__776/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__776/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__777/I                                                                 GlobalMux                               0              7580  RISE       1
I__777/O                                                                 GlobalMux                             154              7734  RISE       1
I__778/I                                                                 ClkMux                                  0              7734  RISE       1
I__778/O                                                                 ClkMux                                309              8042  RISE       1
y_9_LC_2_7_0/clk                                                         LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
y_9_LC_2_7_0/lcout                                                       LogicCell40_SEQ_MODE_1000    540              8582  -12604  RISE       5
I__579/I                                                                 LocalMux                       0              8582  -12604  RISE       1
I__579/O                                                                 LocalMux                     330              8912  -12604  RISE       1
I__582/I                                                                 InMux                          0              8912  -12604  RISE       1
I__582/O                                                                 InMux                        259              9172  -12604  RISE       1
I__586/I                                                                 CascadeMux                     0              9172  -12604  RISE       1
I__586/O                                                                 CascadeMux                     0              9172  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_c_LC_1_6_0/in2               LogicCell40_SEQ_MODE_0000      0              9172  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_c_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_0000    231              9403  -12604  RISE       1
I__249/I                                                                 InMux                          0              9403  -12604  RISE       1
I__249/O                                                                 InMux                        259              9663  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_THRU_LUT4_0_LC_1_6_1/in3     LogicCell40_SEQ_MODE_0000      0              9663  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_THRU_LUT4_0_LC_1_6_1/lcout   LogicCell40_SEQ_MODE_0000    316              9978  -12604  RISE       1
I__246/I                                                                 LocalMux                       0              9978  -12604  RISE       1
I__246/O                                                                 LocalMux                     330             10308  -12604  RISE       1
I__247/I                                                                 InMux                          0             10308  -12604  RISE       1
I__247/O                                                                 InMux                        259             10567  -12604  RISE       1
I__248/I                                                                 CascadeMux                     0             10567  -12604  RISE       1
I__248/O                                                                 CascadeMux                     0             10567  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFF_LC_1_5_2/in2       LogicCell40_SEQ_MODE_0000      0             10567  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFF_LC_1_5_2/carryout  LogicCell40_SEQ_MODE_0000    231             10799  -12604  RISE       2
I__215/I                                                                 InMux                          0             10799  -12604  RISE       1
I__215/O                                                                 InMux                        259             11058  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNI75T2_LC_1_5_3/in3       LogicCell40_SEQ_MODE_0000      0             11058  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNI75T2_LC_1_5_3/lcout     LogicCell40_SEQ_MODE_0000    316             11374  -12604  RISE       3
I__346/I                                                                 LocalMux                       0             11374  -12604  RISE       1
I__346/O                                                                 LocalMux                     330             11703  -12604  RISE       1
I__349/I                                                                 InMux                          0             11703  -12604  RISE       1
I__349/O                                                                 InMux                        259             11963  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEAQ5_LC_1_5_6/in0       LogicCell40_SEQ_MODE_0000      0             11963  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEAQ5_LC_1_5_6/lcout     LogicCell40_SEQ_MODE_0000    449             12412  -12604  RISE       1
I__343/I                                                                 LocalMux                       0             12412  -12604  RISE       1
I__343/O                                                                 LocalMux                     330             12741  -12604  RISE       1
I__344/I                                                                 InMux                          0             12741  -12604  RISE       1
I__344/O                                                                 InMux                        259             13001  -12604  RISE       1
I__345/I                                                                 CascadeMux                     0             13001  -12604  RISE       1
I__345/O                                                                 CascadeMux                     0             13001  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/in2       LogicCell40_SEQ_MODE_0000      0             13001  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_0000    231             13232  -12604  RISE       1
I__339/I                                                                 InMux                          0             13232  -12604  RISE       1
I__339/O                                                                 InMux                        259             13492  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_6_THRU_LUT4_0_LC_2_5_5/in3     LogicCell40_SEQ_MODE_0000      0             13492  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_6_THRU_LUT4_0_LC_2_5_5/lcout   LogicCell40_SEQ_MODE_0000    316             13808  -12604  RISE       1
I__336/I                                                                 LocalMux                       0             13808  -12604  RISE       1
I__336/O                                                                 LocalMux                     330             14137  -12604  RISE       1
I__337/I                                                                 InMux                          0             14137  -12604  RISE       1
I__337/O                                                                 InMux                        259             14397  -12604  RISE       1
I__338/I                                                                 CascadeMux                     0             14397  -12604  RISE       1
I__338/O                                                                 CascadeMux                     0             14397  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4C_LC_1_5_4/in2       LogicCell40_SEQ_MODE_0000      0             14397  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4C_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    379             14775  -12604  RISE       4
I__352/I                                                                 LocalMux                       0             14775  -12604  RISE       1
I__352/O                                                                 LocalMux                     330             15105  -12604  RISE       1
I__354/I                                                                 InMux                          0             15105  -12604  RISE       1
I__354/O                                                                 InMux                        259             15365  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/in0       LogicCell40_SEQ_MODE_0000      0             15365  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_0000    449             15813  -12604  RISE       1
I__341/I                                                                 LocalMux                       0             15813  -12604  RISE       1
I__341/O                                                                 LocalMux                     330             16143  -12604  RISE       1
I__342/I                                                                 InMux                          0             16143  -12604  RISE       1
I__342/O                                                                 InMux                        259             16402  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVO91_LC_2_4_5/in1      LogicCell40_SEQ_MODE_0000      0             16402  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVO91_LC_2_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             16802  -12604  RISE       4
I__304/I                                                                 LocalMux                       0             16802  -12604  RISE       1
I__304/O                                                                 LocalMux                     330             17132  -12604  RISE       1
I__306/I                                                                 InMux                          0             17132  -12604  RISE       1
I__306/O                                                                 InMux                        259             17391  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_5_c_RNI678Q2_LC_2_4_4/in0      LogicCell40_SEQ_MODE_0000      0             17391  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_5_c_RNI678Q2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    449             17840  -12604  RISE       1
I__313/I                                                                 LocalMux                       0             17840  -12604  RISE       1
I__313/O                                                                 LocalMux                     330             18170  -12604  RISE       1
I__314/I                                                                 InMux                          0             18170  -12604  RISE       1
I__314/O                                                                 InMux                        259             18429  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6S2_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000      0             18429  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6S2_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             18829  -12604  RISE       4
I__225/I                                                                 LocalMux                       0             18829  -12604  RISE       1
I__225/O                                                                 LocalMux                     330             19159  -12604  RISE       1
I__227/I                                                                 InMux                          0             19159  -12604  RISE       1
I__227/O                                                                 InMux                        259             19418  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_5_c_RNI3IEJ5_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000      0             19418  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_5_c_RNI3IEJ5_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000    449             19867  -12604  RISE       1
I__234/I                                                                 LocalMux                       0             19867  -12604  RISE       1
I__234/O                                                                 LocalMux                     330             20197  -12604  RISE       1
I__235/I                                                                 InMux                          0             20197  -12604  RISE       1
I__235/O                                                                 InMux                        259             20456  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKR5_LC_1_3_5/in1      LogicCell40_SEQ_MODE_0000      0             20456  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKR5_LC_1_3_5/lcout    LogicCell40_SEQ_MODE_0000    400             20856  -12604  RISE       4
I__197/I                                                                 LocalMux                       0             20856  -12604  RISE       1
I__197/O                                                                 LocalMux                     330             21186  -12604  RISE       1
I__199/I                                                                 InMux                          0             21186  -12604  RISE       1
I__199/O                                                                 InMux                        259             21445  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGA9KB_LC_1_3_4/in0      LogicCell40_SEQ_MODE_0000      0             21445  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGA9KB_LC_1_3_4/lcout    LogicCell40_SEQ_MODE_0000    449             21894  -12604  RISE       1
I__206/I                                                                 LocalMux                       0             21894  -12604  RISE       1
I__206/O                                                                 LocalMux                     330             22224  -12604  RISE       1
I__207/I                                                                 InMux                          0             22224  -12604  RISE       1
I__207/O                                                                 InMux                        259             22483  -12604  RISE       1
un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI1NVUB_LC_1_2_5/in1      LogicCell40_SEQ_MODE_0000      0             22483  -12604  RISE       1
un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI1NVUB_LC_1_2_5/lcout    LogicCell40_SEQ_MODE_0000    400             22883  -12604  RISE       5
I__283/I                                                                 LocalMux                       0             22883  -12604  RISE       1
I__283/O                                                                 LocalMux                     330             23213  -12604  RISE       1
I__285/I                                                                 InMux                          0             23213  -12604  RISE       1
I__285/O                                                                 InMux                        259             23472  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/in3           LogicCell40_SEQ_MODE_0000      0             23472  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/lcout         LogicCell40_SEQ_MODE_0000    316             23788  -12604  RISE       1
I__280/I                                                                 LocalMux                       0             23788  -12604  RISE       1
I__280/O                                                                 LocalMux                     330             24117  -12604  RISE       1
I__281/I                                                                 InMux                          0             24117  -12604  RISE       1
I__281/O                                                                 InMux                        259             24377  -12604  RISE       1
I__282/I                                                                 CascadeMux                     0             24377  -12604  RISE       1
I__282/O                                                                 CascadeMux                     0             24377  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/in2           LogicCell40_SEQ_MODE_0000      0             24377  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/carryout      LogicCell40_SEQ_MODE_0000    231             24608  -12604  RISE       1
I__277/I                                                                 InMux                          0             24608  -12604  RISE       1
I__277/O                                                                 InMux                        259             24868  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MON_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000      0             24868  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MON_LC_2_2_5/ltout    LogicCell40_SEQ_MODE_0000    274             25141  -12604  FALL       1
I__276/I                                                                 CascadeMux                     0             25141  -12604  FALL       1
I__276/O                                                                 CascadeMux                     0             25141  -12604  FALL       1
Pixel_RNO_7_LC_2_2_6/in2                                                 LogicCell40_SEQ_MODE_0000      0             25141  -12604  FALL       1
Pixel_RNO_7_LC_2_2_6/lcout                                               LogicCell40_SEQ_MODE_0000    379             25520  -12604  RISE       1
I__259/I                                                                 LocalMux                       0             25520  -12604  RISE       1
I__259/O                                                                 LocalMux                     330             25850  -12604  RISE       1
I__260/I                                                                 InMux                          0             25850  -12604  RISE       1
I__260/O                                                                 InMux                        259             26109  -12604  RISE       1
Pixel_RNO_2_LC_2_3_4/in3                                                 LogicCell40_SEQ_MODE_0000      0             26109  -12604  RISE       1
Pixel_RNO_2_LC_2_3_4/ltout                                               LogicCell40_SEQ_MODE_0000    267             26376  -12604  RISE       1
I__258/I                                                                 CascadeMux                     0             26376  -12604  RISE       1
I__258/O                                                                 CascadeMux                     0             26376  -12604  RISE       1
PixelZ0_LC_2_3_5/in2                                                     LogicCell40_SEQ_MODE_1000      0             26376  -12604  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__165/I                                                                 Odrv4                                   0              1127  RISE       1
I__165/O                                                                 Odrv4                                 351              1478  RISE       1
I__166/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__166/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__167/I                                                                 LocalMux                                0              1765  RISE       1
I__167/O                                                                 LocalMux                              330              2095  RISE       1
I__168/I                                                                 IoInMux                                 0              2095  RISE       1
I__168/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__169/I                                                                 Odrv12                                  0              4978  RISE       1
I__169/O                                                                 Odrv12                                491              5469  RISE       1
I__170/I                                                                 Sp12to4                                 0              5469  RISE       1
I__170/O                                                                 Sp12to4                               428              5896  RISE       1
I__171/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__171/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__172/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__172/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__173/I                                                                 LocalMux                                0              6373  RISE       1
I__173/O                                                                 LocalMux                              330              6703  RISE       1
I__174/I                                                                 IoInMux                                 0              6703  RISE       1
I__174/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__776/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__776/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__777/I                                                                 GlobalMux                               0              7580  RISE       1
I__777/O                                                                 GlobalMux                             154              7734  RISE       1
I__781/I                                                                 ClkMux                                  0              7734  RISE       1
I__781/O                                                                 ClkMux                                309              8042  RISE       1
PixelZ0_LC_2_3_5/clk                                                     LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (VGAClock.PixelClock_inst/PLLOUTCORE:R vs. VGAClock.PixelClock_inst/PLLOUTCORE:R)
***************************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : y_9_LC_2_7_0/lcout
Path End         : PixelZ0_LC_2_3_5/in2
Capture Clock    : PixelZ0_LC_2_3_5/clk
Setup Constraint : 6101p
Path slack       : -12604p

Capture Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#2)    6101
+ Master Clock Source Latency                                              0
+ Capture Clock Path Delay                                              8042
- Setup Time                                                            -372
--------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                         13772

Launch Clock Arrival Time (VGAClock.PixelClock_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                             0
+ Launch Clock Path Delay                                              8042
+ Clock To Q                                                            540
+ Data Path Delay                                                     17794
-------------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                         26376
 
Launch Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__165/I                                                                 Odrv4                                   0              1127  RISE       1
I__165/O                                                                 Odrv4                                 351              1478  RISE       1
I__166/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__166/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__167/I                                                                 LocalMux                                0              1765  RISE       1
I__167/O                                                                 LocalMux                              330              2095  RISE       1
I__168/I                                                                 IoInMux                                 0              2095  RISE       1
I__168/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__169/I                                                                 Odrv12                                  0              4978  RISE       1
I__169/O                                                                 Odrv12                                491              5469  RISE       1
I__170/I                                                                 Sp12to4                                 0              5469  RISE       1
I__170/O                                                                 Sp12to4                               428              5896  RISE       1
I__171/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__171/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__172/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__172/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__173/I                                                                 LocalMux                                0              6373  RISE       1
I__173/O                                                                 LocalMux                              330              6703  RISE       1
I__174/I                                                                 IoInMux                                 0              6703  RISE       1
I__174/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__776/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__776/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__777/I                                                                 GlobalMux                               0              7580  RISE       1
I__777/O                                                                 GlobalMux                             154              7734  RISE       1
I__778/I                                                                 ClkMux                                  0              7734  RISE       1
I__778/O                                                                 ClkMux                                309              8042  RISE       1
y_9_LC_2_7_0/clk                                                         LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                 model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
y_9_LC_2_7_0/lcout                                                       LogicCell40_SEQ_MODE_1000    540              8582  -12604  RISE       5
I__579/I                                                                 LocalMux                       0              8582  -12604  RISE       1
I__579/O                                                                 LocalMux                     330              8912  -12604  RISE       1
I__582/I                                                                 InMux                          0              8912  -12604  RISE       1
I__582/O                                                                 InMux                        259              9172  -12604  RISE       1
I__586/I                                                                 CascadeMux                     0              9172  -12604  RISE       1
I__586/O                                                                 CascadeMux                     0              9172  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_c_LC_1_6_0/in2               LogicCell40_SEQ_MODE_0000      0              9172  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_c_LC_1_6_0/carryout          LogicCell40_SEQ_MODE_0000    231              9403  -12604  RISE       1
I__249/I                                                                 InMux                          0              9403  -12604  RISE       1
I__249/O                                                                 InMux                        259              9663  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_THRU_LUT4_0_LC_1_6_1/in3     LogicCell40_SEQ_MODE_0000      0              9663  -12604  RISE       1
un2_y_if_generate_plus_mult1_un26_sum_cry_2_THRU_LUT4_0_LC_1_6_1/lcout   LogicCell40_SEQ_MODE_0000    316              9978  -12604  RISE       1
I__246/I                                                                 LocalMux                       0              9978  -12604  RISE       1
I__246/O                                                                 LocalMux                     330             10308  -12604  RISE       1
I__247/I                                                                 InMux                          0             10308  -12604  RISE       1
I__247/O                                                                 InMux                        259             10567  -12604  RISE       1
I__248/I                                                                 CascadeMux                     0             10567  -12604  RISE       1
I__248/O                                                                 CascadeMux                     0             10567  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFF_LC_1_5_2/in2       LogicCell40_SEQ_MODE_0000      0             10567  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_3_c_RNIDRFF_LC_1_5_2/carryout  LogicCell40_SEQ_MODE_0000    231             10799  -12604  RISE       2
I__215/I                                                                 InMux                          0             10799  -12604  RISE       1
I__215/O                                                                 InMux                        259             11058  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNI75T2_LC_1_5_3/in3       LogicCell40_SEQ_MODE_0000      0             11058  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNI75T2_LC_1_5_3/lcout     LogicCell40_SEQ_MODE_0000    316             11374  -12604  RISE       3
I__346/I                                                                 LocalMux                       0             11374  -12604  RISE       1
I__346/O                                                                 LocalMux                     330             11703  -12604  RISE       1
I__349/I                                                                 InMux                          0             11703  -12604  RISE       1
I__349/O                                                                 InMux                        259             11963  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEAQ5_LC_1_5_6/in0       LogicCell40_SEQ_MODE_0000      0             11963  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEAQ5_LC_1_5_6/lcout     LogicCell40_SEQ_MODE_0000    449             12412  -12604  RISE       1
I__343/I                                                                 LocalMux                       0             12412  -12604  RISE       1
I__343/O                                                                 LocalMux                     330             12741  -12604  RISE       1
I__344/I                                                                 InMux                          0             12741  -12604  RISE       1
I__344/O                                                                 InMux                        259             13001  -12604  RISE       1
I__345/I                                                                 CascadeMux                     0             13001  -12604  RISE       1
I__345/O                                                                 CascadeMux                     0             13001  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/in2       LogicCell40_SEQ_MODE_0000      0             13001  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/carryout  LogicCell40_SEQ_MODE_0000    231             13232  -12604  RISE       1
I__339/I                                                                 InMux                          0             13232  -12604  RISE       1
I__339/O                                                                 InMux                        259             13492  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_6_THRU_LUT4_0_LC_2_5_5/in3     LogicCell40_SEQ_MODE_0000      0             13492  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_6_THRU_LUT4_0_LC_2_5_5/lcout   LogicCell40_SEQ_MODE_0000    316             13808  -12604  RISE       1
I__336/I                                                                 LocalMux                       0             13808  -12604  RISE       1
I__336/O                                                                 LocalMux                     330             14137  -12604  RISE       1
I__337/I                                                                 InMux                          0             14137  -12604  RISE       1
I__337/O                                                                 InMux                        259             14397  -12604  RISE       1
I__338/I                                                                 CascadeMux                     0             14397  -12604  RISE       1
I__338/O                                                                 CascadeMux                     0             14397  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4C_LC_1_5_4/in2       LogicCell40_SEQ_MODE_0000      0             14397  -12604  RISE       1
un2_y_if_generate_plus_mult1_un33_sum_cry_5_c_RNIFP4C_LC_1_5_4/lcout     LogicCell40_SEQ_MODE_0000    379             14775  -12604  RISE       4
I__352/I                                                                 LocalMux                       0             14775  -12604  RISE       1
I__352/O                                                                 LocalMux                     330             15105  -12604  RISE       1
I__354/I                                                                 InMux                          0             15105  -12604  RISE       1
I__354/O                                                                 InMux                        259             15365  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/in0       LogicCell40_SEQ_MODE_0000      0             15365  -12604  RISE       1
un2_y_if_generate_plus_mult1_un40_sum_cry_5_c_RNIAP1U_LC_2_5_4/lcout     LogicCell40_SEQ_MODE_0000    449             15813  -12604  RISE       1
I__341/I                                                                 LocalMux                       0             15813  -12604  RISE       1
I__341/O                                                                 LocalMux                     330             16143  -12604  RISE       1
I__342/I                                                                 InMux                          0             16143  -12604  RISE       1
I__342/O                                                                 InMux                        259             16402  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVO91_LC_2_4_5/in1      LogicCell40_SEQ_MODE_0000      0             16402  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_6_c_RNIOVO91_LC_2_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             16802  -12604  RISE       4
I__304/I                                                                 LocalMux                       0             16802  -12604  RISE       1
I__304/O                                                                 LocalMux                     330             17132  -12604  RISE       1
I__306/I                                                                 InMux                          0             17132  -12604  RISE       1
I__306/O                                                                 InMux                        259             17391  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_5_c_RNI678Q2_LC_2_4_4/in0      LogicCell40_SEQ_MODE_0000      0             17391  -12604  RISE       1
un2_y_if_generate_plus_mult1_un47_sum_cry_5_c_RNI678Q2_LC_2_4_4/lcout    LogicCell40_SEQ_MODE_0000    449             17840  -12604  RISE       1
I__313/I                                                                 LocalMux                       0             17840  -12604  RISE       1
I__313/O                                                                 LocalMux                     330             18170  -12604  RISE       1
I__314/I                                                                 InMux                          0             18170  -12604  RISE       1
I__314/O                                                                 InMux                        259             18429  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6S2_LC_1_4_5/in1      LogicCell40_SEQ_MODE_0000      0             18429  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_6_c_RNIIM6S2_LC_1_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             18829  -12604  RISE       4
I__225/I                                                                 LocalMux                       0             18829  -12604  RISE       1
I__225/O                                                                 LocalMux                     330             19159  -12604  RISE       1
I__227/I                                                                 InMux                          0             19159  -12604  RISE       1
I__227/O                                                                 InMux                        259             19418  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_5_c_RNI3IEJ5_LC_1_4_4/in0      LogicCell40_SEQ_MODE_0000      0             19418  -12604  RISE       1
un2_y_if_generate_plus_mult1_un54_sum_cry_5_c_RNI3IEJ5_LC_1_4_4/lcout    LogicCell40_SEQ_MODE_0000    449             19867  -12604  RISE       1
I__234/I                                                                 LocalMux                       0             19867  -12604  RISE       1
I__234/O                                                                 LocalMux                     330             20197  -12604  RISE       1
I__235/I                                                                 InMux                          0             20197  -12604  RISE       1
I__235/O                                                                 InMux                        259             20456  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKR5_LC_1_3_5/in1      LogicCell40_SEQ_MODE_0000      0             20456  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_6_c_RNIDAKR5_LC_1_3_5/lcout    LogicCell40_SEQ_MODE_0000    400             20856  -12604  RISE       4
I__197/I                                                                 LocalMux                       0             20856  -12604  RISE       1
I__197/O                                                                 LocalMux                     330             21186  -12604  RISE       1
I__199/I                                                                 InMux                          0             21186  -12604  RISE       1
I__199/O                                                                 InMux                        259             21445  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGA9KB_LC_1_3_4/in0      LogicCell40_SEQ_MODE_0000      0             21445  -12604  RISE       1
un2_y_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGA9KB_LC_1_3_4/lcout    LogicCell40_SEQ_MODE_0000    449             21894  -12604  RISE       1
I__206/I                                                                 LocalMux                       0             21894  -12604  RISE       1
I__206/O                                                                 LocalMux                     330             22224  -12604  RISE       1
I__207/I                                                                 InMux                          0             22224  -12604  RISE       1
I__207/O                                                                 InMux                        259             22483  -12604  RISE       1
un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI1NVUB_LC_1_2_5/in1      LogicCell40_SEQ_MODE_0000      0             22483  -12604  RISE       1
un2_y_if_generate_plus_mult1_un68_sum_cry_6_c_RNI1NVUB_LC_1_2_5/lcout    LogicCell40_SEQ_MODE_0000    400             22883  -12604  RISE       5
I__283/I                                                                 LocalMux                       0             22883  -12604  RISE       1
I__283/O                                                                 LocalMux                     330             23213  -12604  RISE       1
I__285/I                                                                 InMux                          0             23213  -12604  RISE       1
I__285/O                                                                 InMux                        259             23472  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/in3           LogicCell40_SEQ_MODE_0000      0             23472  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/lcout         LogicCell40_SEQ_MODE_0000    316             23788  -12604  RISE       1
I__280/I                                                                 LocalMux                       0             23788  -12604  RISE       1
I__280/O                                                                 LocalMux                     330             24117  -12604  RISE       1
I__281/I                                                                 InMux                          0             24117  -12604  RISE       1
I__281/O                                                                 InMux                        259             24377  -12604  RISE       1
I__282/I                                                                 CascadeMux                     0             24377  -12604  RISE       1
I__282/O                                                                 CascadeMux                     0             24377  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/in2           LogicCell40_SEQ_MODE_0000      0             24377  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_2_2_4/carryout      LogicCell40_SEQ_MODE_0000    231             24608  -12604  RISE       1
I__277/I                                                                 InMux                          0             24608  -12604  RISE       1
I__277/O                                                                 InMux                        259             24868  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MON_LC_2_2_5/in3      LogicCell40_SEQ_MODE_0000      0             24868  -12604  RISE       1
un2_y_if_generate_plus_mult1_un75_sum_cry_6_c_RNIP7MON_LC_2_2_5/ltout    LogicCell40_SEQ_MODE_0000    274             25141  -12604  FALL       1
I__276/I                                                                 CascadeMux                     0             25141  -12604  FALL       1
I__276/O                                                                 CascadeMux                     0             25141  -12604  FALL       1
Pixel_RNO_7_LC_2_2_6/in2                                                 LogicCell40_SEQ_MODE_0000      0             25141  -12604  FALL       1
Pixel_RNO_7_LC_2_2_6/lcout                                               LogicCell40_SEQ_MODE_0000    379             25520  -12604  RISE       1
I__259/I                                                                 LocalMux                       0             25520  -12604  RISE       1
I__259/O                                                                 LocalMux                     330             25850  -12604  RISE       1
I__260/I                                                                 InMux                          0             25850  -12604  RISE       1
I__260/O                                                                 InMux                        259             26109  -12604  RISE       1
Pixel_RNO_2_LC_2_3_4/in3                                                 LogicCell40_SEQ_MODE_0000      0             26109  -12604  RISE       1
Pixel_RNO_2_LC_2_3_4/ltout                                               LogicCell40_SEQ_MODE_0000    267             26376  -12604  RISE       1
I__258/I                                                                 CascadeMux                     0             26376  -12604  RISE       1
I__258/O                                                                 CascadeMux                     0             26376  -12604  RISE       1
PixelZ0_LC_2_3_5/in2                                                     LogicCell40_SEQ_MODE_1000      0             26376  -12604  RISE       1

Capture Clock Path
pin name                                                                 model name                          delay  cumulative delay  edge  Fanout
-----------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                               SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                      IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                               IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                              PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                               PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__165/I                                                                 Odrv4                                   0              1127  RISE       1
I__165/O                                                                 Odrv4                                 351              1478  RISE       1
I__166/I                                                                 IoSpan4Mux                              0              1478  RISE       1
I__166/O                                                                 IoSpan4Mux                            288              1765  RISE       1
I__167/I                                                                 LocalMux                                0              1765  RISE       1
I__167/O                                                                 LocalMux                              330              2095  RISE       1
I__168/I                                                                 IoInMux                                 0              2095  RISE       1
I__168/O                                                                 IoInMux                               259              2355  RISE       1
VGAClock.PixelClock_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
VGAClock.PixelClock_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__169/I                                                                 Odrv12                                  0              4978  RISE       1
I__169/O                                                                 Odrv12                                491              5469  RISE       1
I__170/I                                                                 Sp12to4                                 0              5469  RISE       1
I__170/O                                                                 Sp12to4                               428              5896  RISE       1
I__171/I                                                                 Span4Mux_h                              0              5896  RISE       1
I__171/O                                                                 Span4Mux_h                            302              6198  RISE       1
I__172/I                                                                 Span4Mux_s1_h                           0              6198  RISE       1
I__172/O                                                                 Span4Mux_s1_h                         175              6373  RISE       1
I__173/I                                                                 LocalMux                                0              6373  RISE       1
I__173/O                                                                 LocalMux                              330              6703  RISE       1
I__174/I                                                                 IoInMux                                 0              6703  RISE       1
I__174/O                                                                 IoInMux                               259              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER       ICE_GB                                  0              6962  RISE       1
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT             ICE_GB                                617              7580  RISE      23
I__776/I                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__776/O                                                                 gio2CtrlBuf                             0              7580  RISE       1
I__777/I                                                                 GlobalMux                               0              7580  RISE       1
I__777/O                                                                 GlobalMux                             154              7734  RISE       1
I__781/I                                                                 ClkMux                                  0              7734  RISE       1
I__781/O                                                                 ClkMux                                309              8042  RISE       1
PixelZ0_LC_2_3_5/clk                                                     LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14353


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5771
---------------------------- ------
Clock To Out Delay            14353

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__784/I                                                                     ClkMux                              0      7734               RISE  1       
I__784/O                                                                     ClkMux                              309    8042               RISE  1       
HSyncZ0_LC_5_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_5_2_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  1       
I__669/I                         Odrv4                      0      8582               RISE  1       
I__669/O                         Odrv4                      351    8933               RISE  1       
I__670/I                         Span4Mux_h                 0      8933               RISE  1       
I__670/O                         Span4Mux_h                 302    9235               RISE  1       
I__671/I                         Span4Mux_s0_v              0      9235               RISE  1       
I__671/O                         Span4Mux_s0_v              203    9438               RISE  1       
I__672/I                         LocalMux                   0      9438               RISE  1       
I__672/O                         LocalMux                   330    9768               RISE  1       
I__673/I                         IoInMux                    0      9768               RISE  1       
I__673/O                         IoInMux                    259    10027              RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10027              RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12265              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      12265              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14353              FALL  1       
HSync                            SimpleVGA                  0      14353              FALL  1       

6.2.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14640


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6058
---------------------------- ------
Clock To Out Delay            14640

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__781/I                                                                     ClkMux                              0      7734               RISE  1       
I__781/O                                                                     ClkMux                              309    8042               RISE  1       
PixelZ0_LC_2_3_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_2_3_5/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  1       
I__252/I                         Odrv4                      0      8582               RISE  1       
I__252/O                         Odrv4                      351    8933               RISE  1       
I__253/I                         Span4Mux_h                 0      8933               RISE  1       
I__253/O                         Span4Mux_h                 302    9235               RISE  1       
I__254/I                         Span4Mux_s1_v              0      9235               RISE  1       
I__254/O                         Span4Mux_s1_v              203    9438               RISE  1       
I__255/I                         IoSpan4Mux                 0      9438               RISE  1       
I__255/O                         IoSpan4Mux                 288    9726               RISE  1       
I__256/I                         LocalMux                   0      9726               RISE  1       
I__256/O                         LocalMux                   330    10055              RISE  1       
I__257/I                         IoInMux                    0      10055              RISE  1       
I__257/O                         IoInMux                    259    10315              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10315              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12552              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12552              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14640              FALL  1       
Pixel                            SimpleVGA                  0      14640              FALL  1       

6.2.3::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14135


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5553
---------------------------- ------
Clock To Out Delay            14135

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__786/I                                                                     ClkMux                              0      7734               RISE  1       
I__786/O                                                                     ClkMux                              309    8042               RISE  1       
VSyncZ0_LC_6_2_3/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_6_2_3/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  1       
I__787/I                         Odrv4                      0      8582               RISE  1       
I__787/O                         Odrv4                      351    8933               RISE  1       
I__788/I                         IoSpan4Mux                 0      8933               RISE  1       
I__788/O                         IoSpan4Mux                 288    9221               RISE  1       
I__789/I                         LocalMux                   0      9221               RISE  1       
I__789/O                         LocalMux                   330    9550               RISE  1       
I__790/I                         IoInMux                    0      9550               RISE  1       
I__790/O                         IoInMux                    259    9810               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9810               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12047              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      12047              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14135              FALL  1       
VSync                            SimpleVGA                  0      14135              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13905


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5323
---------------------------- ------
Clock To Out Delay            13905

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__784/I                                                                     ClkMux                              0      7734               RISE  1       
I__784/O                                                                     ClkMux                              309    8042               RISE  1       
HSyncZ0_LC_5_2_7/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSyncZ0_LC_5_2_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  1       
I__669/I                         Odrv4                      0      8582               FALL  1       
I__669/O                         Odrv4                      372    8954               FALL  1       
I__670/I                         Span4Mux_h                 0      8954               FALL  1       
I__670/O                         Span4Mux_h                 316    9270               FALL  1       
I__671/I                         Span4Mux_s0_v              0      9270               FALL  1       
I__671/O                         Span4Mux_s0_v              189    9459               FALL  1       
I__672/I                         LocalMux                   0      9459               FALL  1       
I__672/O                         LocalMux                   309    9768               FALL  1       
I__673/I                         IoInMux                    0      9768               FALL  1       
I__673/O                         IoInMux                    217    9985               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9985               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11991              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11991              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13905              RISE  1       
HSync                            SimpleVGA                  0      13905              RISE  1       

6.5.2::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 14235


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5653
---------------------------- ------
Clock To Out Delay            14235

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__781/I                                                                     ClkMux                              0      7734               RISE  1       
I__781/O                                                                     ClkMux                              309    8042               RISE  1       
PixelZ0_LC_2_3_5/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
PixelZ0_LC_2_3_5/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  1       
I__252/I                         Odrv4                      0      8582               RISE  1       
I__252/O                         Odrv4                      351    8933               RISE  1       
I__253/I                         Span4Mux_h                 0      8933               RISE  1       
I__253/O                         Span4Mux_h                 302    9235               RISE  1       
I__254/I                         Span4Mux_s1_v              0      9235               RISE  1       
I__254/O                         Span4Mux_s1_v              203    9438               RISE  1       
I__255/I                         IoSpan4Mux                 0      9438               RISE  1       
I__255/O                         IoSpan4Mux                 288    9726               RISE  1       
I__256/I                         LocalMux                   0      9726               RISE  1       
I__256/O                         LocalMux                   330    10055              RISE  1       
I__257/I                         IoInMux                    0      10055              RISE  1       
I__257/O                         IoInMux                    259    10315              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10315              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12321              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12321              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14235              RISE  1       
Pixel                            SimpleVGA                  0      14235              RISE  1       

6.5.3::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : VGAClock.PixelClock_inst/PLLOUTCORE:R
Clock to Out Delay : 13723


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5141
---------------------------- ------
Clock To Out Delay            13723

Launch Clock Path
pin name                                                                     model name                          delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                                   SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                          IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                                   IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                                  PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                                   PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__165/I                                                                     Odrv4                               0      1127               RISE  1       
I__165/O                                                                     Odrv4                               351    1478               RISE  1       
I__166/I                                                                     IoSpan4Mux                          0      1478               RISE  1       
I__166/O                                                                     IoSpan4Mux                          288    1765               RISE  1       
I__167/I                                                                     LocalMux                            0      1765               RISE  1       
I__167/O                                                                     LocalMux                            330    2095               RISE  1       
I__168/I                                                                     IoInMux                             0      2095               RISE  1       
I__168/O                                                                     IoInMux                             259    2355               RISE  1       
VGAClock.PixelClock_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
VGAClock.PixelClock_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
VGAClock.PixelClock_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--VGAClock.PixelClock_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__169/I                                                                     Odrv12                              0      4978               RISE  1       
I__169/O                                                                     Odrv12                              491    5469               RISE  1       
I__170/I                                                                     Sp12to4                             0      5469               RISE  1       
I__170/O                                                                     Sp12to4                             428    5896               RISE  1       
I__171/I                                                                     Span4Mux_h                          0      5896               RISE  1       
I__171/O                                                                     Span4Mux_h                          302    6198               RISE  1       
I__172/I                                                                     Span4Mux_s1_h                       0      6198               RISE  1       
I__172/O                                                                     Span4Mux_s1_h                       175    6373               RISE  1       
I__173/I                                                                     LocalMux                            0      6373               RISE  1       
I__173/O                                                                     LocalMux                            330    6703               RISE  1       
I__174/I                                                                     IoInMux                             0      6703               RISE  1       
I__174/O                                                                     IoInMux                             259    6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/USERSIGNALTOGLOBALBUFFER           ICE_GB                              0      6962               RISE  1       
VGAClock.PLLOUTCORE_derived_clock_RNIE579/GLOBALBUFFEROUTPUT                 ICE_GB                              617    7580               RISE  23      
I__776/I                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__776/O                                                                     gio2CtrlBuf                         0      7580               RISE  1       
I__777/I                                                                     GlobalMux                           0      7580               RISE  1       
I__777/O                                                                     GlobalMux                           154    7734               RISE  1       
I__786/I                                                                     ClkMux                              0      7734               RISE  1       
I__786/O                                                                     ClkMux                              309    8042               RISE  1       
VSyncZ0_LC_6_2_3/clk                                                         LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSyncZ0_LC_6_2_3/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  1       
I__787/I                         Odrv4                      0      8582               FALL  1       
I__787/O                         Odrv4                      372    8954               FALL  1       
I__788/I                         IoSpan4Mux                 0      8954               FALL  1       
I__788/O                         IoSpan4Mux                 323    9277               FALL  1       
I__789/I                         LocalMux                   0      9277               FALL  1       
I__789/O                         LocalMux                   309    9585               FALL  1       
I__790/I                         IoInMux                    0      9585               FALL  1       
I__790/O                         IoInMux                    217    9803               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9803               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11809              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11809              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13723              RISE  1       
VSync                            SimpleVGA                  0      13723              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

