{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588943995062 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588943995069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 08 08:19:54 2020 " "Processing started: Fri May 08 08:19:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588943995069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588943995069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off zxnext_UnAmiga -c zxnext_UnAmiga " "Command: quartus_map --read_settings_files=on --write_settings_files=off zxnext_UnAmiga -c zxnext_UnAmiga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588943995069 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588943996346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588943996346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/video/tilemap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/video/tilemap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tilemap-rtl " "Found design unit 1: tilemap-rtl" {  } { { "../src/UnAmiga/video/tilemap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/tilemap.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008590 ""} { "Info" "ISGN_ENTITY_NAME" "1 tilemap " "Found entity 1: tilemap" {  } { { "../src/UnAmiga/video/tilemap.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/tilemap.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/video/sprites.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/video/sprites.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sprites-rtl " "Found design unit 1: sprites-rtl" {  } { { "../src/UnAmiga/video/sprites.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/sprites.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008596 ""} { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "../src/UnAmiga/video/sprites.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/sprites.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/sigma_delta_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/sigma_delta_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 sigma_delta_dac " "Found entity 1: sigma_delta_dac" {  } { { "../src/audio/audio_i2s/sigma_delta_dac.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/sigma_delta_dac.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/i2s_mister.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/i2s_mister.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_mister " "Found entity 1: i2s_mister" {  } { { "../src/audio/audio_i2s/i2s_mister.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/i2s_mister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_compressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_compressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 audio_compressor " "Found entity 1: audio_compressor" {  } { { "../src/audio/audio_i2s/audio_compressor.sv" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_compressor.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/dac_if.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/dac_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac_if-Behavioral " "Found design unit 1: dac_if-Behavioral" {  } { { "../src/audio/audio_i2s/dac_if.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/dac_if.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008621 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac_if " "Found entity 1: dac_if" {  } { { "../src/audio/audio_i2s/dac_if.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/dac_if.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_top-Behavioral " "Found design unit 1: audio_top-Behavioral" {  } { { "../src/audio/audio_i2s/audio_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_top.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008625 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_top " "Found entity 1: audio_top" {  } { { "../src/audio/audio_i2s/audio_top.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008625 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "audio_out.v(44) " "Verilog HDL information at audio_out.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../src/audio/audio_i2s/audio_out.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_out.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1588944008629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_out.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_i2s/audio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_out " "Found entity 1: audio_out" {  } { { "../src/audio/audio_i2s/audio_out.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_out.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008634 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpf_aud " "Found entity 2: lpf_aud" {  } { { "../src/audio/audio_i2s/audio_out.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_i2s/audio_out.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/rom/bootrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/rom/bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootrom-RTL " "Found design unit 1: bootrom-RTL" {  } { { "../src/UnAmiga/rom/bootrom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/rom/bootrom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008642 ""} { "Info" "ISGN_ENTITY_NAME" "1 bootrom " "Found entity 1: bootrom" {  } { { "../src/UnAmiga/rom/bootrom.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/rom/bootrom.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/zxnext.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/zxnext.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxnext-rtl " "Found design unit 1: zxnext-rtl" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 224 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008655 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxnext " "Found entity 1: zxnext" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/zxnext_unamiga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/unamiga/zxnext_unamiga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ZXNEXT_UnAmiga-rtl " "Found design unit 1: ZXNEXT_UnAmiga-rtl" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 162 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ZXNEXT_UnAmiga " "Found entity 1: ZXNEXT_UnAmiga" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/bufgmux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/bufgmux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFGMUX1-BUFGMUX1_V " "Found design unit 1: BUFGMUX1-BUFGMUX1_V" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008667 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFGMUX1 " "Found entity 1: BUFGMUX1" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008667 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/synth-zxnext-UnAmiga/zxnext.vhd " "Can't analyze file -- file ../src/synth-zxnext-UnAmiga/zxnext.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588944008673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/tdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/tdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdpram-rtl " "Found design unit 1: tdpram-rtl" {  } { { "../src/ram/tdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/tdpram.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008678 ""} { "Info" "ISGN_ENTITY_NAME" "1 tdpram " "Found entity 1: tdpram" {  } { { "../src/ram/tdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/tdpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80na.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80na.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80Na-rtl " "Found design unit 1: T80Na-rtl" {  } { { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008683 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80Na " "Found entity 1: T80Na" {  } { { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_pack.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Z80N_pack " "Found design unit 1: Z80N_pack" {  } { { "../src/cpu/t80n_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008688 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T80N_Pack " "Found design unit 2: T80N_Pack" {  } { { "../src/cpu/t80n_pack.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_pack.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_MCode-rtl " "Found design unit 1: T80N_MCode-rtl" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008695 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_MCode " "Found entity 1: T80N_MCode" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N_ALU-rtl " "Found design unit 1: T80N_ALU-rtl" {  } { { "../src/cpu/t80n_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008700 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N_ALU " "Found entity 1: T80N_ALU" {  } { { "../src/cpu/t80n_alu.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_alu.vhd" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/cpu/t80n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T80N-rtl " "Found design unit 1: T80N-rtl" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008708 ""} { "Info" "ISGN_ENTITY_NAME" "1 T80N " "Found entity 1: T80N" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008708 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../src/synth-zxnext-UnAmiga/rom/bootrom.vhd " "Can't analyze file -- file ../src/synth-zxnext-UnAmiga/rom/bootrom.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1588944008713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_transmit-rtl " "Found design unit 1: i2s_transmit-rtl" {  } { { "../src/audio/i2s/i2s_transmit.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008718 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_transmit " "Found entity 1: i2s_transmit" {  } { { "../src/audio/i2s/i2s_transmit.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_transmit.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_slave-rtl " "Found design unit 1: i2s_slave-rtl" {  } { { "../src/audio/i2s/i2s_slave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008722 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_slave " "Found entity 1: i2s_slave" {  } { { "../src/audio/i2s/i2s_slave.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_slave.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_receive-rtl " "Found design unit 1: i2s_receive-rtl" {  } { { "../src/audio/i2s/i2s_receive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008727 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_receive " "Found entity 1: i2s_receive" {  } { { "../src/audio/i2s/i2s_receive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_receive.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../src/audio/i2s/i2s_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008731 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../src/audio/i2s/i2s_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s/i2s_master.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram2-rtl " "Found design unit 1: dpram2-rtl" {  } { { "../src/ram/dpram2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram2.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008736 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "../src/ram/dpram2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram2.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/vga/scan_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scan_convert-RTL " "Found design unit 1: scan_convert-RTL" {  } { { "../src/video/vga/scan_convert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008741 ""} { "Info" "ISGN_ENTITY_NAME" "1 scan_convert " "Found entity 1: scan_convert" {  } { { "../src/video/vga/scan_convert.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula_timing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula_timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula_timing-Behavior " "Found design unit 1: zxula_timing-Behavior" {  } { { "../src/video/zxula_timing.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula_timing.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008746 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula_timing " "Found entity 1: zxula_timing" {  } { { "../src/video/zxula_timing.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula_timing.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/zxula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zxula-rtl " "Found design unit 1: zxula-rtl" {  } { { "../src/video/zxula.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008751 ""} { "Info" "ISGN_ENTITY_NAME" "1 zxula " "Found entity 1: zxula" {  } { { "../src/video/zxula.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/zxula.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/lores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/lores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lores-rtl " "Found design unit 1: lores-rtl" {  } { { "../src/video/lores.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/lores.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008755 ""} { "Info" "ISGN_ENTITY_NAME" "1 lores " "Found entity 1: lores" {  } { { "../src/video/lores.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/lores.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/layer2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/video/layer2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 layer2-rtl " "Found design unit 1: layer2-rtl" {  } { { "../src/video/layer2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/layer2.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008760 ""} { "Info" "ISGN_ENTITY_NAME" "1 layer2 " "Found entity 1: layer2" {  } { { "../src/video/layer2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/layer2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/ym2149.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/ym2149.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 YM2149-RTL " "Found design unit 1: YM2149-RTL" {  } { { "../src/audio/ym2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/ym2149.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008765 ""} { "Info" "ISGN_ENTITY_NAME" "1 YM2149 " "Found entity 1: YM2149" {  } { { "../src/audio/ym2149.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/ym2149.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/turbosound.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/turbosound.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 turbosound-rtl " "Found design unit 1: turbosound-rtl" {  } { { "../src/audio/turbosound.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008770 ""} { "Info" "ISGN_ENTITY_NAME" "1 turbosound " "Found entity 1: turbosound" {  } { { "../src/audio/turbosound.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/soundrive.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/soundrive.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soundrive-rtl " "Found design unit 1: soundrive-rtl" {  } { { "../src/audio/soundrive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/soundrive.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008775 ""} { "Info" "ISGN_ENTITY_NAME" "1 soundrive " "Found entity 1: soundrive" {  } { { "../src/audio/soundrive.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/soundrive.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/pwm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-rtl " "Found design unit 1: pwm-rtl" {  } { { "../src/audio/pwm.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/pwm.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008780 ""} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "../src/audio/pwm.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/pwm.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-rtl " "Found design unit 1: i2s-rtl" {  } { { "../src/audio/i2s.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008784 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "../src/audio/i2s.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/dac.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/dac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dac-rtl " "Found design unit 1: dac-rtl" {  } { { "../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/dac.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008789 ""} { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../src/audio/dac.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/dac.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_mixer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/audio/audio_mixer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 audio_mixer-rtl " "Found design unit 1: audio_mixer-rtl" {  } { { "../src/audio/audio_mixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_mixer.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008794 ""} { "Info" "ISGN_ENTITY_NAME" "1 audio_mixer " "Found entity 1: audio_mixer" {  } { { "../src/audio/audio_mixer.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/audio_mixer.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "../src/misc/synchronize.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/synchronize.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008798 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "../src/misc/synchronize.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/synchronize.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debounce-rtl " "Found design unit 1: debounce-rtl" {  } { { "../src/misc/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/debounce.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008803 ""} { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/misc/debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/debounce.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 asymmetrical_debounce-rtl " "Found design unit 1: asymmetrical_debounce-rtl" {  } { { "../src/misc/asymmetrical_debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008808 ""} { "Info" "ISGN_ENTITY_NAME" "1 asymmetrical_debounce " "Found entity 1: asymmetrical_debounce" {  } { { "../src/misc/asymmetrical_debounce.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/misc/asymmetrical_debounce.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/membrane.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/membrane.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 membrane-rtl " "Found design unit 1: membrane-rtl" {  } { { "../src/input/membrane/membrane.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/membrane.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008813 ""} { "Info" "ISGN_ENTITY_NAME" "1 membrane " "Found entity 1: membrane" {  } { { "../src/input/membrane/membrane.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/membrane.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 emu_fnkeys-rtl " "Found design unit 1: emu_fnkeys-rtl" {  } { { "../src/input/membrane/emu_fnkeys.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008818 ""} { "Info" "ISGN_ENTITY_NAME" "1 emu_fnkeys " "Found entity 1: emu_fnkeys" {  } { { "../src/input/membrane/emu_fnkeys.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/membrane/emu_fnkeys.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyb-rtl " "Found design unit 1: ps2_keyb-rtl" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyb " "Found entity 1: ps2_keyb" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_iobase-rtl " "Found design unit 1: ps2_iobase-rtl" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008827 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_iobase " "Found entity 1: ps2_iobase" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keymaps-Behavior " "Found design unit 1: keymaps-Behavior" {  } { { "../src/input/keyboard/keymaps.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008832 ""} { "Info" "ISGN_ENTITY_NAME" "1 keymaps " "Found entity 1: keymaps" {  } { { "../src/input/keyboard/keymaps.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/keymaps.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/ps2_mouse.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/input/ps2_mouse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "../src/input/ps2_mouse.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/ps2_mouse.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/spram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/spram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spram-rtl " "Found design unit 1: spram-rtl" {  } { { "../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/spram.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008845 ""} { "Info" "ISGN_ENTITY_NAME" "1 spram " "Found entity 1: spram" {  } { { "../src/ram/spram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/spram.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/sdpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/sdpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sdpram-rtl " "Found design unit 1: sdpram-rtl" {  } { { "../src/ram/sdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008849 ""} { "Info" "ISGN_ENTITY_NAME" "1 sdpram " "Found entity 1: sdpram" {  } { { "../src/ram/sdpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/ram/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-rtl " "Found design unit 1: dpram-rtl" {  } { { "../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008854 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "../src/ram/dpram.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/dpram.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/multiface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/multiface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiface-rtl " "Found design unit 1: multiface-rtl" {  } { { "../src/device/multiface.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/multiface.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008858 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiface " "Found entity 1: multiface" {  } { { "../src/device/multiface.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/multiface.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/dma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/dma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z80dma-z80dma_unit " "Found design unit 1: z80dma-z80dma_unit" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008864 ""} { "Info" "ISGN_ENTITY_NAME" "1 z80dma " "Found entity 1: z80dma" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/divmmc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/divmmc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divmmc-rtl " "Found design unit 1: divmmc-rtl" {  } { { "../src/device/divmmc.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/divmmc.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008869 ""} { "Info" "ISGN_ENTITY_NAME" "1 divmmc " "Found entity 1: divmmc" {  } { { "../src/device/divmmc.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/divmmc.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/copper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/device/copper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 copper-rtl " "Found design unit 1: copper-rtl" {  } { { "../src/device/copper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/copper.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008873 ""} { "Info" "ISGN_ENTITY_NAME" "1 copper " "Found entity 1: copper" {  } { { "../src/device/copper.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/copper.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "../src/serial/uart.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008878 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/serial/uart.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/spi_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/spi_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 spi_master-rtl " "Found design unit 1: spi_master-rtl" {  } { { "../src/serial/spi_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/spi_master.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008883 ""} { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/serial/spi_master.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/spi_master.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/fifop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/benit/downloads/unamiga/zxdos/cores/zx_spectrum_next_fpga-master-altera-transitiom/zxnext/src/serial/fifop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifop-rtl " "Found design unit 1: fifop-rtl" {  } { { "../src/serial/fifop.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/fifop.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008888 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifop " "Found entity 1: fifop" {  } { { "../src/serial/fifop.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/fifop.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocks-SYN " "Found design unit 1: clocks-SYN" {  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008894 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clocks2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clocks2-SYN " "Found design unit 1: clocks2-SYN" {  } { { "clocks2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008900 ""} { "Info" "ISGN_ENTITY_NAME" "1 clocks2 " "Found entity 1: clocks2" {  } { { "clocks2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944008900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944008900 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ZXNEXT_UnAmiga " "Elaborating entity \"ZXNEXT_UnAmiga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588944009606 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram2_addr_o ZXNEXT_UnAmiga.vhd(307) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(307): object \"ram2_addr_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009608 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram2_we_n_o ZXNEXT_UnAmiga.vhd(309) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(309): object \"ram2_we_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009609 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CLK_50_i2s ZXNEXT_UnAmiga.vhd(400) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(400): object \"CLK_50_i2s\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 400 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009609 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_oe_n_o ZXNEXT_UnAmiga.vhd(458) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(458): object \"ram_oe_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 458 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009609 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_audio ZXNEXT_UnAmiga.vhd(470) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(470): object \"zxn_hdmi_audio\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 470 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_en ZXNEXT_UnAmiga.vhd(471) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(471): object \"zxn_speaker_en\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 471 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_speaker_beep ZXNEXT_UnAmiga.vhd(472) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(472): object \"zxn_speaker_beep\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 472 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_tape_mic ZXNEXT_UnAmiga.vhd(473) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(473): object \"zxn_tape_mic\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 473 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_ear ZXNEXT_UnAmiga.vhd(475) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(475): object \"zxn_audio_ear\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 475 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_audio_mic ZXNEXT_UnAmiga.vhd(476) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(476): object \"zxn_audio_mic\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 476 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_out ZXNEXT_UnAmiga.vhd(504) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(504): object \"blank_out\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 504 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_rgb_vb_n ZXNEXT_UnAmiga.vhd(511) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(511): object \"zxn_rgb_vb_n\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 511 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_rgb_hb_n ZXNEXT_UnAmiga.vhd(512) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(512): object \"zxn_rgb_hb_n\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 512 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_hdmi_reset ZXNEXT_UnAmiga.vhd(518) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(518): object \"zxn_hdmi_reset\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 518 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009610 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_video_50_60 ZXNEXT_UnAmiga.vhd(538) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(538): object \"zxn_video_50_60\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 538 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_en ZXNEXT_UnAmiga.vhd(559) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(559): object \"zxn_joy_io_mode_en\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 559 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_lr ZXNEXT_UnAmiga.vhd(560) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(560): object \"zxn_joy_io_mode_lr\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 560 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_joy_io_mode_pin_7 ZXNEXT_UnAmiga.vhd(561) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(561): object \"zxn_joy_io_mode_pin_7\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 561 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sd_cs1_n_o ZXNEXT_UnAmiga.vhd(601) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(601): object \"sd_cs1_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 601 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_cs_n_o ZXNEXT_UnAmiga.vhd(606) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(606): object \"flash_cs_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 606 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_sclk_o ZXNEXT_UnAmiga.vhd(607) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(607): object \"flash_sclk_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 607 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_mosi_o ZXNEXT_UnAmiga.vhd(608) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(608): object \"flash_mosi_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 608 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009611 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "flash_miso_i ZXNEXT_UnAmiga.vhd(609) " "VHDL Signal Declaration warning at ZXNEXT_UnAmiga.vhd(609): used implicit default value for signal \"flash_miso_i\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 609 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_wp_o ZXNEXT_UnAmiga.vhd(610) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(610): object \"flash_wp_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 610 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flash_hold_o ZXNEXT_UnAmiga.vhd(611) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(611): object \"flash_hold_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 611 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keyb_row_o ZXNEXT_UnAmiga.vhd(624) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(624): object \"keyb_row_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 624 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_clk35_o ZXNEXT_UnAmiga.vhd(686) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(686): object \"bus_clk35_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 686 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_addr_o ZXNEXT_UnAmiga.vhd(687) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(687): object \"bus_addr_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 687 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_ramcs_i ZXNEXT_UnAmiga.vhd(691) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(691): object \"bus_ramcs_i\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 691 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_halt_n_o ZXNEXT_UnAmiga.vhd(694) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(694): object \"bus_halt_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 694 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_iorq_n_o ZXNEXT_UnAmiga.vhd(695) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(695): object \"bus_iorq_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 695 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_m1_n_o ZXNEXT_UnAmiga.vhd(696) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(696): object \"bus_m1_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009612 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_mreq_n_o ZXNEXT_UnAmiga.vhd(697) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(697): object \"bus_mreq_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rd_n_o ZXNEXT_UnAmiga.vhd(698) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(698): object \"bus_rd_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_wr_n_o ZXNEXT_UnAmiga.vhd(699) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(699): object \"bus_wr_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_rfsh_n_o ZXNEXT_UnAmiga.vhd(700) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(700): object \"bus_rfsh_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 700 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bus_busack_n_o ZXNEXT_UnAmiga.vhd(702) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(702): object \"bus_busack_n_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 702 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_flashboot ZXNEXT_UnAmiga.vhd(728) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(728): object \"zxn_flashboot\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 728 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zxn_coreid ZXNEXT_UnAmiga.vhd(729) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(729): object \"zxn_coreid\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "esp_tx_o ZXNEXT_UnAmiga.vhd(753) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(753): object \"esp_tx_o\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 753 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "extras_io ZXNEXT_UnAmiga.vhd(759) " "Verilog HDL or VHDL warning at ZXNEXT_UnAmiga.vhd(759): object \"extras_io\" assigned a value but never read" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 759 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944009613 "|ZXNEXT_UnAmiga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize synchronize:ear_sync " "Elaborating entity \"synchronize\" for hierarchy \"synchronize:ear_sync\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "ear_sync" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db_expbus_rst_noise " "Elaborating entity \"debounce\" for hierarchy \"debounce:db_expbus_rst_noise\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "db_expbus_rst_noise" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:db_expbus_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:db_expbus_rst\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "db_expbus_rst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks clocks:clocks_inst " "Elaborating entity \"clocks\" for hierarchy \"clocks:clocks_inst\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "clocks_inst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clocks:clocks_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clocks:clocks_inst\|altpll:altpll_component\"" {  } { { "clocks.vhd" "altpll_component" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocks:clocks_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clocks:clocks_inst\|altpll:altpll_component\"" {  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocks:clocks_inst\|altpll:altpll_component " "Instantiated megafunction \"clocks:clocks_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 17857 " "Parameter \"clk1_phase_shift\" = \"17857\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 7 " "Parameter \"clk2_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 50 " "Parameter \"clk3_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 7 " "Parameter \"clk3_multiply_by\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 25 " "Parameter \"clk4_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 28 " "Parameter \"clk4_multiply_by\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clocks " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clocks\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009846 ""}  } { { "clocks.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944009846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clocks_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clocks_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks_altpll " "Found entity 1: clocks_altpll" {  } { { "db/clocks_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/clocks_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944009925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944009925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks_altpll clocks:clocks_inst\|altpll:altpll_component\|clocks_altpll:auto_generated " "Elaborating entity \"clocks_altpll\" for hierarchy \"clocks:clocks_inst\|altpll:altpll_component\|clocks_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks2 clocks2:clocks2_inst " "Elaborating entity \"clocks2\" for hierarchy \"clocks2:clocks2_inst\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "clocks2_inst" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clocks2:clocks2_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clocks2:clocks2_inst\|altpll:altpll_component\"" {  } { { "clocks2.vhd" "altpll_component" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009971 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clocks2:clocks2_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"clocks2:clocks2_inst\|altpll:altpll_component\"" {  } { { "clocks2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944009974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clocks2:clocks2_inst\|altpll:altpll_component " "Instantiated megafunction \"clocks2:clocks2_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clocks2 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clocks2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944009975 ""}  } { { "clocks2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944009975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clocks2_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clocks2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks2_altpll " "Found entity 1: clocks2_altpll" {  } { { "db/clocks2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/clocks2_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944010052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocks2_altpll clocks2:clocks2_inst\|altpll:altpll_component\|clocks2_altpll:auto_generated " "Elaborating entity \"clocks2_altpll\" for hierarchy \"clocks2:clocks2_inst\|altpll:altpll_component\|clocks2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFGMUX1 BUFGMUX1:BUFGMUX1_i0 " "Elaborating entity \"BUFGMUX1\" for hierarchy \"BUFGMUX1:BUFGMUX1_i0\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "BUFGMUX1_i0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010067 ""}
{ "Warning" "WVRFX_VHDL_NOW_NOT_SUPPORTED" "standard.vhd(71) " "VHDL warning at standard.vhd(71): ignored VHDL standard library NOW function, which is not supported for synthesis" {  } { { "std/1993/standard.vhd" "" { Text "c:/altera/18.1/quartus/libraries/vhdl/std/1993/standard.vhd" 71 0 0 } }  } 0 10350 "VHDL warning at %1!s!: ignored VHDL standard library NOW function, which is not supported for synthesis" 0 0 "Analysis & Synthesis" 0 -1 1588944010068 "|ZXNEXT_UnAmiga|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q0_enable BUFGMUX1.vhd(75) " "VHDL Process Statement warning at BUFGMUX1.vhd(75): inferring latch(es) for signal or variable \"q0_enable\", which holds its previous value in one or more paths through the process" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 75 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588944010069 "|ZXNEXT_UnAmiga|BUFGMUX1:BUFGMUX1_i0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "q1_enable BUFGMUX1.vhd(85) " "VHDL Process Statement warning at BUFGMUX1.vhd(85): inferring latch(es) for signal or variable \"q1_enable\", which holds its previous value in one or more paths through the process" {  } { { "../src/ram/BUFGMUX1.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/BUFGMUX1.vhd" 85 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588944010069 "|ZXNEXT_UnAmiga|BUFGMUX1:BUFGMUX1_i0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:audio_L " "Elaborating entity \"dac\" for hierarchy \"dac:audio_L\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "audio_L" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scan_convert scan_convert:sc_mod " "Elaborating entity \"scan_convert\" for hierarchy \"scan_convert:sc_mod\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "sc_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 scan_convert:sc_mod\|dpram2:u_run " "Elaborating entity \"dpram2\" for hierarchy \"scan_convert:sc_mod\|dpram2:u_run\"" {  } { { "../src/video/vga/scan_convert.vhd" "u_run" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/video/vga/scan_convert.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse ps2_mouse:ps2_mouse_mod " "Elaborating entity \"ps2_mouse\" for hierarchy \"ps2_mouse:ps2_mouse_mod\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "ps2_mouse_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_keyb ps2_keyb:ps2_kbd_mod " "Elaborating entity \"ps2_keyb\" for hierarchy \"ps2_keyb:ps2_kbd_mod\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "ps2_kbd_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keymaps ps2_keyb:ps2_kbd_mod\|keymaps:keymaps " "Elaborating entity \"keymaps\" for hierarchy \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\"" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "keymaps" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_iobase ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0 " "Elaborating entity \"ps2_iobase\" for hierarchy \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\"" {  } { { "../src/input/keyboard/ps2_keyb.vhd" "ps2_alt0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "emu_fnkeys emu_fnkeys:emu_fnkeys_mod " "Elaborating entity \"emu_fnkeys\" for hierarchy \"emu_fnkeys:emu_fnkeys_mod\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "emu_fnkeys_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "membrane membrane:membrane_mod " "Elaborating entity \"membrane\" for hierarchy \"membrane:membrane_mod\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "membrane_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asymmetrical_debounce asymmetrical_debounce:db_expbus_nmi " "Elaborating entity \"asymmetrical_debounce\" for hierarchy \"asymmetrical_debounce:db_expbus_nmi\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "db_expbus_nmi" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxnext zxnext:zxnext " "Elaborating entity \"zxnext\" for hierarchy \"zxnext:zxnext\"" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "zxnext" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010185 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart0_rx_o zxnext.vhd(715) " "VHDL Signal Declaration warning at zxnext.vhd(715): used implicit default value for signal \"uart0_rx_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 715 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uart1_rx_o zxnext.vhd(716) " "VHDL Signal Declaration warning at zxnext.vhd(716): used implicit default value for signal \"uart1_rx_o\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 716 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart0_rx_byte_dly zxnext.vhd(719) " "Verilog HDL or VHDL warning at zxnext.vhd(719): object \"uart0_rx_byte_dly\" assigned a value but never read" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart0_fifo_addr zxnext.vhd(720) " "Verilog HDL or VHDL warning at zxnext.vhd(720): object \"uart0_fifo_addr\" assigned a value but never read" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 720 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart1_rx_byte_dly zxnext.vhd(724) " "Verilog HDL or VHDL warning at zxnext.vhd(724): object \"uart1_rx_byte_dly\" assigned a value but never read" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart1_fifo_addr zxnext.vhd(725) " "Verilog HDL or VHDL warning at zxnext.vhd(725): object \"uart1_fifo_addr\" assigned a value but never read" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 725 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_romcs zxnext.vhd(2531) " "VHDL Process Statement warning at zxnext.vhd(2531): signal \"sram_romcs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sram_romcs zxnext.vhd(2545) " "VHDL Process Statement warning at zxnext.vhd(2545): signal \"sram_romcs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010248 "|ZXNEXT_UnAmiga|zxnext:zxnext"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80Na zxnext:zxnext\|T80Na:cpu_mod " "Elaborating entity \"T80Na\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "cpu_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 1512 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n " "Elaborating entity \"T80N\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\"" {  } { { "../src/cpu/t80na.vhd" "z80n" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010293 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_direct_add_L_c t80n.vhd(283) " "Verilog HDL or VHDL warning at t80n.vhd(283): object \"reg_direct_add_L_c\" assigned a value but never read" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010306 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_MCode zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode " "Elaborating entity \"T80N_MCode\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\"" {  } { { "../src/cpu/t80n.vhd" "mcode" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010310 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1398) " "VHDL Process Statement warning at t80n_mcode.vhd(1398): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1454) " "VHDL Process Statement warning at t80n_mcode.vhd(1454): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1454 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1492) " "VHDL Process Statement warning at t80n_mcode.vhd(1492): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "XY_State t80n_mcode.vhd(1559) " "VHDL Process Statement warning at t80n_mcode.vhd(1559): signal \"XY_State\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 1559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z80N_data_o t80n_mcode.vhd(216) " "VHDL Process Statement warning at t80n_mcode.vhd(216): inferring latch(es) for signal or variable \"Z80N_data_o\", which holds its previous value in one or more paths through the process" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[0\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[0\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[1\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[1\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[2\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[2\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[3\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[3\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010325 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[4\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[4\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[5\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[5\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[6\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[6\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[7\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[7\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[8\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[8\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[9\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[9\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[10\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[10\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[11\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[11\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[12\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[12\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[13\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[13\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[14\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[14\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z80N_data_o\[15\] t80n_mcode.vhd(216) " "Inferred latch for \"Z80N_data_o\[15\]\" at t80n_mcode.vhd(216)" {  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944010326 "|ZXNEXT_UnAmiga|zxnext:zxnext|T80Na:cpu_mod|T80N:z80n|T80N_MCode:mcode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T80N_ALU zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu " "Elaborating entity \"T80N_ALU\" for hierarchy \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_ALU:alu\"" {  } { { "../src/cpu/t80n.vhd" "alu" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z80dma zxnext:zxnext\|z80dma:dma_mod " "Elaborating entity \"z80dma\" for hierarchy \"zxnext:zxnext\|z80dma:dma_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "dma_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 1540 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010341 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3_dma_en_s dma.vhd(85) " "Verilog HDL or VHDL warning at dma.vhd(85): object \"R3_dma_en_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010347 "|ZXNEXT_UnAmiga|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5_ce_wait_s dma.vhd(98) " "Verilog HDL or VHDL warning at dma.vhd(98): object \"R5_ce_wait_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010347 "|ZXNEXT_UnAmiga|zxnext:zxnext|z80dma:dma_mod"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "read_count_s dma.vhd(130) " "Verilog HDL or VHDL warning at dma.vhd(130): object \"read_count_s\" assigned a value but never read" {  } { { "../src/device/dma.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/device/dma.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588944010347 "|ZXNEXT_UnAmiga|zxnext:zxnext|z80dma:dma_mod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootrom zxnext:zxnext\|bootrom:bootrom_mod " "Elaborating entity \"bootrom\" for hierarchy \"zxnext:zxnext\|bootrom:bootrom_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "bootrom_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master zxnext:zxnext\|spi_master:spi_master_mod " "Elaborating entity \"spi_master\" for hierarchy \"zxnext:zxnext\|spi_master:spi_master_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "spi_master_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart zxnext:zxnext\|uart:uart0_mod " "Elaborating entity \"uart\" for hierarchy \"zxnext:zxnext\|uart:uart0_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "uart0_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce zxnext:zxnext\|uart:uart0_mod\|debounce:db " "Elaborating entity \"debounce\" for hierarchy \"zxnext:zxnext\|uart:uart0_mod\|debounce:db\"" {  } { { "../src/serial/uart.vhd" "db" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/serial/uart.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifop zxnext:zxnext\|fifop:fifop_uart0_rx " "Elaborating entity \"fifop\" for hierarchy \"zxnext:zxnext\|fifop:fifop_uart0_rx\"" {  } { { "../src/UnAmiga/zxnext.vhd" "fifop_uart0_rx" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 2816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "copper zxnext:zxnext\|copper:copper_mod " "Elaborating entity \"copper\" for hierarchy \"zxnext:zxnext\|copper:copper_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "copper_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:copper_inst_msb_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\"" {  } { { "../src/UnAmiga/zxnext.vhd" "copper_inst_msb_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3431 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divmmc zxnext:zxnext\|divmmc:divmmc_mod " "Elaborating entity \"divmmc\" for hierarchy \"zxnext:zxnext\|divmmc:divmmc_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "divmmc_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3483 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "layer2 zxnext:zxnext\|layer2:layer2_mod " "Elaborating entity \"layer2\" for hierarchy \"zxnext:zxnext\|layer2:layer2_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "layer2_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lores zxnext:zxnext\|lores:lores_mod " "Elaborating entity \"lores\" for hierarchy \"zxnext:zxnext\|lores:lores_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "lores_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiface zxnext:zxnext\|multiface:multiface_mod " "Elaborating entity \"multiface\" for hierarchy \"zxnext:zxnext\|multiface:multiface_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "multiface_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites zxnext:zxnext\|sprites:sprite_mod " "Elaborating entity \"sprites\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "sprite_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0 " "Elaborating entity \"sdpram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\"" {  } { { "../src/UnAmiga/video/sprites.vhd" "attr0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/sprites.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spram zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0 " "Elaborating entity \"spram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\"" {  } { { "../src/UnAmiga/video/sprites.vhd" "linebuf0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/sprites.vhd" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern " "Elaborating entity \"dpram\" for hierarchy \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\"" {  } { { "../src/UnAmiga/video/sprites.vhd" "pattern" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/sprites.vhd" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tilemap zxnext:zxnext\|tilemap:tilemap_mod " "Elaborating entity \"tilemap\" for hierarchy \"zxnext:zxnext\|tilemap:tilemap_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "tilemap_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdpram zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem " "Elaborating entity \"sdpram\" for hierarchy \"zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\"" {  } { { "../src/UnAmiga/video/tilemap.vhd" "tilemem" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/video/tilemap.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula zxnext:zxnext\|zxula:ula_mod " "Elaborating entity \"zxula\" for hierarchy \"zxnext:zxnext\|zxula:ula_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "ula_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turbosound zxnext:zxnext\|turbosound:turbosound_mod " "Elaborating entity \"turbosound\" for hierarchy \"zxnext:zxnext\|turbosound:turbosound_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "turbosound_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YM2149 zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0 " "Elaborating entity \"YM2149\" for hierarchy \"zxnext:zxnext\|turbosound:turbosound_mod\|YM2149:psg0\"" {  } { { "../src/audio/turbosound.vhd" "psg0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/turbosound.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soundrive zxnext:zxnext\|soundrive:soundrive_mod " "Elaborating entity \"soundrive\" for hierarchy \"zxnext:zxnext\|soundrive:soundrive_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "soundrive_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s zxnext:zxnext\|i2s:i2s_mod " "Elaborating entity \"i2s\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "i2s_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_slave zxnext:zxnext\|i2s:i2s_mod\|i2s_slave:i2s_slave_mod " "Elaborating entity \"i2s_slave\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_slave:i2s_slave_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_slave_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_receive zxnext:zxnext\|i2s:i2s_mod\|i2s_receive:i2s_receiver_mod " "Elaborating entity \"i2s_receive\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_receive:i2s_receiver_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_receiver_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_transmit zxnext:zxnext\|i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod " "Elaborating entity \"i2s_transmit\" for hierarchy \"zxnext:zxnext\|i2s:i2s_mod\|i2s_transmit:i2s_transmit_mod\"" {  } { { "../src/audio/i2s.vhd" "i2s_transmit_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/audio/i2s.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "audio_mixer zxnext:zxnext\|audio_mixer:audio_mixer_mod " "Elaborating entity \"audio_mixer\" for hierarchy \"zxnext:zxnext\|audio_mixer:audio_mixer_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "audio_mixer_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:bank5_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:bank5_ram\"" {  } { { "../src/UnAmiga/zxnext.vhd" "bank5_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:bank7_ram " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:bank7_ram\"" {  } { { "../src/UnAmiga/zxnext.vhd" "bank7_ram" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zxula_timing zxnext:zxnext\|zxula_timing:timing_mod " "Elaborating entity \"zxula_timing\" for hierarchy \"zxnext:zxnext\|zxula_timing:timing_mod\"" {  } { { "../src/UnAmiga/zxnext.vhd" "timing_mod" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:palette_utm " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:palette_utm\"" {  } { { "../src/UnAmiga/zxnext.vhd" "palette_utm" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram2 zxnext:zxnext\|dpram2:palette_l2s " "Elaborating entity \"dpram2\" for hierarchy \"zxnext:zxnext\|dpram2:palette_l2s\"" {  } { { "../src/UnAmiga/zxnext.vhd" "palette_l2s" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944010611 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "clocks2:clocks2_inst\|altpll:altpll_component\|clocks2_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"clocks2:clocks2_inst\|altpll:altpll_component\|clocks2_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/clocks2_altpll.v" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/clocks2_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "clocks2.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/clocks2.vhd" 133 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1121 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944011596 "|ZXNEXT_UnAmiga|clocks2:clocks2_inst|altpll:altpll_component|clocks2_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588944011596 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588944011596 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "zxnext:zxnext\|cpu_mreq_n " "Found clock multiplexer zxnext:zxnext\|cpu_mreq_n" {  } { { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 267 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1588944011802 "|ZXNEXT_UnAmiga|zxnext:zxnext|cpu_mreq_n"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1588944011802 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zxn_i2c_scl_n_i " "Converted tri-state buffer \"zxn_i2c_scl_n_i\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 630 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "zxn_i2c_sda_n_i " "Converted tri-state buffer \"zxn_i2c_sda_n_i\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 631 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[7\] " "Converted tri-state buffer \"bus_data_io\[7\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[6\] " "Converted tri-state buffer \"bus_data_io\[6\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[5\] " "Converted tri-state buffer \"bus_data_io\[5\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[4\] " "Converted tri-state buffer \"bus_data_io\[4\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[3\] " "Converted tri-state buffer \"bus_data_io\[3\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[2\] " "Converted tri-state buffer \"bus_data_io\[2\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[1\] " "Converted tri-state buffer \"bus_data_io\[1\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_data_io\[0\] " "Converted tri-state buffer \"bus_data_io\[0\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 688 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_int_n_io " "Converted tri-state buffer \"bus_int_n_io\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 689 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "esp_gpio2_io " "Converted tri-state buffer \"esp_gpio2_io\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 751 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "esp_gpio0_io " "Converted tri-state buffer \"esp_gpio0_io\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 750 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[27\] " "Converted tri-state buffer \"accel_io\[27\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[26\] " "Converted tri-state buffer \"accel_io\[26\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[25\] " "Converted tri-state buffer \"accel_io\[25\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[24\] " "Converted tri-state buffer \"accel_io\[24\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[23\] " "Converted tri-state buffer \"accel_io\[23\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[22\] " "Converted tri-state buffer \"accel_io\[22\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[21\] " "Converted tri-state buffer \"accel_io\[21\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[20\] " "Converted tri-state buffer \"accel_io\[20\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[19\] " "Converted tri-state buffer \"accel_io\[19\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[18\] " "Converted tri-state buffer \"accel_io\[18\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[17\] " "Converted tri-state buffer \"accel_io\[17\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[16\] " "Converted tri-state buffer \"accel_io\[16\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[15\] " "Converted tri-state buffer \"accel_io\[15\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[14\] " "Converted tri-state buffer \"accel_io\[14\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[13\] " "Converted tri-state buffer \"accel_io\[13\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[12\] " "Converted tri-state buffer \"accel_io\[12\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[11\] " "Converted tri-state buffer \"accel_io\[11\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[10\] " "Converted tri-state buffer \"accel_io\[10\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[9\] " "Converted tri-state buffer \"accel_io\[9\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[8\] " "Converted tri-state buffer \"accel_io\[8\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[7\] " "Converted tri-state buffer \"accel_io\[7\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[6\] " "Converted tri-state buffer \"accel_io\[6\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[5\] " "Converted tri-state buffer \"accel_io\[5\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[4\] " "Converted tri-state buffer \"accel_io\[4\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[3\] " "Converted tri-state buffer \"accel_io\[3\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[2\] " "Converted tri-state buffer \"accel_io\[2\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[1\] " "Converted tri-state buffer \"accel_io\[1\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "accel_io\[0\] " "Converted tri-state buffer \"accel_io\[0\]\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 756 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "bus_rst_n_io " "Converted tri-state buffer \"bus_rst_n_io\" feeding internal logic into a wire" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 685 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1588944012503 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588944012503 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018149 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018150 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018150 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018151 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018151 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018152 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018152 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018152 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred RAM node \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018153 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018153 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018153 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018154 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred dual-clock RAM node \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1588944018154 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q " "RAM logic \"zxnext:zxnext\|tilemap:tilemap_mod\|sdpram:tilemem\|ram_q\" is uninferred due to asynchronous read logic" {  } { { "../src/ram/sdpram.vhd" "ram_q" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/ram/sdpram.vhd" 61 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588944018169 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588944018169 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "19 " "Inferred 19 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr3\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr2\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank7_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"scan_convert:sc_mod\|dpram2:u_run\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:copper_inst_msb_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_utm\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:bank5_ram\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 9 " "Parameter WIDTH_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/zxnext_UnAmiga.ram0_keymaps_7e92a721.hdl.mif " "Parameter INIT_FILE set to db/zxnext_UnAmiga.ram0_keymaps_7e92a721.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|dpram2:palette_l2s\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK1 " "Parameter INDATA_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf1\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 9 " "Parameter WIDTH_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter READ_DURING_WRITE_MODE_PORT_A set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|ram_q_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16384 " "Parameter NUMWORDS_A set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16384 " "Parameter NUMWORDS_B set to 16384" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"zxnext:zxnext\|bootrom:bootrom_mod\|Mux7_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE zxnext_UnAmiga.ZXNEXT_UnAmiga0.rtl.mif " "Parameter INIT_FILE set to zxnext_UnAmiga.ZXNEXT_UnAmiga0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "zxnext:zxnext\|rgb_out_3_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"zxnext:zxnext\|rgb_out_3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "zxnext:zxnext\|ula_en_1a_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"zxnext:zxnext\|ula_en_1a_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944033356 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588944033356 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|Mult0\"" {  } { { "../src/cpu/t80n.vhd" "Mult0" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 714 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944033365 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588944033365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944033499 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|sprites:sprite_mod\|sdpram:attr4\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033499 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944033499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cdc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cdc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cdc1 " "Found entity 1: altsyncram_cdc1" {  } { { "db/altsyncram_cdc1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_cdc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944033577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944033577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944033719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank7_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033719 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944033719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_smq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_smq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_smq1 " "Found entity 1: altsyncram_smq1" {  } { { "db/altsyncram_smq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_smq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944033798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944033798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944033821 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"scan_convert:sc_mod\|dpram2:u_run\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033821 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944033821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_86d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_86d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_86d1 " "Found entity 1: altsyncram_86d1" {  } { { "db/altsyncram_86d1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_86d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944033900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944033900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944033924 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:copper_inst_lsb_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944033924 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944033924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g2h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g2h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g2h1 " "Found entity 1: altsyncram_g2h1" {  } { { "db/altsyncram_g2h1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_g2h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034058 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_utm\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034058 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ulq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ulq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ulq1 " "Found entity 1: altsyncram_ulq1" {  } { { "db/altsyncram_ulq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_ulq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:bank5_ram\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034162 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qq1 " "Found entity 1: altsyncram_2qq1" {  } { { "db/altsyncram_2qq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_2qq1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/decode_jsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_c8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_c8a " "Found entity 1: decode_c8a" {  } { { "db/decode_c8a.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/decode_c8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nb " "Found entity 1: mux_3nb" {  } { { "db/mux_3nb.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/mux_3nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034472 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/zxnext_UnAmiga.ram0_keymaps_7e92a721.hdl.mif " "Parameter \"INIT_FILE\" = \"db/zxnext_UnAmiga.ram0_keymaps_7e92a721.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034508 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78m1 " "Found entity 1: altsyncram_78m1" {  } { { "db/altsyncram_78m1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_78m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034586 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034618 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034618 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qoq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qoq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qoq1 " "Found entity 1: altsyncram_qoq1" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|sprites:sprite_mod\|spram:linebuf0\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_PORT_A OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_PORT_A\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc81 " "Found entity 1: altsyncram_bc81" {  } { { "db/altsyncram_bc81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_bc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|altsyncram:ram_q_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|altsyncram:ram_q_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944034864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|altsyncram:ram_q_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|sprites:sprite_mod\|dpram:pattern\|altsyncram:ram_q_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16384 " "Parameter \"NUMWORDS_A\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16384 " "Parameter \"NUMWORDS_B\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944034865 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944034865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s9d1 " "Found entity 1: altsyncram_s9d1" {  } { { "db/altsyncram_s9d1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_s9d1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944034946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944034946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944035003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|bootrom:bootrom_mod\|altsyncram:Mux7_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE zxnext_UnAmiga.ZXNEXT_UnAmiga0.rtl.mif " "Parameter \"INIT_FILE\" = \"zxnext_UnAmiga.ZXNEXT_UnAmiga0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035003 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944035003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u611.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u611.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u611 " "Found entity 1: altsyncram_u611" {  } { { "db/altsyncram_u611.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_u611.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|altshift_taps:rgb_out_3_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|altshift_taps:rgb_out_3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944035251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|altshift_taps:rgb_out_3_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|altshift_taps:rgb_out_3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035251 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944035251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_v4m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_v4m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_v4m " "Found entity 1: shift_taps_v4m" {  } { { "db/shift_taps_v4m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/shift_taps_v4m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2b81 " "Found entity 1: altsyncram_2b81" {  } { { "db/altsyncram_2b81.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_2b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/cntr_4pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944035576 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0 " "Instantiated megafunction \"zxnext:zxnext\|altshift_taps:ula_en_1a_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035576 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944035576 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944035576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_86m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_86m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_86m " "Found entity 1: shift_taps_86m" {  } { { "db/shift_taps_86m.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/shift_taps_86m.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rk31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rk31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rk31 " "Found entity 1: altsyncram_rk31" {  } { { "db/altsyncram_rk31.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_rk31.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944035951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944035951 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|lpm_mult:Mult0\"" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 714 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944036061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|lpm_mult:Mult0 " "Instantiated megafunction \"zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588944036062 ""}  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 714 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588944036062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588944036139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944036139 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a9 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_qoq1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a10 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_qoq1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a11 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 414 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_qoq1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a12 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 448 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_qoq1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a13 " "Synthesized away node \"zxnext:zxnext\|dpram2:palette_l2s\|altsyncram:ram_q_rtl_0\|altsyncram_qoq1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qoq1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_qoq1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/UnAmiga/zxnext.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/zxnext.vhd" 6003 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 2309 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|zxnext:zxnext|dpram2:palette_l2s|altsyncram:ram_q_rtl_0|altsyncram_qoq1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_78m1:auto_generated\|ram_block1a8 " "Synthesized away node \"ps2_keyb:ps2_kbd_mod\|keymaps:keymaps\|altsyncram:ram_q_rtl_0\|altsyncram_78m1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_78m1.tdf" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/db/altsyncram_78m1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "../src/input/keyboard/ps2_keyb.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_keyb.vhd" 101 0 0 } } { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 1961 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1588944036277 "|ZXNEXT_UnAmiga|ps2_keyb:ps2_kbd_mod|keymaps:keymaps|altsyncram:ram_q_rtl_0|altsyncram_78m1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1588944036277 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1588944036277 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[0\] sram_data_in\[0\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[0\]\" to the node \"sram_data_in\[0\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[8\] sram_data_in\[8\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[8\]\" to the node \"sram_data_in\[8\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[1\] sram_data_in\[1\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[1\]\" to the node \"sram_data_in\[1\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[9\] sram_data_in\[9\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[9\]\" to the node \"sram_data_in\[9\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[2\] sram_data_in\[2\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[2\]\" to the node \"sram_data_in\[2\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[10\] sram_data_in\[10\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[10\]\" to the node \"sram_data_in\[10\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[4\] sram_data_in\[4\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[4\]\" to the node \"sram_data_in\[4\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[12\] sram_data_in\[12\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[12\]\" to the node \"sram_data_in\[12\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[5\] sram_data_in\[5\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[5\]\" to the node \"sram_data_in\[5\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[13\] sram_data_in\[13\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[13\]\" to the node \"sram_data_in\[13\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[6\] sram_data_in\[6\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[6\]\" to the node \"sram_data_in\[6\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[14\] sram_data_in\[14\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[14\]\" to the node \"sram_data_in\[14\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[7\] sram_data_in\[7\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[7\]\" to the node \"sram_data_in\[7\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[15\] sram_data_in\[15\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[15\]\" to the node \"sram_data_in\[15\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[3\] sram_data_in\[3\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[3\]\" to the node \"sram_data_in\[3\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram_data_io\[11\] sram_data_in\[11\] " "Converted the fan-out from the tri-state buffer \"ram_data_io\[11\]\" to the node \"sram_data_in\[11\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 457 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[0\] ram_data_io\[8\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[0\]\" to the node \"ram_data_io\[8\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[1\] ram_data_io\[9\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[1\]\" to the node \"ram_data_io\[9\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[2\] ram_data_io\[10\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[2\]\" to the node \"ram_data_io\[10\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[4\] ram_data_io\[12\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[4\]\" to the node \"ram_data_io\[12\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[5\] ram_data_io\[13\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[5\]\" to the node \"ram_data_io\[13\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[6\] ram_data_io\[14\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[6\]\" to the node \"ram_data_io\[14\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[7\] ram_data_io\[15\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[7\]\" to the node \"ram_data_io\[15\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ram2_data_io_zxdos\[3\] ram_data_io\[11\] " "Converted the fan-out from the tri-state buffer \"ram2_data_io_zxdos\[3\]\" to the node \"ram_data_io\[11\]\" into an OR gate" {  } { { "../src/UnAmiga/ZXNEXT_UnAmiga.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/UnAmiga/ZXNEXT_UnAmiga.vhd" 308 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1588944037971 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1588944037971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[1\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038005 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038005 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[3\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038005 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[2\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038005 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[7\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038006 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[5\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038006 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[6\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038006 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[4\] " "Latch zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|T80N_MCode:mcode\|Z80N_data_o\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\] " "Ports D and ENA on the latch are fed by the same signal zxnext:zxnext\|T80Na:cpu_mod\|T80N:z80n\|IR\[0\]" {  } { { "../src/cpu/t80n.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n.vhd" 417 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588944038006 ""}  } { { "../src/cpu/t80n_mcode.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80n_mcode.vhd" 216 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588944038006 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 129 -1 0 } } { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 128 -1 0 } } { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 123 -1 0 } } { "../src/cpu/t80na.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/cpu/t80na.vhd" 122 -1 0 } } { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 60 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588944038091 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588944038091 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~_emulated ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~1 " "Register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out\" is converted into an equivalent circuit using register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~_emulated\" and latch \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_out~1\"" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 61 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588944038093 "|ZXNEXT_UnAmiga|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|ps2_data_out"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~_emulated ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~1 " "Register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o\" is converted into an equivalent circuit using register \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~_emulated\" and latch \"ps2_keyb:ps2_kbd_mod\|ps2_iobase:ps2_alt0\|ps2_data_o~1\"" {  } { { "../src/input/keyboard/ps2_iobase.vhd" "" { Text "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/src/input/keyboard/ps2_iobase.vhd" 59 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588944038093 "|ZXNEXT_UnAmiga|ps2_keyb:ps2_kbd_mod|ps2_iobase:ps2_alt0|ps2_data_o"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1588944038093 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588944051383 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "58 " "58 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588944071705 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/output_files/zxnext_UnAmiga.map.smsg " "Generated suppressed messages file D:/Users/benit/Downloads/UnAmiga/ZXDos/Cores/ZX_Spectrum_Next_FPGA-master-Altera-transitiom/zxnext/synth-zxnext-UnAmiga/output_files/zxnext_UnAmiga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944072234 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588944073222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588944073222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14200 " "Implemented 14200 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "12 " "Implemented 12 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13951 " "Implemented 13951 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_RAMS" "180 " "Implemented 180 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588944074262 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1588944074262 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588944074262 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 177 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 177 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4962 " "Peak virtual memory: 4962 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588944074345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 08 08:21:14 2020 " "Processing ended: Fri May 08 08:21:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588944074345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588944074345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:32 " "Total CPU time (on all processors): 00:01:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588944074345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588944074345 ""}
