# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: C:\Users\mceli\OneDrive\MS EE\Fall 2020\EE 271 - Digital Sys Design\Alarm Clock Project\Alarm_Clock_pins.csv
# Generated on: Wed Oct 21 23:46:34 2020

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
buzzer,Output,,,,PIN_V11,,,,,,
clk,Input,PIN_P11,3,B3_N0,PIN_P11,3.3-V LVTTL,,,,,
dp_ss,Output,,,,PIN_B7,,,,,,
hh7_lsd[6],Output,PIN_F20,6,B6_N0,PIN_F20,3.3-V LVTTL,,,,,
hh7_lsd[5],Output,PIN_F19,6,B6_N0,PIN_F19,3.3-V LVTTL,,,,,
hh7_lsd[4],Output,PIN_H19,6,B6_N0,PIN_H19,3.3-V LVTTL,,,,,
hh7_lsd[3],Output,PIN_J18,6,B6_N0,PIN_J18,3.3-V LVTTL,,,,,
hh7_lsd[2],Output,PIN_E19,6,B6_N0,PIN_E19,3.3-V LVTTL,,,,,
hh7_lsd[1],Output,PIN_E20,6,B6_N0,PIN_E20,3.3-V LVTTL,,,,,
hh7_lsd[0],Output,PIN_F18,6,B6_N0,PIN_F18,3.3-V LVTTL,,,,,
hh7_msd[6],Output,PIN_N20,6,B6_N0,PIN_N20,3.3-V LVTTL,,,,,
hh7_msd[5],Output,PIN_N19,6,B6_N0,PIN_N19,3.3-V LVTTL,,,,,
hh7_msd[4],Output,PIN_M20,6,B6_N0,PIN_M20,3.3-V LVTTL,,,,,
hh7_msd[3],Output,PIN_N18,6,B6_N0,PIN_N18,3.3-V LVTTL,,,,,
hh7_msd[2],Output,PIN_L18,6,B6_N0,PIN_L18,3.3-V LVTTL,,,,,
hh7_msd[1],Output,PIN_K20,6,B6_N0,PIN_K20,3.3-V LVTTL,,,,,
hh7_msd[0],Output,PIN_J20,6,B6_N0,PIN_J20,3.3-V LVTTL,,,,,
led[9],Output,,,,PIN_L2,,,,,,
led[8],Output,,,,PIN_V10,,,,,,
led[7],Output,,,,PIN_AB2,,,,,,
led[6],Output,,,,PIN_V7,,,,,,
led[5],Output,,,,PIN_AB3,,,,,,
led[4],Output,,,,PIN_AA6,,,,,,
led[3],Output,,,,PIN_T3,,,,,,
led[2],Output,,,,PIN_V4,,,,,,
led[1],Output,,,,PIN_V15,,,,,,
led[0],Output,,,,PIN_J10,,,,,,
mm7_lsd[6],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,,
mm7_lsd[5],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,,
mm7_lsd[4],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,,
mm7_lsd[3],Output,PIN_A21,6,B6_N0,PIN_A21,3.3-V LVTTL,,,,,
mm7_lsd[2],Output,PIN_B19,7,B7_N0,PIN_B19,3.3-V LVTTL,,,,,
mm7_lsd[1],Output,PIN_A20,7,B7_N0,PIN_A20,3.3-V LVTTL,,,,,
mm7_lsd[0],Output,PIN_B20,6,B6_N0,PIN_B20,3.3-V LVTTL,,,,,
mm7_msd[6],Output,PIN_E17,6,B6_N0,PIN_E17,3.3-V LVTTL,,,,,
mm7_msd[5],Output,PIN_D19,6,B6_N0,PIN_D19,3.3-V LVTTL,,,,,
mm7_msd[4],Output,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,,
mm7_msd[3],Output,PIN_C19,7,B7_N0,PIN_C19,3.3-V LVTTL,,,,,
mm7_msd[2],Output,PIN_E21,6,B6_N0,PIN_E21,3.3-V LVTTL,,,,,
mm7_msd[1],Output,PIN_E22,6,B6_N0,PIN_E22,3.3-V LVTTL,,,,,
mm7_msd[0],Output,PIN_F21,6,B6_N0,PIN_F21,3.3-V LVTTL,,,,,
mode_btn,Input,PIN_B8,7,B7_N0,PIN_B8,3.3 V Schmitt Trigger,,,,,
ps[1],Output,,,,PIN_Y2,,,,,,
ps[0],Output,,,,PIN_F2,,,,,,
reset,Input,,,,PIN_U6,,,,,,
set,Input,PIN_F15,7,B7_N0,PIN_F15,3.3-V LVTTL,,,,,
set_btn,Input,PIN_A7,7,B7_N0,PIN_A7,3.3 V Schmitt Trigger,,,,,
set_hh,Input,PIN_B14,7,B7_N0,PIN_B14,3.3-V LVTTL,,,,,
set_mm,Input,PIN_A14,7,B7_N0,PIN_A14,3.3-V LVTTL,,,,,
ss7_lsd[6],Output,PIN_C17,7,B7_N0,PIN_C17,3.3-V LVTTL,,,,,
ss7_lsd[5],Output,PIN_D17,7,B7_N0,PIN_D17,3.3-V LVTTL,,,,,
ss7_lsd[4],Output,PIN_E16,7,B7_N0,PIN_E16,3.3-V LVTTL,,,,,
ss7_lsd[3],Output,PIN_C16,7,B7_N0,PIN_C16,3.3-V LVTTL,,,,,
ss7_lsd[2],Output,PIN_C15,7,B7_N0,PIN_C15,3.3-V LVTTL,,,,,
ss7_lsd[1],Output,PIN_E15,7,B7_N0,PIN_E15,3.3-V LVTTL,,,,,
ss7_lsd[0],Output,PIN_C14,7,B7_N0,PIN_C14,3.3-V LVTTL,,,,,
ss7_msd[6],Output,PIN_B17,7,B7_N0,PIN_B17,3.3-V LVTTL,,,,,
ss7_msd[5],Output,PIN_A18,7,B7_N0,PIN_A18,3.3-V LVTTL,,,,,
ss7_msd[4],Output,PIN_A17,7,B7_N0,PIN_A17,3.3-V LVTTL,,,,,
ss7_msd[3],Output,PIN_B16,7,B7_N0,PIN_B16,3.3-V LVTTL,,,,,
ss7_msd[2],Output,PIN_E18,6,B6_N0,PIN_E18,3.3-V LVTTL,,,,,
ss7_msd[1],Output,PIN_D18,6,B6_N0,PIN_D18,3.3-V LVTTL,,,,,
ss7_msd[0],Output,PIN_C18,7,B7_N0,PIN_C18,3.3-V LVTTL,,,,,
