Classic Timing Analyzer report for hardware
Mon Apr 23 15:44:51 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                  ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                      ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.497 ns                         ; reset                     ; controlador:ctrl|state[1]   ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 35.744 ns                        ; controlador:ctrl|state[2] ; Alu[29]                     ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -1.158 ns                        ; reset                     ; controlador:ctrl|state[0]   ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; 34.92 MHz ( period = 28.635 ns ) ; controlador:ctrl|state[2] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                           ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+---------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F896C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 34.92 MHz ( period = 28.635 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 28.407 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.635 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 28.407 ns               ;
; N/A                                     ; 34.92 MHz ( period = 28.635 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 28.407 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.499 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.09 MHz ( period = 28.499 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 28.255 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.445 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 28.219 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.445 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 28.219 ns               ;
; N/A                                     ; 35.16 MHz ( period = 28.445 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 28.219 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.269 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 28.001 ns               ;
; N/A                                     ; 35.37 MHz ( period = 28.269 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 28.001 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.997 ns               ;
; N/A                                     ; 35.40 MHz ( period = 28.252 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.997 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 28.005 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 28.018 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 28.026 ns               ;
; N/A                                     ; 35.41 MHz ( period = 28.244 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 28.018 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.231 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.974 ns               ;
; N/A                                     ; 35.42 MHz ( period = 28.231 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.974 ns               ;
; N/A                                     ; 35.43 MHz ( period = 28.223 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.987 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.216 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.950 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.216 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.950 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.214 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.991 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.214 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.991 ns               ;
; N/A                                     ; 35.44 MHz ( period = 28.214 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.991 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.185 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.955 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.183 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.928 ns               ;
; N/A                                     ; 35.48 MHz ( period = 28.183 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.928 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.173 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.921 ns               ;
; N/A                                     ; 35.49 MHz ( period = 28.173 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.921 ns               ;
; N/A                                     ; 35.56 MHz ( period = 28.119 ns )                    ; controlador:ctrl|state[2]        ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.874 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.719 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.719 ns               ;
; N/A                                     ; 35.78 MHz ( period = 27.949 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.719 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.814 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.586 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.814 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.586 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.814 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.586 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.813 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.567 ns               ;
; N/A                                     ; 35.95 MHz ( period = 27.813 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.567 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.775 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.547 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.775 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.547 ns               ;
; N/A                                     ; 36.00 MHz ( period = 27.775 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.547 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.763 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.502 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.763 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.502 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.763 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.502 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.759 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.531 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.759 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.531 ns               ;
; N/A                                     ; 36.02 MHz ( period = 27.759 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.531 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.746 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.513 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.746 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.513 ns               ;
; N/A                                     ; 36.04 MHz ( period = 27.746 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.513 ns               ;
; N/A                                     ; 36.12 MHz ( period = 27.688 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.455 ns               ;
; N/A                                     ; 36.12 MHz ( period = 27.688 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.455 ns               ;
; N/A                                     ; 36.12 MHz ( period = 27.688 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.455 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.678 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.434 ns               ;
; N/A                                     ; 36.13 MHz ( period = 27.678 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.434 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.654 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.424 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.654 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.424 ns               ;
; N/A                                     ; 36.16 MHz ( period = 27.654 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.424 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.639 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.395 ns               ;
; N/A                                     ; 36.18 MHz ( period = 27.639 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.395 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.627 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.350 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.627 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.350 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.624 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.398 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.624 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.398 ns               ;
; N/A                                     ; 36.20 MHz ( period = 27.624 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.398 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.610 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.361 ns               ;
; N/A                                     ; 36.22 MHz ( period = 27.610 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.361 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.585 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.359 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.585 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.359 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.585 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.359 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.583 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.313 ns               ;
; N/A                                     ; 36.25 MHz ( period = 27.583 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.313 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.573 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.314 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.573 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.314 ns               ;
; N/A                                     ; 36.27 MHz ( period = 27.573 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.314 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.566 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.309 ns               ;
; N/A                                     ; 36.28 MHz ( period = 27.566 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.309 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.317 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.330 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.338 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.558 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.330 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.556 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.325 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.556 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.325 ns               ;
; N/A                                     ; 36.29 MHz ( period = 27.556 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.325 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.552 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.552 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.545 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.286 ns               ;
; N/A                                     ; 36.30 MHz ( period = 27.545 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.286 ns               ;
; N/A                                     ; 36.31 MHz ( period = 27.537 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.299 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.530 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.32 MHz ( period = 27.530 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.262 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.528 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.528 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.33 MHz ( period = 27.528 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.303 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.272 ns               ;
; N/A                                     ; 36.34 MHz ( period = 27.518 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.272 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.278 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.278 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.506 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.278 ns               ;
; N/A                                     ; 36.36 MHz ( period = 27.499 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.267 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.267 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.267 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.498 ns )                    ; controlador:ctrl|state[1]        ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.267 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.497 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.240 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.497 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.240 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.264 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.264 ns               ;
; N/A                                     ; 36.37 MHz ( period = 27.494 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.264 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.487 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.233 ns               ;
; N/A                                     ; 36.38 MHz ( period = 27.487 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.233 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[24] ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[23] ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.41 MHz ( period = 27.464 ns )                    ; Instr_Reg:inst_reg|Instr31_26[1] ; Registrador:PCreg|Saida[14] ; clock      ; clock    ; None                        ; None                      ; 27.236 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.449 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.221 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.449 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.221 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.449 ns )                    ; Instr_Reg:inst_reg|Instr15_0[4]  ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.221 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.448 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.180 ns               ;
; N/A                                     ; 36.43 MHz ( period = 27.448 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.180 ns               ;
; N/A                                     ; 36.45 MHz ( period = 27.433 ns )                    ; Instr_Reg:inst_reg|Instr15_0[3]  ; Registrador:PCreg|Saida[28] ; clock      ; clock    ; None                        ; None                      ; 27.186 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.431 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.176 ns               ;
; N/A                                     ; 36.46 MHz ( period = 27.431 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.176 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.184 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.184 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.184 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.205 ns               ;
; N/A                                     ; 36.47 MHz ( period = 27.423 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.197 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.410 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.153 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.410 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.153 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.409 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.141 ns               ;
; N/A                                     ; 36.48 MHz ( period = 27.409 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.141 ns               ;
; N/A                                     ; 36.49 MHz ( period = 27.402 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.166 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.397 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.096 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.397 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.096 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.395 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.129 ns               ;
; N/A                                     ; 36.50 MHz ( period = 27.395 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.129 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.170 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.170 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.393 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.170 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.392 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.51 MHz ( period = 27.392 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.137 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.145 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.145 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.145 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.158 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.166 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.384 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.158 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.380 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.380 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[16] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.380 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.092 ns               ;
; N/A                                     ; 36.52 MHz ( period = 27.380 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[22] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.113 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.121 ns               ;
; N/A                                     ; 36.53 MHz ( period = 27.372 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.113 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.114 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.371 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.114 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.370 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.370 ns )                    ; Instr_Reg:inst_reg|Instr15_0[2]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.126 ns               ;
; N/A                                     ; 36.54 MHz ( period = 27.364 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[27] ; clock      ; clock    ; None                        ; None                      ; 27.134 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[17] ; clock      ; clock    ; None                        ; None                      ; 27.103 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[18] ; clock      ; clock    ; None                        ; None                      ; 27.103 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.363 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.127 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.362 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[26] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.362 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[25] ; clock      ; clock    ; None                        ; None                      ; 27.107 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.359 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.069 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.359 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.069 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[3]  ; clock      ; clock    ; None                        ; None                      ; 27.112 ns               ;
; N/A                                     ; 36.55 MHz ( period = 27.358 ns )                    ; Instr_Reg:inst_reg|Instr15_0[5]  ; Registrador:PCreg|Saida[7]  ; clock      ; clock    ; None                        ; None                      ; 27.112 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.356 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.090 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[2]  ; clock      ; clock    ; None                        ; None                      ; 27.111 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[4]  ; clock      ; clock    ; None                        ; None                      ; 27.111 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[6]  ; clock      ; clock    ; None                        ; None                      ; 27.111 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[21] ; clock      ; clock    ; None                        ; None                      ; 27.124 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[15] ; clock      ; clock    ; None                        ; None                      ; 27.132 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.355 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[12] ; clock      ; clock    ; None                        ; None                      ; 27.124 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.354 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.354 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.354 ns )                    ; controlador:ctrl|state[0]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.131 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.352 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[0]  ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.352 ns )                    ; controlador:ctrl|state[3]        ; Registrador:PCreg|Saida[1]  ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.56 MHz ( period = 27.351 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.082 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.344 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[19] ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.344 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[20] ; clock      ; clock    ; None                        ; None                      ; 27.045 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[5]  ; clock      ; clock    ; None                        ; None                      ; 27.080 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[10] ; clock      ; clock    ; None                        ; None                      ; 27.080 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[11] ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[9]  ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.57 MHz ( period = 27.342 ns )                    ; controlador:ctrl|state[4]        ; Registrador:PCreg|Saida[13] ; clock      ; clock    ; None                        ; None                      ; 27.086 ns               ;
; N/A                                     ; 36.58 MHz ( period = 27.334 ns )                    ; Instr_Reg:inst_reg|Instr31_26[4] ; Registrador:PCreg|Saida[8]  ; clock      ; clock    ; None                        ; None                      ; 27.093 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[30] ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[29] ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; N/A                                     ; 36.59 MHz ( period = 27.328 ns )                    ; Instr_Reg:inst_reg|Instr31_26[0] ; Registrador:PCreg|Saida[31] ; clock      ; clock    ; None                        ; None                      ; 27.100 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------+
; tsu                                                                              ;
+-------+--------------+------------+-------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                        ; To Clock ;
+-------+--------------+------------+-------+---------------------------+----------+
; N/A   ; None         ; 4.497 ns   ; reset ; controlador:ctrl|state[1] ; clock    ;
; N/A   ; None         ; 3.307 ns   ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A   ; None         ; 1.429 ns   ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A   ; None         ; 1.406 ns   ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A   ; None         ; 1.406 ns   ; reset ; controlador:ctrl|state[0] ; clock    ;
+-------+--------------+------------+-------+---------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+
; N/A                                     ; None                                                ; 35.744 ns  ; controlador:ctrl|state[2]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 35.058 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.923 ns  ; controlador:ctrl|state[3]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.884 ns  ; controlador:ctrl|state[0]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.872 ns  ; controlador:ctrl|state[4]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.855 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.797 ns  ; controlador:ctrl|state[1]        ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.763 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.624 ns  ; controlador:ctrl|state[2]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 34.615 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.603 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.558 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.437 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.425 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.375 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.211 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.171 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 34.157 ns  ; controlador:ctrl|state[2]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 34.115 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 33.938 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.803 ns  ; controlador:ctrl|state[3]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.764 ns  ; controlador:ctrl|state[0]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.752 ns  ; controlador:ctrl|state[4]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.735 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.677 ns  ; controlador:ctrl|state[1]        ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.643 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.495 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.483 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.471 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.438 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.336 ns  ; controlador:ctrl|state[3]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.317 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.305 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.297 ns  ; controlador:ctrl|state[0]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.285 ns  ; controlador:ctrl|state[4]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.268 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.255 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.249 ns  ; controlador:ctrl|state[2]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 33.210 ns  ; controlador:ctrl|state[1]        ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.176 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.175 ns  ; controlador:ctrl|state[2]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 33.091 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.051 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 33.028 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 33.016 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.995 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 32.971 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.850 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.838 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.788 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.624 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.584 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.563 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.528 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 32.494 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.489 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.428 ns  ; controlador:ctrl|state[3]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.399 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.389 ns  ; controlador:ctrl|state[0]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.377 ns  ; controlador:ctrl|state[4]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.370 ns  ; Registrador:B|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.363 ns  ; Registrador:B|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.360 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.354 ns  ; controlador:ctrl|state[3]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.315 ns  ; controlador:ctrl|state[0]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.303 ns  ; controlador:ctrl|state[4]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.302 ns  ; controlador:ctrl|state[1]        ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.286 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.274 ns  ; Registrador:B|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 32.268 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.228 ns  ; controlador:ctrl|state[1]        ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.194 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.120 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.108 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.063 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 32.046 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 32.034 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.989 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.942 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.930 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.880 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.868 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.856 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.806 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.716 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.676 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.642 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.620 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 31.603 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.602 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.546 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 31.454 ns  ; Registrador:B|Saida[3]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.410 ns  ; Registrador:PCreg|Saida[1]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.374 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.339 ns  ; controlador:ctrl|state[2]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 31.279 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.250 ns  ; Registrador:B|Saida[2]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.243 ns  ; Registrador:B|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.182 ns  ; Registrador:PCreg|Saida[0]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.162 ns  ; Registrador:PCreg|Saida[2]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 31.154 ns  ; Registrador:B|Saida[1]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 31.075 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.907 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.885 ns  ; Registrador:PCreg|Saida[4]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.845 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.817 ns  ; controlador:ctrl|state[2]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.812 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.784 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.783 ns  ; Registrador:B|Saida[2]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.776 ns  ; Registrador:B|Saida[0]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.760 ns  ; Registrador:B|Saida[4]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.741 ns  ; Registrador:PCreg|Saida[3]       ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.687 ns  ; Registrador:B|Saida[1]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.670 ns  ; controlador:ctrl|state[2]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 30.654 ns  ; Registrador:A|Saida[0]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.653 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.645 ns  ; controlador:ctrl|state[2]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 30.518 ns  ; controlador:ctrl|state[3]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.483 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.479 ns  ; controlador:ctrl|state[0]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.467 ns  ; controlador:ctrl|state[4]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.450 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.392 ns  ; controlador:ctrl|state[1]        ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.358 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.337 ns  ; controlador:ctrl|state[2]        ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 30.334 ns  ; Registrador:B|Saida[3]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.315 ns  ; Registrador:B|Saida[5]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.290 ns  ; Registrador:PCreg|Saida[1]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.276 ns  ; Registrador:A|Saida[1]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.248 ns  ; controlador:ctrl|state[2]        ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 30.210 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.198 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.153 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.131 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 30.062 ns  ; Registrador:PCreg|Saida[0]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.060 ns  ; Registrador:A|Saida[2]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 30.042 ns  ; Registrador:PCreg|Saida[2]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 30.032 ns  ; Instr_Reg:inst_reg|Instr31_26[0] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.020 ns  ; Instr_Reg:inst_reg|Instr15_0[1]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 30.016 ns  ; RegDesloc:Deslocamento|temp[2]   ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 30.006 ns  ; controlador:ctrl|state[2]        ; Alu[20] ; clock      ;
; N/A                                     ; None                                                ; 29.999 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.996 ns  ; controlador:ctrl|state[3]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.984 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.970 ns  ; Instr_Reg:inst_reg|Instr15_0[0]  ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.959 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.957 ns  ; controlador:ctrl|state[0]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.955 ns  ; RegDesloc:Deslocamento|temp[3]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.945 ns  ; controlador:ctrl|state[4]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.928 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.925 ns  ; RegDesloc:Deslocamento|temp[0]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.904 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.890 ns  ; Instr_Reg:inst_reg|Instr15_0[6]  ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.878 ns  ; controlador:ctrl|state[2]        ; Alu[19] ; clock      ;
; N/A                                     ; None                                                ; 29.875 ns  ; Registrador:B|Saida[2]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.870 ns  ; controlador:ctrl|state[1]        ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.868 ns  ; Registrador:B|Saida[0]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.867 ns  ; Registrador:B|Saida[3]           ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.849 ns  ; controlador:ctrl|state[3]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.842 ns  ; Registrador:B|Saida[6]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.836 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.830 ns  ; RegDesloc:Deslocamento|temp[1]   ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.824 ns  ; controlador:ctrl|state[3]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.823 ns  ; Registrador:PCreg|Saida[1]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.810 ns  ; controlador:ctrl|state[0]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.806 ns  ; Instr_Reg:inst_reg|Instr31_26[5] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.801 ns  ; Registrador:B|Saida[2]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.798 ns  ; controlador:ctrl|state[4]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.794 ns  ; Registrador:B|Saida[0]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.785 ns  ; controlador:ctrl|state[0]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.781 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.779 ns  ; Registrador:B|Saida[1]           ; Alu[28] ; clock      ;
; N/A                                     ; None                                                ; 29.773 ns  ; controlador:ctrl|state[4]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.766 ns  ; Registrador:A|Saida[5]           ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.766 ns  ; Instr_Reg:inst_reg|Instr31_26[3] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.765 ns  ; Registrador:PCreg|Saida[4]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.756 ns  ; Instr_Reg:inst_reg|Instr31_26[4] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.725 ns  ; RegDesloc:Deslocamento|temp[4]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.723 ns  ; controlador:ctrl|state[1]        ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.710 ns  ; Instr_Reg:inst_reg|Instr31_26[2] ; Alu[25] ; clock      ;
; N/A                                     ; None                                                ; 29.705 ns  ; Registrador:B|Saida[1]           ; Alu[31] ; clock      ;
; N/A                                     ; None                                                ; 29.698 ns  ; controlador:ctrl|state[1]        ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.689 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.688 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.676 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.664 ns  ; RegDesloc:Deslocamento|temp[5]   ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.664 ns  ; Instr_Reg:inst_reg|Instr31_26[1] ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.651 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[21] ; clock      ;
; N/A                                     ; None                                                ; 29.640 ns  ; Registrador:B|Saida[4]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.631 ns  ; Instr_Reg:inst_reg|Instr15_0[4]  ; Alu[26] ; clock      ;
; N/A                                     ; None                                                ; 29.621 ns  ; Registrador:PCreg|Saida[3]       ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.595 ns  ; Registrador:PCreg|Saida[0]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.575 ns  ; Registrador:PCreg|Saida[2]       ; Alu[27] ; clock      ;
; N/A                                     ; None                                                ; 29.569 ns  ; RegDesloc:Deslocamento|temp[6]   ; Alu[29] ; clock      ;
; N/A                                     ; None                                                ; 29.562 ns  ; Instr_Reg:inst_reg|Instr15_0[3]  ; Alu[23] ; clock      ;
; N/A                                     ; None                                                ; 29.541 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.534 ns  ; Registrador:A|Saida[0]           ; Alu[30] ; clock      ;
; N/A                                     ; None                                                ; 29.529 ns  ; Instr_Reg:inst_reg|Instr15_0[5]  ; Alu[22] ; clock      ;
; N/A                                     ; None                                                ; 29.516 ns  ; Instr_Reg:inst_reg|Instr15_0[2]  ; Alu[24] ; clock      ;
; N/A                                     ; None                                                ; 29.516 ns  ; controlador:ctrl|state[3]        ; Alu[21] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+---------+------------+


+----------------------------------------------------------------------------------------+
; th                                                                                     ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                        ; To Clock ;
+---------------+-------------+-----------+-------+---------------------------+----------+
; N/A           ; None        ; -1.158 ns ; reset ; controlador:ctrl|state[2] ; clock    ;
; N/A           ; None        ; -1.158 ns ; reset ; controlador:ctrl|state[0] ; clock    ;
; N/A           ; None        ; -1.181 ns ; reset ; controlador:ctrl|state[3] ; clock    ;
; N/A           ; None        ; -1.772 ns ; reset ; controlador:ctrl|state[4] ; clock    ;
; N/A           ; None        ; -2.484 ns ; reset ; controlador:ctrl|state[1] ; clock    ;
+---------------+-------------+-----------+-------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 23 15:44:50 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hardware -c hardware --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" has Internal fmax of 34.92 MHz between source register "controlador:ctrl|state[2]" and destination register "Registrador:PCreg|Saida[30]" (period= 28.635 ns)
    Info: + Longest register to register delay is 28.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
        Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 2.089 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 2; COMB Node = 'controlador:ctrl|Selector8~1'
        Info: 3: + IC(0.320 ns) + CELL(0.545 ns) = 2.954 ns; Loc. = LCCOMB_X51_Y32_N24; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~2'
        Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 3.818 ns; Loc. = LCCOMB_X51_Y32_N2; Fanout = 5; COMB Node = 'AluControl:AluControl|Mux0~3'
        Info: 5: + IC(0.306 ns) + CELL(0.178 ns) = 4.302 ns; Loc. = LCCOMB_X51_Y32_N4; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux0~4'
        Info: 6: + IC(0.847 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.324 ns) + CELL(0.513 ns) = 6.507 ns; Loc. = LCCOMB_X52_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~86'
        Info: 8: + IC(0.313 ns) + CELL(0.178 ns) = 6.998 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~34'
        Info: 9: + IC(0.310 ns) + CELL(0.178 ns) = 7.486 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~99'
        Info: 10: + IC(0.293 ns) + CELL(0.178 ns) = 7.957 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~100'
        Info: 11: + IC(0.854 ns) + CELL(0.178 ns) = 8.989 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~38'
        Info: 12: + IC(0.316 ns) + CELL(0.322 ns) = 9.627 ns; Loc. = LCCOMB_X54_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~41'
        Info: 13: + IC(0.302 ns) + CELL(0.178 ns) = 10.107 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~42'
        Info: 14: + IC(0.306 ns) + CELL(0.178 ns) = 10.591 ns; Loc. = LCCOMB_X54_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~45'
        Info: 15: + IC(0.307 ns) + CELL(0.178 ns) = 11.076 ns; Loc. = LCCOMB_X54_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~46'
        Info: 16: + IC(0.308 ns) + CELL(0.322 ns) = 11.706 ns; Loc. = LCCOMB_X54_Y32_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~49'
        Info: 17: + IC(0.310 ns) + CELL(0.322 ns) = 12.338 ns; Loc. = LCCOMB_X54_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~50'
        Info: 18: + IC(0.314 ns) + CELL(0.322 ns) = 12.974 ns; Loc. = LCCOMB_X54_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~53'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 13.449 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~54'
        Info: 20: + IC(0.546 ns) + CELL(0.178 ns) = 14.173 ns; Loc. = LCCOMB_X54_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~56'
        Info: 21: + IC(0.296 ns) + CELL(0.178 ns) = 14.647 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 22: + IC(0.302 ns) + CELL(0.178 ns) = 15.127 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~58'
        Info: 23: + IC(0.910 ns) + CELL(0.178 ns) = 16.215 ns; Loc. = LCCOMB_X53_Y34_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~59'
        Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.694 ns; Loc. = LCCOMB_X53_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 25: + IC(0.310 ns) + CELL(0.322 ns) = 17.326 ns; Loc. = LCCOMB_X53_Y34_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~63'
        Info: 26: + IC(0.313 ns) + CELL(0.322 ns) = 17.961 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~66'
        Info: 27: + IC(0.304 ns) + CELL(0.178 ns) = 18.443 ns; Loc. = LCCOMB_X53_Y34_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[20]~67'
        Info: 28: + IC(0.307 ns) + CELL(0.322 ns) = 19.072 ns; Loc. = LCCOMB_X53_Y34_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~70'
        Info: 29: + IC(0.548 ns) + CELL(0.319 ns) = 19.939 ns; Loc. = LCCOMB_X52_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~95'
        Info: 30: + IC(0.290 ns) + CELL(0.178 ns) = 20.407 ns; Loc. = LCCOMB_X52_Y34_N22; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[24]~73'
        Info: 31: + IC(0.548 ns) + CELL(0.521 ns) = 21.476 ns; Loc. = LCCOMB_X53_Y34_N16; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[26]~78'
        Info: 32: + IC(0.537 ns) + CELL(0.178 ns) = 22.191 ns; Loc. = LCCOMB_X54_Y34_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[26]~79'
        Info: 33: + IC(0.828 ns) + CELL(0.322 ns) = 23.341 ns; Loc. = LCCOMB_X52_Y34_N4; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[27]~80'
        Info: 34: + IC(0.839 ns) + CELL(0.178 ns) = 24.358 ns; Loc. = LCCOMB_X56_Y34_N16; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~26'
        Info: 35: + IC(0.854 ns) + CELL(0.177 ns) = 25.389 ns; Loc. = LCCOMB_X54_Y34_N30; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~9'
        Info: 36: + IC(0.299 ns) + CELL(0.178 ns) = 25.866 ns; Loc. = LCCOMB_X54_Y34_N0; Fanout = 1; COMB Node = 'Ula32:ULA|Equal0~10'
        Info: 37: + IC(0.299 ns) + CELL(0.178 ns) = 26.343 ns; Loc. = LCCOMB_X54_Y34_N10; Fanout = 29; COMB Node = 'comb~13'
        Info: 38: + IC(0.317 ns) + CELL(0.178 ns) = 26.838 ns; Loc. = LCCOMB_X54_Y34_N22; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[28]~45'
        Info: 39: + IC(0.811 ns) + CELL(0.758 ns) = 28.407 ns; Loc. = LCFF_X58_Y34_N3; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[30]'
        Info: Total cell delay = 10.758 ns ( 37.87 % )
        Info: Total interconnect delay = 17.649 ns ( 62.13 % )
    Info: - Smallest clock skew is 0.011 ns
        Info: + Shortest clock path from clock "clock" to destination register is 3.062 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.310 ns) + CELL(0.602 ns) = 3.062 ns; Loc. = LCFF_X58_Y34_N3; Fanout = 4; REG Node = 'Registrador:PCreg|Saida[30]'
            Info: Total cell delay = 1.628 ns ( 53.17 % )
            Info: Total interconnect delay = 1.434 ns ( 46.83 % )
        Info: - Longest clock path from clock "clock" to source register is 3.051 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
            Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.299 ns) + CELL(0.602 ns) = 3.051 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
            Info: Total cell delay = 1.628 ns ( 53.36 % )
            Info: Total interconnect delay = 1.423 ns ( 46.64 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlador:ctrl|state[1]" (data pin = "reset", clock pin = "clock") is 4.497 ns
    Info: + Longest pin to register delay is 7.591 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(3.415 ns) + CELL(0.278 ns) = 4.719 ns; Loc. = LCCOMB_X49_Y35_N2; Fanout = 2; COMB Node = 'controlador:ctrl|state[1]~12'
        Info: 3: + IC(1.072 ns) + CELL(0.513 ns) = 6.304 ns; Loc. = LCCOMB_X48_Y32_N14; Fanout = 1; COMB Node = 'controlador:ctrl|state~18'
        Info: 4: + IC(0.874 ns) + CELL(0.413 ns) = 7.591 ns; Loc. = LCFF_X52_Y32_N25; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 2.230 ns ( 29.38 % )
        Info: Total interconnect delay = 5.361 ns ( 70.62 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.056 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.304 ns) + CELL(0.602 ns) = 3.056 ns; Loc. = LCFF_X52_Y32_N25; Fanout = 39; REG Node = 'controlador:ctrl|state[1]'
        Info: Total cell delay = 1.628 ns ( 53.27 % )
        Info: Total interconnect delay = 1.428 ns ( 46.73 % )
Info: tco from clock "clock" to destination pin "Alu[29]" through register "controlador:ctrl|state[2]" is 35.744 ns
    Info: + Longest clock path from clock "clock" to source register is 3.051 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.299 ns) + CELL(0.602 ns) = 3.051 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.36 % )
        Info: Total interconnect delay = 1.423 ns ( 46.64 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 32.416 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
        Info: 2: + IC(1.544 ns) + CELL(0.545 ns) = 2.089 ns; Loc. = LCCOMB_X51_Y32_N16; Fanout = 2; COMB Node = 'controlador:ctrl|Selector8~1'
        Info: 3: + IC(0.320 ns) + CELL(0.545 ns) = 2.954 ns; Loc. = LCCOMB_X51_Y32_N24; Fanout = 1; COMB Node = 'AluControl:AluControl|Mux0~2'
        Info: 4: + IC(0.319 ns) + CELL(0.545 ns) = 3.818 ns; Loc. = LCCOMB_X51_Y32_N2; Fanout = 5; COMB Node = 'AluControl:AluControl|Mux0~3'
        Info: 5: + IC(0.306 ns) + CELL(0.178 ns) = 4.302 ns; Loc. = LCCOMB_X51_Y32_N4; Fanout = 76; COMB Node = 'AluControl:AluControl|Mux0~4'
        Info: 6: + IC(0.847 ns) + CELL(0.521 ns) = 5.670 ns; Loc. = LCCOMB_X52_Y32_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Mux63~0'
        Info: 7: + IC(0.324 ns) + CELL(0.513 ns) = 6.507 ns; Loc. = LCCOMB_X52_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~86'
        Info: 8: + IC(0.313 ns) + CELL(0.178 ns) = 6.998 ns; Loc. = LCCOMB_X52_Y32_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[1]~34'
        Info: 9: + IC(0.310 ns) + CELL(0.178 ns) = 7.486 ns; Loc. = LCCOMB_X52_Y32_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[4]~99'
        Info: 10: + IC(0.293 ns) + CELL(0.178 ns) = 7.957 ns; Loc. = LCCOMB_X52_Y32_N14; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[4]~100'
        Info: 11: + IC(0.854 ns) + CELL(0.178 ns) = 8.989 ns; Loc. = LCCOMB_X54_Y32_N8; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[4]~38'
        Info: 12: + IC(0.316 ns) + CELL(0.322 ns) = 9.627 ns; Loc. = LCCOMB_X54_Y32_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[6]~41'
        Info: 13: + IC(0.302 ns) + CELL(0.178 ns) = 10.107 ns; Loc. = LCCOMB_X54_Y32_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[6]~42'
        Info: 14: + IC(0.306 ns) + CELL(0.178 ns) = 10.591 ns; Loc. = LCCOMB_X54_Y32_N30; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[8]~45'
        Info: 15: + IC(0.307 ns) + CELL(0.178 ns) = 11.076 ns; Loc. = LCCOMB_X54_Y32_N16; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[8]~46'
        Info: 16: + IC(0.308 ns) + CELL(0.322 ns) = 11.706 ns; Loc. = LCCOMB_X54_Y32_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[10]~49'
        Info: 17: + IC(0.310 ns) + CELL(0.322 ns) = 12.338 ns; Loc. = LCCOMB_X54_Y32_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[10]~50'
        Info: 18: + IC(0.314 ns) + CELL(0.322 ns) = 12.974 ns; Loc. = LCCOMB_X54_Y32_N2; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[12]~53'
        Info: 19: + IC(0.297 ns) + CELL(0.178 ns) = 13.449 ns; Loc. = LCCOMB_X54_Y32_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[12]~54'
        Info: 20: + IC(0.546 ns) + CELL(0.178 ns) = 14.173 ns; Loc. = LCCOMB_X54_Y32_N22; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~56'
        Info: 21: + IC(0.296 ns) + CELL(0.178 ns) = 14.647 ns; Loc. = LCCOMB_X54_Y32_N0; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[15]~57'
        Info: 22: + IC(0.302 ns) + CELL(0.178 ns) = 15.127 ns; Loc. = LCCOMB_X54_Y32_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~58'
        Info: 23: + IC(0.910 ns) + CELL(0.178 ns) = 16.215 ns; Loc. = LCCOMB_X53_Y34_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[16]~59'
        Info: 24: + IC(0.301 ns) + CELL(0.178 ns) = 16.694 ns; Loc. = LCCOMB_X53_Y34_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[18]~62'
        Info: 25: + IC(0.310 ns) + CELL(0.322 ns) = 17.326 ns; Loc. = LCCOMB_X53_Y34_N14; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[18]~63'
        Info: 26: + IC(0.313 ns) + CELL(0.322 ns) = 17.961 ns; Loc. = LCCOMB_X53_Y34_N10; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[20]~66'
        Info: 27: + IC(0.304 ns) + CELL(0.178 ns) = 18.443 ns; Loc. = LCCOMB_X53_Y34_N20; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[20]~67'
        Info: 28: + IC(0.307 ns) + CELL(0.322 ns) = 19.072 ns; Loc. = LCCOMB_X53_Y34_N8; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[22]~70'
        Info: 29: + IC(0.548 ns) + CELL(0.319 ns) = 19.939 ns; Loc. = LCCOMB_X52_Y34_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[24]~95'
        Info: 30: + IC(0.290 ns) + CELL(0.178 ns) = 20.407 ns; Loc. = LCCOMB_X52_Y34_N22; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[24]~73'
        Info: 31: + IC(0.324 ns) + CELL(0.521 ns) = 21.252 ns; Loc. = LCCOMB_X52_Y34_N14; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~96'
        Info: 32: + IC(0.860 ns) + CELL(0.178 ns) = 22.290 ns; Loc. = LCCOMB_X54_Y34_N8; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[26]~77'
        Info: 33: + IC(0.317 ns) + CELL(0.322 ns) = 22.929 ns; Loc. = LCCOMB_X54_Y34_N6; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[28]~82'
        Info: 34: + IC(0.301 ns) + CELL(0.178 ns) = 23.408 ns; Loc. = LCCOMB_X54_Y34_N24; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[28]~83'
        Info: 35: + IC(0.308 ns) + CELL(0.322 ns) = 24.038 ns; Loc. = LCCOMB_X54_Y34_N2; Fanout = 4; COMB Node = 'Registrador:PCreg|Saida[29]~27'
        Info: 36: + IC(5.352 ns) + CELL(3.026 ns) = 32.416 ns; Loc. = PIN_AK20; Fanout = 0; PIN Node = 'Alu[29]'
        Info: Total cell delay = 12.637 ns ( 38.98 % )
        Info: Total interconnect delay = 19.779 ns ( 61.02 % )
Info: th for register "controlador:ctrl|state[2]" (data pin = "reset", clock pin = "clock") is -1.158 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.051 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.124 ns) + CELL(0.000 ns) = 1.150 ns; Loc. = CLKCTRL_G3; Fanout = 1385; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.299 ns) + CELL(0.602 ns) = 3.051 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.628 ns ( 53.36 % )
        Info: Total interconnect delay = 1.423 ns ( 46.64 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 4.495 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_T3; Fanout = 8; PIN Node = 'reset'
        Info: 2: + IC(2.889 ns) + CELL(0.580 ns) = 4.495 ns; Loc. = LCFF_X49_Y32_N25; Fanout = 74; REG Node = 'controlador:ctrl|state[2]'
        Info: Total cell delay = 1.606 ns ( 35.73 % )
        Info: Total interconnect delay = 2.889 ns ( 64.27 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Mon Apr 23 15:44:52 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


