// Seed: 1485192483
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input supply1 id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    output wire id_11,
    input wor id_12
);
  assign id_3 = 1;
  reg  id_14;
  wire id_15;
  wor  id_16 = 1;
  assign id_14 = 1;
  always id_14 <= 1 | id_5;
endmodule
module module_1 (
    input wire id_0,
    input supply0 id_1,
    input uwire id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply1 id_7,
    output wand id_8,
    output wire id_9,
    input wor id_10
);
  wire id_12;
  module_0(
      id_8, id_4, id_4, id_8, id_6, id_5, id_5, id_7, id_1, id_0, id_0, id_8, id_5
  );
endmodule
