Loading plugins phase: Elapsed time ==> 0s.145ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -d CY8C5888LTI-LP097 -s C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.227ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.089ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 HydroponicAutomationSensorPerf.v -verilog
======================================================================

======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 HydroponicAutomationSensorPerf.v -verilog
======================================================================

======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 -verilog HydroponicAutomationSensorPerf.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 22 11:03:40 2019


======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   vpp
Options  :    -yv2 -q10 HydroponicAutomationSensorPerf.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 22 11:03:40 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'HydroponicAutomationSensorPerf.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 -verilog HydroponicAutomationSensorPerf.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 22 11:03:41 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\codegentemp\HydroponicAutomationSensorPerf.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\codegentemp\HydroponicAutomationSensorPerf.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  HydroponicAutomationSensorPerf.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 -verilog HydroponicAutomationSensorPerf.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 22 11:03:42 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\codegentemp\HydroponicAutomationSensorPerf.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\codegentemp\HydroponicAutomationSensorPerf.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_80\B_Timer_v2_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	Net_624
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_620
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\pHSampleTimer:Net_260\
	Net_2533
	\pHSampleTimer:TimerUDB:ctrl_ten\
	\pHSampleTimer:TimerUDB:ctrl_cmode_0\
	\pHSampleTimer:TimerUDB:ctrl_tmode_1\
	\pHSampleTimer:TimerUDB:ctrl_tmode_0\
	\pHSampleTimer:TimerUDB:ctrl_ic_1\
	\pHSampleTimer:TimerUDB:ctrl_ic_0\
	Net_2537
	\pHSampleTimer:TimerUDB:zeros_3\
	\pHSampleTimer:TimerUDB:zeros_2\
	\pHSampleTimer:Net_102\
	\pHSampleTimer:Net_266\
	Net_3063
	\PingSensorTrigCounter:Net_89\
	\PingSensorTrigCounter:Net_95\
	\PingSensorTrigCounter:Net_102\
	Net_2825
	Net_2826
	Net_2827
	Net_2829
	Net_2830
	Net_2831
	Net_2832
	\PingSensorEchoTimer:Net_260\
	Net_2836
	Net_2841
	\PingSensorEchoTimer:Net_53\
	\PingSensorEchoTimer:TimerUDB:ctrl_ten\
	\PingSensorEchoTimer:TimerUDB:ctrl_tmode_1\
	\PingSensorEchoTimer:TimerUDB:ctrl_tmode_0\
	\PingSensorEchoTimer:TimerUDB:ctrl_ic_1\
	\PingSensorEchoTimer:TimerUDB:ctrl_ic_0\
	\PingSensorEchoTimer:TimerUDB:zeros_3\
	\PingSensorEchoTimer:TimerUDB:zeros_2\
	\PingSensorEchoTimer:Net_102\
	\PingSensorEchoTimer:Net_266\
	\demux_2:tmp__demux_2_5_reg\
	\demux_2:tmp__demux_2_6_reg\
	\demux_2:tmp__demux_2_7_reg\
	Net_3588
	Net_3589
	Net_3590
	\LevelSelect:control_bus_7\
	\LevelSelect:control_bus_6\
	\LevelSelect:control_bus_5\
	\LevelSelect:control_bus_4\
	\LevelSelect:control_bus_3\
	Net_3340
	Net_3341
	Net_3342
	Net_3343
	Net_3344
	Net_3345
	Net_3346
	\PingSensorSampleTimer:Net_260\
	Net_3203
	\PingSensorSampleTimer:TimerUDB:ctrl_ten\
	\PingSensorSampleTimer:TimerUDB:ctrl_cmode_0\
	\PingSensorSampleTimer:TimerUDB:ctrl_tmode_1\
	\PingSensorSampleTimer:TimerUDB:ctrl_tmode_0\
	\PingSensorSampleTimer:TimerUDB:ctrl_ic_1\
	\PingSensorSampleTimer:TimerUDB:ctrl_ic_0\
	Net_3207
	\PingSensorSampleTimer:TimerUDB:zeros_3\
	\PingSensorSampleTimer:Net_102\
	\PingSensorSampleTimer:Net_266\
	\SensorComTxUART:BUART:HalfDuplexSend\
	\SensorComTxUART:BUART:FinalAddrMode_2\
	\SensorComTxUART:BUART:FinalAddrMode_1\
	\SensorComTxUART:BUART:FinalAddrMode_0\
	\SensorComTxUART:BUART:reset_sr\
	Net_3421
	Net_3422
	\SensorDataComTimer:Net_260\
	Net_3429
	\SensorDataComTimer:TimerUDB:ctrl_ten\
	\SensorDataComTimer:TimerUDB:ctrl_cmode_0\
	\SensorDataComTimer:TimerUDB:ctrl_tmode_1\
	\SensorDataComTimer:TimerUDB:ctrl_tmode_0\
	\SensorDataComTimer:TimerUDB:ctrl_ic_1\
	\SensorDataComTimer:TimerUDB:ctrl_ic_0\
	Net_3433
	\SensorDataComTimer:TimerUDB:zeros_3\
	\SensorDataComTimer:Net_102\
	\SensorDataComTimer:Net_266\
	\FreeRunningTimer:Net_260\
	Net_3529
	Net_3534
	\FreeRunningTimer:Net_53\
	\FreeRunningTimer:TimerUDB:ctrl_ten\
	\FreeRunningTimer:TimerUDB:ctrl_cmode_0\
	\FreeRunningTimer:TimerUDB:ctrl_tmode_1\
	\FreeRunningTimer:TimerUDB:ctrl_tmode_0\
	\FreeRunningTimer:TimerUDB:ctrl_ic_1\
	\FreeRunningTimer:TimerUDB:ctrl_ic_0\
	Net_3533
	\FreeRunningTimer:Net_102\
	\FreeRunningTimer:Net_266\
	\FlowSenseTimeOutTimer:Net_260\
	Net_3714
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_ten\
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_cmode_0\
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_tmode_1\
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_tmode_0\
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_ic_1\
	\FlowSenseTimeOutTimer:TimerUDB:ctrl_ic_0\
	Net_3718
	\FlowSenseTimeOutTimer:TimerUDB:zeros_3\
	\FlowSenseTimeOutTimer:Net_102\
	\FlowSenseTimeOutTimer:Net_266\
	\ECSenseUART:BUART:tx_hd_send_break\
	\ECSenseUART:BUART:tx_ctrl_mark\
	\ECSenseUART:BUART:reset_sr\
	Net_3742
	Net_3748
	\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_3743
	\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\ECSenseUART:BUART:sRX:MODULE_10:lt\
	\ECSenseUART:BUART:sRX:MODULE_10:eq\
	\ECSenseUART:BUART:sRX:MODULE_10:gt\
	\ECSenseUART:BUART:sRX:MODULE_10:gte\
	\ECSenseUART:BUART:sRX:MODULE_10:lte\
	Net_3758
	Net_3759
	Net_3760
	Net_3762
	Net_3763
	Net_3764
	Net_3765


Deleted 173 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to zero
Aliasing \UART:BUART:HalfDuplexSend\ to zero
Aliasing \UART:BUART:FinalParityType_1\ to zero
Aliasing \UART:BUART:FinalParityType_0\ to zero
Aliasing \UART:BUART:FinalAddrMode_2\ to zero
Aliasing \UART:BUART:FinalAddrMode_1\ to zero
Aliasing \UART:BUART:FinalAddrMode_0\ to zero
Aliasing \UART:BUART:tx_ctrl_mark\ to zero
Aliasing \UART:BUART:tx_status_6\ to zero
Aliasing \UART:BUART:tx_status_5\ to zero
Aliasing \UART:BUART:tx_status_4\ to zero
Aliasing \UART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__FlowSensorSig_net_0
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__FlowSensorSig_net_0
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__FlowSensorSig_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:rx_status_1\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__FlowSensorSig_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__FlowSensorSig_net_0
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \pHADC:vp_ctl_0\ to zero
Aliasing \pHADC:vp_ctl_2\ to zero
Aliasing \pHADC:vn_ctl_1\ to zero
Aliasing \pHADC:vn_ctl_3\ to zero
Aliasing \pHADC:vp_ctl_1\ to zero
Aliasing \pHADC:vp_ctl_3\ to zero
Aliasing \pHADC:vn_ctl_0\ to zero
Aliasing \pHADC:vn_ctl_2\ to zero
Aliasing \pHADC:soc\ to zero
Aliasing \pHADC:Net_383\ to zero
Aliasing tmpOE__pH_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \pHSampleTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \pHSampleTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \pHSampleTimer:TimerUDB:status_6\ to zero
Aliasing \pHSampleTimer:TimerUDB:status_5\ to zero
Aliasing \pHSampleTimer:TimerUDB:status_4\ to zero
Aliasing \pHSampleTimer:TimerUDB:status_0\ to \pHSampleTimer:TimerUDB:tc_i\
Aliasing \PingSensorTrigCounter:Net_82\ to zero
Aliasing \PingSensorTrigCounter:Net_91\ to zero
Aliasing tmpOE__pHUpEcho_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \PingSensorControl:rst\ to zero
Aliasing \PingSensorEchoTimer:TimerUDB:ctrl_cmode_1\ to tmpOE__FlowSensorSig_net_0
Aliasing \PingSensorEchoTimer:TimerUDB:ctrl_cmode_0\ to zero
Aliasing \PingSensorEchoTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \PingSensorEchoTimer:TimerUDB:status_6\ to zero
Aliasing \PingSensorEchoTimer:TimerUDB:status_5\ to zero
Aliasing \PingSensorEchoTimer:TimerUDB:status_4\ to zero
Aliasing \PingSensorEchoTimer:TimerUDB:status_0\ to \PingSensorEchoTimer:TimerUDB:tc_i\
Aliasing tmpOE__WaterEcho_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__pHUpTrig_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__pHDownTrig_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__NutsTrig_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__WaterTrig_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__pHDownEcho_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__NutsEcho_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \LevelSelect:clk\ to zero
Aliasing \LevelSelect:rst\ to zero
Aliasing \PingSensorTrigControl:clk\ to zero
Aliasing \PingSensorTrigControl:rst\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \PingSensorSampleTimer:TimerUDB:status_6\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:status_5\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:status_4\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:status_0\ to \PingSensorSampleTimer:TimerUDB:tc_i\
Aliasing \SensorComTxUART:BUART:tx_hd_send_break\ to zero
Aliasing \SensorComTxUART:BUART:FinalParityType_1\ to zero
Aliasing \SensorComTxUART:BUART:FinalParityType_0\ to zero
Aliasing \SensorComTxUART:BUART:tx_ctrl_mark\ to zero
Aliasing \SensorComTxUART:BUART:tx_status_6\ to zero
Aliasing \SensorComTxUART:BUART:tx_status_5\ to zero
Aliasing \SensorComTxUART:BUART:tx_status_4\ to zero
Aliasing \SensorDataComTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \SensorDataComTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \SensorDataComTimer:TimerUDB:status_6\ to zero
Aliasing \SensorDataComTimer:TimerUDB:status_5\ to zero
Aliasing \SensorDataComTimer:TimerUDB:status_4\ to zero
Aliasing \SensorDataComTimer:TimerUDB:status_0\ to \SensorDataComTimer:TimerUDB:tc_i\
Aliasing tmpOE__DataComTxInv_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \FreeRunningTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \FreeRunningTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \FreeRunningTimer:TimerUDB:status_6\ to zero
Aliasing \FreeRunningTimer:TimerUDB:status_5\ to zero
Aliasing \FreeRunningTimer:TimerUDB:status_4\ to zero
Aliasing \FreeRunningTimer:TimerUDB:status_0\ to \FreeRunningTimer:TimerUDB:tc_i\
Aliasing Net_3528 to zero
Aliasing tmpOE__WaterResEcho_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__WaterResTrig_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \FlowSenseTimeOutTimer:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:trigger_enable\ to tmpOE__FlowSensorSig_net_0
Aliasing \FlowSenseTimeOutTimer:TimerUDB:status_6\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:status_5\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:status_4\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:status_0\ to \FlowSenseTimeOutTimer:TimerUDB:tc_i\
Aliasing \ECSenseUART:BUART:HalfDuplexSend\ to zero
Aliasing \ECSenseUART:BUART:FinalParityType_1\ to zero
Aliasing \ECSenseUART:BUART:FinalParityType_0\ to zero
Aliasing \ECSenseUART:BUART:FinalAddrMode_2\ to zero
Aliasing \ECSenseUART:BUART:FinalAddrMode_1\ to zero
Aliasing \ECSenseUART:BUART:FinalAddrMode_0\ to zero
Aliasing \ECSenseUART:BUART:rx_count7_bit8_wire\ to zero
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODIN6_1\ to \ECSenseUART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODIN6_0\ to \ECSenseUART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to zero
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODIN7_1\ to \ECSenseUART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODIN7_0\ to \ECSenseUART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to zero
Aliasing \ECSenseUART:BUART:rx_status_1\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to zero
Aliasing \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__ECSenseRx_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing tmpOE__ECSenseRxInv_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \ECSenseControlReg:clk\ to zero
Aliasing \ECSenseControlReg:rst\ to zero
Aliasing tmpOE__ECControl_net_0 to tmpOE__FlowSensorSig_net_0
Aliasing \SenseSwitchTimer:Net_260\ to zero
Aliasing \SenseSwitchTimer:Net_102\ to tmpOE__FlowSensorSig_net_0
Aliasing \UART:BUART:reset_reg\\D\ to zero
Aliasing \UART:BUART:rx_break_status\\D\ to zero
Aliasing \pHSampleTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \pHSampleTimer:TimerUDB:capture_out_reg_i\\D\ to \pHSampleTimer:TimerUDB:capt_fifo_load_int\
Aliasing \PingSensorEchoTimer:TimerUDB:capture_out_reg_i\\D\ to \PingSensorEchoTimer:TimerUDB:capt_fifo_load_int\
Aliasing \PingSensorSampleTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:capture_out_reg_i\\D\ to \PingSensorSampleTimer:TimerUDB:capt_fifo_load_int\
Aliasing \SensorComTxUART:BUART:reset_reg\\D\ to zero
Aliasing \SensorDataComTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \SensorDataComTimer:TimerUDB:capture_out_reg_i\\D\ to \SensorDataComTimer:TimerUDB:capt_fifo_load_int\
Aliasing \FreeRunningTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \FreeRunningTimer:TimerUDB:hwEnable_reg\\D\ to \FreeRunningTimer:TimerUDB:run_mode\
Aliasing \FreeRunningTimer:TimerUDB:capture_out_reg_i\\D\ to \FreeRunningTimer:TimerUDB:capt_fifo_load_int\
Aliasing \FlowSenseTimeOutTimer:TimerUDB:capture_last\\D\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\\D\ to \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load_int\
Aliasing \ECSenseUART:BUART:reset_reg\\D\ to zero
Aliasing \ECSenseUART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[6] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[9] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:Net_61\[17] = \UART:Net_9\[16]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[21] = zero[2]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[22] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[23] = zero[2]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[24] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[25] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[26] = zero[2]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[27] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[28] = zero[2]
Removing Rhs of wire Net_583[34] = \UART:BUART:rx_interrupt_out\[35]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[39] = \UART:BUART:tx_bitclk_dp\[75]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[85] = \UART:BUART:tx_counter_dp\[76]
Removing Lhs of wire \UART:BUART:tx_status_6\[86] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_5\[87] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_4\[88] = zero[2]
Removing Lhs of wire \UART:BUART:tx_status_1\[90] = \UART:BUART:tx_fifo_empty\[53]
Removing Lhs of wire \UART:BUART:tx_status_3\[92] = \UART:BUART:tx_fifo_notfull\[52]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[152] = zero[2]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[160] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[171]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[162] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[172]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[163] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[188]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[164] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[202]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[165] = MODIN1_1[166]
Removing Rhs of wire MODIN1_1[166] = \UART:BUART:pollcount_1\[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[167] = MODIN1_0[168]
Removing Rhs of wire MODIN1_0[168] = \UART:BUART:pollcount_0\[161]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[174] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[175] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[176] = MODIN1_1[166]
Removing Lhs of wire MODIN2_1[177] = MODIN1_1[166]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[178] = MODIN1_0[168]
Removing Lhs of wire MODIN2_0[179] = MODIN1_0[168]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[180] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[181] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[182] = MODIN1_1[166]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[183] = MODIN1_0[168]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[184] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[185] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[190] = MODIN1_1[166]
Removing Lhs of wire MODIN3_1[191] = MODIN1_1[166]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[192] = MODIN1_0[168]
Removing Lhs of wire MODIN3_0[193] = MODIN1_0[168]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[194] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[195] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[196] = MODIN1_1[166]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[197] = MODIN1_0[168]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[198] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[199] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_1\[206] = zero[2]
Removing Rhs of wire \UART:BUART:rx_status_2\[207] = \UART:BUART:rx_parity_error_status\[208]
Removing Rhs of wire \UART:BUART:rx_status_3\[209] = \UART:BUART:rx_stop_bit_error\[210]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[220] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[269]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[224] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[291]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[225] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[226] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[227] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[228] = MODIN4_6[229]
Removing Rhs of wire MODIN4_6[229] = \UART:BUART:rx_count_6\[147]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[230] = MODIN4_5[231]
Removing Rhs of wire MODIN4_5[231] = \UART:BUART:rx_count_5\[148]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[232] = MODIN4_4[233]
Removing Rhs of wire MODIN4_4[233] = \UART:BUART:rx_count_4\[149]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[234] = MODIN4_3[235]
Removing Rhs of wire MODIN4_3[235] = \UART:BUART:rx_count_3\[150]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[236] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[237] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[238] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[239] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[240] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[241] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[242] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[243] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[244] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[245] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[246] = MODIN4_6[229]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[247] = MODIN4_5[231]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[248] = MODIN4_4[233]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[249] = MODIN4_3[235]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[250] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[251] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[252] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[253] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[254] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[255] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[256] = zero[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[271] = \UART:BUART:rx_postpoll\[106]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[272] = \UART:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[273] = \UART:BUART:rx_postpoll\[106]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[274] = \UART:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[275] = \UART:BUART:rx_postpoll\[106]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[276] = \UART:BUART:rx_parity_bit\[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[278] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[279] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[277]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[280] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[277]
Removing Lhs of wire tmpOE__Rx_1_net_0[302] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \pHADC:vp_ctl_0\[311] = zero[2]
Removing Lhs of wire \pHADC:vp_ctl_2\[312] = zero[2]
Removing Lhs of wire \pHADC:vn_ctl_1\[313] = zero[2]
Removing Lhs of wire \pHADC:vn_ctl_3\[314] = zero[2]
Removing Lhs of wire \pHADC:vp_ctl_1\[315] = zero[2]
Removing Lhs of wire \pHADC:vp_ctl_3\[316] = zero[2]
Removing Lhs of wire \pHADC:vn_ctl_0\[317] = zero[2]
Removing Lhs of wire \pHADC:vn_ctl_2\[318] = zero[2]
Removing Rhs of wire \pHADC:Net_188\[322] = \pHADC:Net_221\[323]
Removing Lhs of wire \pHADC:soc\[329] = zero[2]
Removing Lhs of wire \pHADC:Net_383\[355] = zero[2]
Removing Lhs of wire tmpOE__pH_net_0[357] = tmpOE__FlowSensorSig_net_0[1]
Removing Rhs of wire Net_2034[367] = \pHSampleTimer:Net_53\[368]
Removing Rhs of wire Net_2034[367] = \pHSampleTimer:TimerUDB:tc_reg_i\[400]
Removing Lhs of wire \pHSampleTimer:TimerUDB:ctrl_enable\[382] = \pHSampleTimer:TimerUDB:control_7\[374]
Removing Lhs of wire \pHSampleTimer:TimerUDB:ctrl_cmode_1\[384] = zero[2]
Removing Rhs of wire \pHSampleTimer:TimerUDB:timer_enable\[393] = \pHSampleTimer:TimerUDB:runmode_enable\[405]
Removing Rhs of wire \pHSampleTimer:TimerUDB:run_mode\[394] = \pHSampleTimer:TimerUDB:hwEnable_reg\[395]
Removing Lhs of wire \pHSampleTimer:TimerUDB:trigger_enable\[397] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \pHSampleTimer:TimerUDB:tc_i\[399] = \pHSampleTimer:TimerUDB:status_tc\[396]
Removing Lhs of wire \pHSampleTimer:TimerUDB:hwEnable\[401] = \pHSampleTimer:TimerUDB:control_7\[374]
Removing Lhs of wire \pHSampleTimer:TimerUDB:capt_fifo_load_int\[404] = \pHSampleTimer:TimerUDB:capt_fifo_load\[392]
Removing Lhs of wire \pHSampleTimer:TimerUDB:status_6\[408] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:status_5\[409] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:status_4\[410] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:status_0\[411] = \pHSampleTimer:TimerUDB:status_tc\[396]
Removing Lhs of wire \pHSampleTimer:TimerUDB:status_1\[412] = \pHSampleTimer:TimerUDB:capt_fifo_load\[392]
Removing Rhs of wire \pHSampleTimer:TimerUDB:status_2\[413] = \pHSampleTimer:TimerUDB:fifo_full\[414]
Removing Rhs of wire \pHSampleTimer:TimerUDB:status_3\[415] = \pHSampleTimer:TimerUDB:fifo_nempty\[416]
Removing Lhs of wire \pHSampleTimer:TimerUDB:cs_addr_2\[418] = Net_2034[367]
Removing Lhs of wire \pHSampleTimer:TimerUDB:cs_addr_1\[419] = \pHSampleTimer:TimerUDB:trig_reg\[407]
Removing Lhs of wire \pHSampleTimer:TimerUDB:cs_addr_0\[420] = \pHSampleTimer:TimerUDB:per_zero\[398]
Removing Lhs of wire \PingSensorTrigCounter:Net_82\[507] = zero[2]
Removing Lhs of wire \PingSensorTrigCounter:Net_91\[508] = zero[2]
Removing Rhs of wire Net_2828[509] = \PingSensorControl:control_out_0\[527]
Removing Rhs of wire Net_2828[509] = \PingSensorControl:control_0\[550]
Removing Rhs of wire Net_3061[514] = \PingSensorTrigCounter:Net_48\[510]
Removing Lhs of wire tmpOE__pHUpEcho_net_0[520] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \PingSensorControl:clk\[525] = Net_3467[505]
Removing Lhs of wire \PingSensorControl:rst\[526] = zero[2]
Removing Rhs of wire Net_2980_2[552] = \LevelSelect:control_out_2\[768]
Removing Rhs of wire Net_2980_2[552] = \LevelSelect:control_2\[777]
Removing Rhs of wire Net_2980_1[553] = \LevelSelect:control_out_1\[769]
Removing Rhs of wire Net_2980_1[553] = \LevelSelect:control_1\[778]
Removing Rhs of wire Net_2980_0[554] = \LevelSelect:control_out_0\[770]
Removing Rhs of wire Net_2980_0[554] = \LevelSelect:control_0\[779]
Removing Rhs of wire Net_3322[559] = \mux_1:tmp__mux_1_reg\[551]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:ctrl_enable\[578] = \PingSensorEchoTimer:TimerUDB:control_7\[570]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:ctrl_cmode_1\[580] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:ctrl_cmode_0\[581] = zero[2]
Removing Rhs of wire \PingSensorEchoTimer:TimerUDB:timer_enable\[589] = \PingSensorEchoTimer:TimerUDB:runmode_enable\[601]
Removing Rhs of wire \PingSensorEchoTimer:TimerUDB:run_mode\[590] = \PingSensorEchoTimer:TimerUDB:hwEnable_reg\[591]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:trigger_enable\[593] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:tc_i\[595] = \PingSensorEchoTimer:TimerUDB:status_tc\[592]
Removing Rhs of wire Net_2878[599] = \PingSensorEchoTimer:TimerUDB:capture_out_reg_i\[598]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:capt_fifo_load_int\[600] = \PingSensorEchoTimer:TimerUDB:capt_fifo_load\[588]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:status_6\[604] = zero[2]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:status_5\[605] = zero[2]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:status_4\[606] = zero[2]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:status_0\[607] = \PingSensorEchoTimer:TimerUDB:status_tc\[592]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:status_1\[608] = \PingSensorEchoTimer:TimerUDB:capt_fifo_load\[588]
Removing Rhs of wire \PingSensorEchoTimer:TimerUDB:status_2\[609] = \PingSensorEchoTimer:TimerUDB:fifo_full\[610]
Removing Rhs of wire \PingSensorEchoTimer:TimerUDB:status_3\[611] = \PingSensorEchoTimer:TimerUDB:fifo_nempty\[612]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:cs_addr_2\[614] = Net_2828[509]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:cs_addr_1\[615] = \PingSensorEchoTimer:TimerUDB:trig_reg\[603]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:cs_addr_0\[616] = \PingSensorEchoTimer:TimerUDB:per_zero\[594]
Removing Lhs of wire tmpOE__WaterEcho_net_0[701] = tmpOE__FlowSensorSig_net_0[1]
Removing Rhs of wire Net_3294[706] = \PingSensorTrigControl:control_out_0\[782]
Removing Rhs of wire Net_3294[706] = \PingSensorTrigControl:control_0\[805]
Removing Rhs of wire Net_2894[714] = \demux_2:tmp__demux_2_0_reg\[705]
Removing Rhs of wire Net_2892[715] = \demux_2:tmp__demux_2_1_reg\[707]
Removing Rhs of wire Net_3581[716] = \demux_2:tmp__demux_2_2_reg\[708]
Removing Rhs of wire Net_3582[717] = \demux_2:tmp__demux_2_3_reg\[709]
Removing Rhs of wire Net_3587[718] = \demux_2:tmp__demux_2_4_reg\[710]
Removing Lhs of wire tmpOE__pHUpTrig_net_0[723] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__pHDownTrig_net_0[729] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__NutsTrig_net_0[735] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__WaterTrig_net_0[741] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__pHDownEcho_net_0[747] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__NutsEcho_net_0[752] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \LevelSelect:clk\[756] = zero[2]
Removing Lhs of wire \LevelSelect:rst\[757] = zero[2]
Removing Lhs of wire \PingSensorTrigControl:clk\[780] = zero[2]
Removing Lhs of wire \PingSensorTrigControl:rst\[781] = zero[2]
Removing Rhs of wire Net_3202[809] = \PingSensorSampleTimer:Net_53\[810]
Removing Rhs of wire Net_3202[809] = \PingSensorSampleTimer:TimerUDB:tc_reg_i\[842]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:ctrl_enable\[824] = \PingSensorSampleTimer:TimerUDB:control_7\[816]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:ctrl_cmode_1\[826] = zero[2]
Removing Rhs of wire \PingSensorSampleTimer:TimerUDB:timer_enable\[835] = \PingSensorSampleTimer:TimerUDB:runmode_enable\[847]
Removing Rhs of wire \PingSensorSampleTimer:TimerUDB:run_mode\[836] = \PingSensorSampleTimer:TimerUDB:hwEnable_reg\[837]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:trigger_enable\[839] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:tc_i\[841] = \PingSensorSampleTimer:TimerUDB:status_tc\[838]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:hwEnable\[843] = \PingSensorSampleTimer:TimerUDB:control_7\[816]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:capt_fifo_load_int\[846] = \PingSensorSampleTimer:TimerUDB:capt_fifo_load\[834]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:status_6\[850] = zero[2]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:status_5\[851] = zero[2]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:status_4\[852] = zero[2]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:status_0\[853] = \PingSensorSampleTimer:TimerUDB:status_tc\[838]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:status_1\[854] = \PingSensorSampleTimer:TimerUDB:capt_fifo_load\[834]
Removing Rhs of wire \PingSensorSampleTimer:TimerUDB:status_2\[855] = \PingSensorSampleTimer:TimerUDB:fifo_full\[856]
Removing Rhs of wire \PingSensorSampleTimer:TimerUDB:status_3\[857] = \PingSensorSampleTimer:TimerUDB:fifo_nempty\[858]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:cs_addr_2\[860] = Net_3202[809]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:cs_addr_1\[861] = \PingSensorSampleTimer:TimerUDB:trig_reg\[849]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:cs_addr_0\[862] = \PingSensorSampleTimer:TimerUDB:per_zero\[840]
Removing Lhs of wire \SensorComTxUART:Net_61\[996] = \SensorComTxUART:Net_9\[995]
Removing Lhs of wire \SensorComTxUART:BUART:tx_hd_send_break\[1000] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:FinalParityType_1\[1002] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:FinalParityType_0\[1003] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:tx_ctrl_mark\[1007] = zero[2]
Removing Rhs of wire \SensorComTxUART:BUART:tx_bitclk_enable_pre\[1018] = \SensorComTxUART:BUART:tx_bitclk_dp\[1054]
Removing Lhs of wire \SensorComTxUART:BUART:tx_counter_tc\[1064] = \SensorComTxUART:BUART:tx_counter_dp\[1055]
Removing Lhs of wire \SensorComTxUART:BUART:tx_status_6\[1065] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:tx_status_5\[1066] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:tx_status_4\[1067] = zero[2]
Removing Lhs of wire \SensorComTxUART:BUART:tx_status_1\[1069] = \SensorComTxUART:BUART:tx_fifo_empty\[1032]
Removing Lhs of wire \SensorComTxUART:BUART:tx_status_3\[1071] = \SensorComTxUART:BUART:tx_fifo_notfull\[1031]
Removing Rhs of wire Net_12[1083] = \SensorDataComTimer:Net_53\[1084]
Removing Rhs of wire Net_12[1083] = \SensorDataComTimer:TimerUDB:tc_reg_i\[1116]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:ctrl_enable\[1098] = \SensorDataComTimer:TimerUDB:control_7\[1090]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:ctrl_cmode_1\[1100] = zero[2]
Removing Rhs of wire \SensorDataComTimer:TimerUDB:timer_enable\[1109] = \SensorDataComTimer:TimerUDB:runmode_enable\[1121]
Removing Rhs of wire \SensorDataComTimer:TimerUDB:run_mode\[1110] = \SensorDataComTimer:TimerUDB:hwEnable_reg\[1111]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:trigger_enable\[1113] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:tc_i\[1115] = \SensorDataComTimer:TimerUDB:status_tc\[1112]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:hwEnable\[1117] = \SensorDataComTimer:TimerUDB:control_7\[1090]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:capt_fifo_load_int\[1120] = \SensorDataComTimer:TimerUDB:capt_fifo_load\[1108]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:status_6\[1124] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:status_5\[1125] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:status_4\[1126] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:status_0\[1127] = \SensorDataComTimer:TimerUDB:status_tc\[1112]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:status_1\[1128] = \SensorDataComTimer:TimerUDB:capt_fifo_load\[1108]
Removing Rhs of wire \SensorDataComTimer:TimerUDB:status_2\[1129] = \SensorDataComTimer:TimerUDB:fifo_full\[1130]
Removing Rhs of wire \SensorDataComTimer:TimerUDB:status_3\[1131] = \SensorDataComTimer:TimerUDB:fifo_nempty\[1132]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:cs_addr_2\[1134] = Net_12[1083]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:cs_addr_1\[1135] = \SensorDataComTimer:TimerUDB:trig_reg\[1123]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:cs_addr_0\[1136] = \SensorDataComTimer:TimerUDB:per_zero\[1114]
Removing Lhs of wire tmpOE__DataComTxInv_net_0[1269] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:ctrl_enable\[1293] = \FreeRunningTimer:TimerUDB:control_7\[1285]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:ctrl_cmode_1\[1295] = zero[2]
Removing Rhs of wire \FreeRunningTimer:TimerUDB:timer_enable\[1304] = \FreeRunningTimer:TimerUDB:runmode_enable\[1316]
Removing Rhs of wire \FreeRunningTimer:TimerUDB:run_mode\[1305] = \FreeRunningTimer:TimerUDB:hwEnable\[1306]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:run_mode\[1305] = \FreeRunningTimer:TimerUDB:control_7\[1285]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:trigger_enable\[1308] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:tc_i\[1310] = \FreeRunningTimer:TimerUDB:status_tc\[1307]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:capt_fifo_load_int\[1315] = \FreeRunningTimer:TimerUDB:capt_fifo_load\[1303]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:status_6\[1318] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:status_5\[1319] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:status_4\[1320] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:status_0\[1321] = \FreeRunningTimer:TimerUDB:status_tc\[1307]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:status_1\[1322] = \FreeRunningTimer:TimerUDB:capt_fifo_load\[1303]
Removing Rhs of wire \FreeRunningTimer:TimerUDB:status_2\[1323] = \FreeRunningTimer:TimerUDB:fifo_full\[1324]
Removing Rhs of wire \FreeRunningTimer:TimerUDB:status_3\[1325] = \FreeRunningTimer:TimerUDB:fifo_nempty\[1326]
Removing Lhs of wire Net_3528[1328] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:cs_addr_2\[1329] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:cs_addr_1\[1330] = \FreeRunningTimer:TimerUDB:trig_reg\[1317]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:cs_addr_0\[1331] = \FreeRunningTimer:TimerUDB:per_zero\[1309]
Removing Lhs of wire tmpOE__WaterResEcho_net_0[1510] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__WaterResTrig_net_0[1515] = tmpOE__FlowSensorSig_net_0[1]
Removing Rhs of wire Net_3719[1521] = \FlowSenseTimeOutTimer:Net_53\[1525]
Removing Rhs of wire Net_3719[1521] = \FlowSenseTimeOutTimer:TimerUDB:tc_reg_i\[1557]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:ctrl_enable\[1539] = \FlowSenseTimeOutTimer:TimerUDB:control_7\[1531]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:ctrl_cmode_1\[1541] = zero[2]
Removing Rhs of wire \FlowSenseTimeOutTimer:TimerUDB:timer_enable\[1550] = \FlowSenseTimeOutTimer:TimerUDB:runmode_enable\[1562]
Removing Rhs of wire \FlowSenseTimeOutTimer:TimerUDB:run_mode\[1551] = \FlowSenseTimeOutTimer:TimerUDB:hwEnable_reg\[1552]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:trigger_enable\[1554] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:tc_i\[1556] = \FlowSenseTimeOutTimer:TimerUDB:status_tc\[1553]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:hwEnable\[1558] = \FlowSenseTimeOutTimer:TimerUDB:control_7\[1531]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load_int\[1561] = \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\[1549]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_6\[1565] = zero[2]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_5\[1566] = zero[2]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_4\[1567] = zero[2]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_0\[1568] = \FlowSenseTimeOutTimer:TimerUDB:status_tc\[1553]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_1\[1569] = \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\[1549]
Removing Rhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_2\[1570] = \FlowSenseTimeOutTimer:TimerUDB:fifo_full\[1571]
Removing Rhs of wire \FlowSenseTimeOutTimer:TimerUDB:status_3\[1572] = \FlowSenseTimeOutTimer:TimerUDB:fifo_nempty\[1573]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:cs_addr_2\[1575] = Net_3719[1521]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:cs_addr_1\[1576] = \FlowSenseTimeOutTimer:TimerUDB:trig_reg\[1564]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:cs_addr_0\[1577] = \FlowSenseTimeOutTimer:TimerUDB:per_zero\[1555]
Removing Rhs of wire Net_3740[1709] = \ECSenseUART:BUART:rx_interrupt_out\[1729]
Removing Lhs of wire \ECSenseUART:Net_61\[1712] = \ECSenseUART:Net_9\[1711]
Removing Lhs of wire \ECSenseUART:BUART:HalfDuplexSend\[1717] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:FinalParityType_1\[1718] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:FinalParityType_0\[1719] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:FinalAddrMode_2\[1720] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:FinalAddrMode_1\[1721] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:FinalAddrMode_0\[1722] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_count7_bit8_wire\[1783] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[1791] = \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[1802]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[1793] = \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[1803]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[1794] = \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[1819]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[1795] = \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[1833]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[1796] = \ECSenseUART:BUART:sRX:s23Poll:MODIN5_1\[1797]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN5_1\[1797] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[1798] = \ECSenseUART:BUART:sRX:s23Poll:MODIN5_0\[1799]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN5_0\[1799] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1805] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1806] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[1807] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN6_1\[1808] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[1809] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN6_0\[1810] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[1811] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[1812] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[1813] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[1814] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[1815] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[1816] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[1821] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN7_1\[1822] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[1823] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODIN7_0\[1824] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[1825] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[1826] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[1827] = \ECSenseUART:BUART:pollcount_1\[1789]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[1828] = \ECSenseUART:BUART:pollcount_0\[1792]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[1829] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[1830] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_status_1\[1837] = zero[2]
Removing Rhs of wire \ECSenseUART:BUART:rx_status_2\[1838] = \ECSenseUART:BUART:rx_parity_error_status\[1839]
Removing Rhs of wire \ECSenseUART:BUART:rx_status_3\[1840] = \ECSenseUART:BUART:rx_stop_bit_error\[1841]
Removing Lhs of wire \ECSenseUART:BUART:sRX:cmp_vv_vv_MODGEN_9\[1851] = \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_0\[1900]
Removing Lhs of wire \ECSenseUART:BUART:sRX:cmp_vv_vv_MODGEN_10\[1855] = \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xneq\[1922]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_6\[1856] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_5\[1857] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_4\[1858] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_3\[1859] = \ECSenseUART:BUART:sRX:MODIN8_6\[1860]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODIN8_6\[1860] = \ECSenseUART:BUART:rx_count_6\[1778]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_2\[1861] = \ECSenseUART:BUART:sRX:MODIN8_5\[1862]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODIN8_5\[1862] = \ECSenseUART:BUART:rx_count_5\[1779]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_1\[1863] = \ECSenseUART:BUART:sRX:MODIN8_4\[1864]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODIN8_4\[1864] = \ECSenseUART:BUART:rx_count_4\[1780]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newa_0\[1865] = \ECSenseUART:BUART:sRX:MODIN8_3\[1866]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODIN8_3\[1866] = \ECSenseUART:BUART:rx_count_3\[1781]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_6\[1867] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_5\[1868] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_4\[1869] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_3\[1870] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_2\[1871] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_1\[1872] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:newb_0\[1873] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[1874] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[1875] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[1876] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[1877] = \ECSenseUART:BUART:rx_count_6\[1778]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[1878] = \ECSenseUART:BUART:rx_count_5\[1779]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[1879] = \ECSenseUART:BUART:rx_count_4\[1780]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[1880] = \ECSenseUART:BUART:rx_count_3\[1781]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_6\[1881] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_5\[1882] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_4\[1883] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_3\[1884] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_2\[1885] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_1\[1886] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_9:g2:a0:datab_0\[1887] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:newa_0\[1902] = \ECSenseUART:BUART:rx_postpoll\[1737]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:newb_0\[1903] = \ECSenseUART:BUART:rx_parity_bit\[1854]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[1904] = \ECSenseUART:BUART:rx_postpoll\[1737]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:datab_0\[1905] = \ECSenseUART:BUART:rx_parity_bit\[1854]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[1906] = \ECSenseUART:BUART:rx_postpoll\[1737]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[1907] = \ECSenseUART:BUART:rx_parity_bit\[1854]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[1909] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[1910] = \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1908]
Removing Lhs of wire \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[1911] = \ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1908]
Removing Lhs of wire tmpOE__ECSenseRx_net_0[1933] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire tmpOE__ECSenseRxInv_net_0[1939] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \ECSenseControlReg:clk\[1944] = zero[2]
Removing Lhs of wire \ECSenseControlReg:rst\[1945] = zero[2]
Removing Rhs of wire Net_3761[1946] = \ECSenseControlReg:control_out_0\[1947]
Removing Rhs of wire Net_3761[1946] = \ECSenseControlReg:control_0\[1970]
Removing Lhs of wire tmpOE__ECControl_net_0[1972] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \SenseSwitchTimer:Net_260\[1979] = zero[2]
Removing Lhs of wire \SenseSwitchTimer:Net_266\[1980] = tmpOE__FlowSensorSig_net_0[1]
Removing Rhs of wire Net_3870[1981] = \SenseSwitchTimer:Net_51\[1982]
Removing Rhs of wire Net_3865[1985] = \SenseSwitchTimer:Net_57\[1984]
Removing Lhs of wire \SenseSwitchTimer:Net_102\[1986] = tmpOE__FlowSensorSig_net_0[1]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1989] = zero[2]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2004] = \UART:BUART:rx_bitclk_pre\[141]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2013] = \UART:BUART:rx_parity_error_pre\[218]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2014] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:capture_last\\D\[2018] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:hwEnable_reg\\D\[2019] = \pHSampleTimer:TimerUDB:control_7\[374]
Removing Lhs of wire \pHSampleTimer:TimerUDB:tc_reg_i\\D\[2020] = \pHSampleTimer:TimerUDB:status_tc\[396]
Removing Lhs of wire \pHSampleTimer:TimerUDB:capture_out_reg_i\\D\[2021] = \pHSampleTimer:TimerUDB:capt_fifo_load\[392]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:capture_last\\D\[2024] = Net_3322[559]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:hwEnable_reg\\D\[2025] = \PingSensorEchoTimer:TimerUDB:hwEnable\[597]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:tc_reg_i\\D\[2026] = \PingSensorEchoTimer:TimerUDB:status_tc\[592]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:capture_out_reg_i\\D\[2027] = \PingSensorEchoTimer:TimerUDB:capt_fifo_load\[588]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:capture_last\\D\[2030] = zero[2]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:hwEnable_reg\\D\[2031] = \PingSensorSampleTimer:TimerUDB:control_7\[816]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:tc_reg_i\\D\[2032] = \PingSensorSampleTimer:TimerUDB:status_tc\[838]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:capture_out_reg_i\\D\[2033] = \PingSensorSampleTimer:TimerUDB:capt_fifo_load\[834]
Removing Lhs of wire \SensorComTxUART:BUART:reset_reg\\D\[2036] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:capture_last\\D\[2046] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:hwEnable_reg\\D\[2047] = \SensorDataComTimer:TimerUDB:control_7\[1090]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:tc_reg_i\\D\[2048] = \SensorDataComTimer:TimerUDB:status_tc\[1112]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:capture_out_reg_i\\D\[2049] = \SensorDataComTimer:TimerUDB:capt_fifo_load\[1108]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:capture_last\\D\[2052] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:tc_reg_i\\D\[2053] = \FreeRunningTimer:TimerUDB:status_tc\[1307]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:hwEnable_reg\\D\[2054] = \FreeRunningTimer:TimerUDB:control_7\[1285]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:capture_out_reg_i\\D\[2055] = \FreeRunningTimer:TimerUDB:capt_fifo_load\[1303]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:capture_last\\D\[2056] = zero[2]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:hwEnable_reg\\D\[2057] = \FlowSenseTimeOutTimer:TimerUDB:control_7\[1531]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:tc_reg_i\\D\[2058] = \FlowSenseTimeOutTimer:TimerUDB:status_tc\[1553]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\\D\[2059] = \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\[1549]
Removing Lhs of wire \ECSenseUART:BUART:reset_reg\\D\[2062] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_bitclk\\D\[2068] = \ECSenseUART:BUART:rx_bitclk_pre\[1772]
Removing Lhs of wire \ECSenseUART:BUART:rx_parity_error_pre\\D\[2077] = \ECSenseUART:BUART:rx_parity_error_pre\[1849]
Removing Lhs of wire \ECSenseUART:BUART:rx_break_status\\D\[2078] = zero[2]

------------------------------------------------------
Aliased 0 equations, 405 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__FlowSensorSig_net_0' (cost = 0):
tmpOE__FlowSensorSig_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\pHSampleTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\pHSampleTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\pHSampleTimer:TimerUDB:status_tc\' (cost = 3):
\pHSampleTimer:TimerUDB:status_tc\ <= ((\pHSampleTimer:TimerUDB:run_mode\ and \pHSampleTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for 'Net_3322' (cost = 36):
Net_3322 <= ((not Net_2980_1 and not Net_2980_0 and Net_2980_2 and Net_3591)
	OR (not Net_2980_2 and Net_2980_1 and Net_2980_0 and Net_3578)
	OR (not Net_2980_2 and not Net_2980_0 and Net_2980_1 and Net_3577)
	OR (not Net_2980_2 and not Net_2980_1 and Net_2908 and Net_2980_0)
	OR (not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and Net_2909));

Note:  Expanding virtual equation for '\PingSensorEchoTimer:TimerUDB:fifo_load_polarized\' (cost = 7):
\PingSensorEchoTimer:TimerUDB:fifo_load_polarized\ <= ((not Net_3578 and Net_2980_1 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (not Net_2980_0 and not Net_3577 and Net_2980_1 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (not Net_2908 and not Net_2980_1 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and not Net_2909 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (not Net_3591 and Net_2980_2 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (Net_2980_2 and Net_2980_1 and \PingSensorEchoTimer:TimerUDB:capture_last\)
	OR (Net_2980_2 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:capture_last\));

Note:  Expanding virtual equation for '\PingSensorEchoTimer:TimerUDB:hwEnable\' (cost = 10):
\PingSensorEchoTimer:TimerUDB:hwEnable\ <= ((not Net_2980_1 and not Net_2980_0 and Net_2980_2 and Net_3591 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and Net_2980_1 and Net_2980_0 and Net_3578 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_0 and Net_2980_1 and Net_3577 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_1 and Net_2908 and Net_2980_0 and \PingSensorEchoTimer:TimerUDB:control_7\)
	OR (not Net_2980_2 and not Net_2980_1 and not Net_2980_0 and Net_2909 and \PingSensorEchoTimer:TimerUDB:control_7\));

Note:  Expanding virtual equation for '\PingSensorEchoTimer:TimerUDB:status_tc\' (cost = 44):
\PingSensorEchoTimer:TimerUDB:status_tc\ <= ((\PingSensorEchoTimer:TimerUDB:run_mode\ and \PingSensorEchoTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\PingSensorSampleTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\PingSensorSampleTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\PingSensorSampleTimer:TimerUDB:status_tc\' (cost = 3):
\PingSensorSampleTimer:TimerUDB:status_tc\ <= ((\PingSensorSampleTimer:TimerUDB:run_mode\ and \PingSensorSampleTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for 'Net_3444' (cost = 0):
Net_3444 <= (not \SensorComTxUART:BUART:txn\);

Note:  Expanding virtual equation for '\SensorDataComTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\SensorDataComTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\SensorDataComTimer:TimerUDB:status_tc\' (cost = 3):
\SensorDataComTimer:TimerUDB:status_tc\ <= ((\SensorDataComTimer:TimerUDB:run_mode\ and \SensorDataComTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\FreeRunningTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\FreeRunningTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreeRunningTimer:TimerUDB:timer_enable\' (cost = 0):
\FreeRunningTimer:TimerUDB:timer_enable\ <= (\FreeRunningTimer:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\FlowSenseTimeOutTimer:TimerUDB:fifo_load_polarized\' (cost = 0):
\FlowSenseTimeOutTimer:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\FlowSenseTimeOutTimer:TimerUDB:status_tc\' (cost = 3):
\FlowSenseTimeOutTimer:TimerUDB:status_tc\ <= ((\FlowSenseTimeOutTimer:TimerUDB:run_mode\ and \FlowSenseTimeOutTimer:TimerUDB:per_zero\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_addressmatch\' (cost = 0):
\ECSenseUART:BUART:rx_addressmatch\ <= (\ECSenseUART:BUART:rx_addressmatch2\
	OR \ECSenseUART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_bitclk_pre\' (cost = 1):
\ECSenseUART:BUART:rx_bitclk_pre\ <= ((not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for 'Net_3757' (cost = 0):
Net_3757 <= (not Net_3747);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_bitclk_pre16x\' (cost = 0):
\ECSenseUART:BUART:rx_bitclk_pre16x\ <= ((not \ECSenseUART:BUART:rx_count_2\ and \ECSenseUART:BUART:rx_count_1\ and \ECSenseUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_poll_bit1\' (cost = 1):
\ECSenseUART:BUART:rx_poll_bit1\ <= ((not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and \ECSenseUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_poll_bit2\' (cost = 1):
\ECSenseUART:BUART:rx_poll_bit2\ <= ((not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\ and not \ECSenseUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:pollingrange\' (cost = 4):
\ECSenseUART:BUART:pollingrange\ <= ((not \ECSenseUART:BUART:rx_count_2\ and not \ECSenseUART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ECSenseUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \ECSenseUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\ECSenseUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \ECSenseUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\ECSenseUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\ECSenseUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_4\)
	OR (not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\ECSenseUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\ECSenseUART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_4\)
	OR (not \ECSenseUART:BUART:rx_count_6\ and not \ECSenseUART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \ECSenseUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\ECSenseUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:pollcount_1\)
	OR (not \ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_581 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_581 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_581 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_581 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_581 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:rx_postpoll\' (cost = 72):
\ECSenseUART:BUART:rx_postpoll\ <= (\ECSenseUART:BUART:pollcount_1\
	OR (not Net_3747 and \ECSenseUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\ and not \ECSenseUART:BUART:rx_parity_bit\)
	OR (not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:rx_parity_bit\ and Net_3747)
	OR (\ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:rx_parity_bit\)
	OR (not Net_3747 and \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\ and not \ECSenseUART:BUART:rx_parity_bit\)
	OR (not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:rx_parity_bit\ and Net_3747)
	OR (\ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:rx_parity_bit\)
	OR (not Net_3747 and \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 80 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \pHSampleTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \PingSensorSampleTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \SensorDataComTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \FreeRunningTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\ to zero
Aliasing \ECSenseUART:BUART:rx_status_0\ to zero
Aliasing \ECSenseUART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \ECSenseUART:BUART:rx_markspace_status\\D\ to zero
Aliasing \ECSenseUART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \ECSenseUART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[105] = \UART:BUART:rx_bitclk\[153]
Removing Lhs of wire \UART:BUART:rx_status_0\[204] = zero[2]
Removing Lhs of wire \UART:BUART:rx_status_6\[213] = zero[2]
Removing Lhs of wire \pHADC:Net_188\[322] = \pHADC:Net_385\[320]
Removing Lhs of wire \pHSampleTimer:TimerUDB:capt_fifo_load\[392] = zero[2]
Removing Lhs of wire \pHSampleTimer:TimerUDB:trig_reg\[407] = \pHSampleTimer:TimerUDB:timer_enable\[393]
Removing Lhs of wire \PingSensorEchoTimer:TimerUDB:trig_reg\[603] = \PingSensorEchoTimer:TimerUDB:timer_enable\[589]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:capt_fifo_load\[834] = zero[2]
Removing Lhs of wire \PingSensorSampleTimer:TimerUDB:trig_reg\[849] = \PingSensorSampleTimer:TimerUDB:timer_enable\[835]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:capt_fifo_load\[1108] = zero[2]
Removing Lhs of wire \SensorDataComTimer:TimerUDB:trig_reg\[1123] = \SensorDataComTimer:TimerUDB:timer_enable\[1109]
Removing Rhs of wire Net_3458[1267] = \SensorComTxUART:BUART:txn\[1011]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:capt_fifo_load\[1303] = zero[2]
Removing Lhs of wire \FreeRunningTimer:TimerUDB:trig_reg\[1317] = \FreeRunningTimer:TimerUDB:control_7\[1285]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:capt_fifo_load\[1549] = zero[2]
Removing Lhs of wire \FlowSenseTimeOutTimer:TimerUDB:trig_reg\[1564] = \FlowSenseTimeOutTimer:TimerUDB:timer_enable\[1550]
Removing Rhs of wire \ECSenseUART:BUART:rx_bitclk_enable\[1736] = \ECSenseUART:BUART:rx_bitclk\[1784]
Removing Lhs of wire \ECSenseUART:BUART:rx_status_0\[1835] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_status_6\[1844] = zero[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1996] = \UART:BUART:tx_ctrl_mark_last\[96]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2008] = zero[2]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2009] = zero[2]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2011] = zero[2]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2012] = \UART:BUART:rx_markspace_pre\[217]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2017] = \UART:BUART:rx_parity_bit\[223]
Removing Lhs of wire \SensorComTxUART:BUART:tx_ctrl_mark_last\\D\[2043] = \SensorComTxUART:BUART:tx_ctrl_mark_last\[1075]
Removing Lhs of wire \ECSenseUART:BUART:rx_markspace_status\\D\[2072] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_parity_error_status\\D\[2073] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_addr_match_status\\D\[2075] = zero[2]
Removing Lhs of wire \ECSenseUART:BUART:rx_markspace_pre\\D\[2076] = \ECSenseUART:BUART:rx_markspace_pre\[1848]
Removing Lhs of wire \ECSenseUART:BUART:rx_parity_bit\\D\[2081] = \ECSenseUART:BUART:rx_parity_bit\[1854]

------------------------------------------------------
Aliased 0 equations, 31 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_581 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_581 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));

Note:  Deleted unused equation:
\ECSenseUART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \ECSenseUART:BUART:rx_parity_bit\ and not Net_3747 and \ECSenseUART:BUART:pollcount_0\)
	OR (not \ECSenseUART:BUART:pollcount_1\ and \ECSenseUART:BUART:rx_parity_bit\ and Net_3747)
	OR (not \ECSenseUART:BUART:pollcount_1\ and not \ECSenseUART:BUART:pollcount_0\ and \ECSenseUART:BUART:rx_parity_bit\)
	OR (not \ECSenseUART:BUART:rx_parity_bit\ and \ECSenseUART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -dcpsoc3 HydroponicAutomationSensorPerf.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.093ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 22 May 2019 11:03:42
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\tpbw4321\AppData\Roaming\SPB_Data\HydroponicsAutomation\Designs\Software\Embedded\PSoC\HydroponicAutomationSensorPerf.cydsn\HydroponicAutomationSensorPerf.cyprj -d CY8C5888LTI-LP097 HydroponicAutomationSensorPerf.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \pHSampleTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \pHSampleTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \PingSensorSampleTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \PingSensorSampleTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SensorComTxUART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \SensorDataComTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \SensorDataComTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \FreeRunningTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \FreeRunningTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \FlowSenseTimeOutTimer:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \FlowSenseTimeOutTimer:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ECSenseUART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \ECSenseUART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \ECSenseUART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \ECSenseUART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \ECSenseUART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock timer_clock_4 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Analog  Clock 0: Automatic-assigning  clock 'ScBoostClk'. Fanout=0, Signal=ClockBlock_ScBoostClk
    Analog  Clock 1: Automatic-assigning  clock 'pHADC_theACLK'. Fanout=2, Signal=\pHADC:Net_385\
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=6, Signal=Net_3467
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'timer_clock_1'. Fanout=2, Signal=Net_10
    Digital Clock 3: Automatic-assigning  clock 'Clock_1'. Fanout=4, Signal=Net_3549
    Digital Clock 4: Automatic-assigning  clock 'SensorComTxUART_IntClock'. Fanout=1, Signal=\SensorComTxUART:Net_9\
    Digital Clock 5: Automatic-assigning  clock 'ECSenseUART_IntClock'. Fanout=1, Signal=\ECSenseUART:Net_9\
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_3781
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \pHSampleTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \PingSensorEchoTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PingSensorSampleTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \SensorComTxUART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: SensorComTxUART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SensorComTxUART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SensorDataComTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: timer_clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: timer_clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FreeRunningTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FlowSenseTimeOutTimer:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \ECSenseUART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ECSenseUART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ECSenseUART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ECSenseUART:BUART:rx_parity_bit\, Duplicate of \ECSenseUART:BUART:rx_state_1\ 
    MacroCell: Name=\ECSenseUART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_parity_bit\ (fanout=0)

    Removing \ECSenseUART:BUART:rx_address_detected\, Duplicate of \ECSenseUART:BUART:rx_state_1\ 
    MacroCell: Name=\ECSenseUART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_address_detected\ (fanout=0)

    Removing \ECSenseUART:BUART:rx_parity_error_pre\, Duplicate of \ECSenseUART:BUART:rx_state_1\ 
    MacroCell: Name=\ECSenseUART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \ECSenseUART:BUART:rx_markspace_pre\, Duplicate of \ECSenseUART:BUART:rx_state_1\ 
    MacroCell: Name=\ECSenseUART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \SensorComTxUART:BUART:tx_parity_bit\, Duplicate of \SensorComTxUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SensorComTxUART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SensorComTxUART:BUART:tx_parity_bit\ (fanout=0)

    Removing \SensorComTxUART:BUART:tx_mark\, Duplicate of \SensorComTxUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\SensorComTxUART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \SensorComTxUART:BUART:tx_mark\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = FlowSensorSig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FlowSensorSig(0)__PA ,
            fb => Net_3552 ,
            pad => FlowSensorSig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_576 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_581 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pH(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pH(0)__PA ,
            analog_term => Net_2540 ,
            pad => pH(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pHUpEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pHUpEcho(0)__PA ,
            fb => Net_2908 ,
            pad => pHUpEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaterEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaterEcho(0)__PA ,
            fb => Net_2909 ,
            pad => WaterEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pHUpTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pHUpTrig(0)__PA ,
            pin_input => Net_2892 ,
            pad => pHUpTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pHDownTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pHDownTrig(0)__PA ,
            pin_input => Net_3581 ,
            pad => pHDownTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NutsTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NutsTrig(0)__PA ,
            pin_input => Net_3582 ,
            pad => NutsTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaterTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaterTrig(0)__PA ,
            pin_input => Net_2894 ,
            pad => WaterTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = pHDownEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => pHDownEcho(0)__PA ,
            fb => Net_3577 ,
            pad => pHDownEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NutsEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NutsEcho(0)__PA ,
            fb => Net_3578 ,
            pad => NutsEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DataComTxInv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DataComTxInv(0)__PA ,
            pin_input => Net_3458 ,
            pad => DataComTxInv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaterResEcho(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaterResEcho(0)__PA ,
            fb => Net_3591 ,
            pad => WaterResEcho(0)_PAD );
        Properties:
        {
        }

    Pin : Name = WaterResTrig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => WaterResTrig(0)__PA ,
            pin_input => Net_3587 ,
            pad => WaterResTrig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSenseRx(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECSenseRx(0)__PA ,
            fb => Net_3747 ,
            pad => ECSenseRx(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECSenseRxInv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECSenseRxInv(0)__PA ,
            pin_input => Net_3757 ,
            pad => ECSenseRxInv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ECControl(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ECControl(0)__PA ,
            pin_input => Net_3761 ,
            pad => ECControl(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:timer_enable_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909
            + Net_2980_2 * Net_2980_0
            + Net_2980_2 * !Net_3591
            + Net_2980_1 * !Net_2980_0 * !Net_3577
            + Net_2980_1 * Net_2980_0 * !Net_3578
            + \PingSensorEchoTimer:TimerUDB:timer_enable\ * 
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
            + \PingSensorEchoTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:timer_enable_split\ (fanout=1)

    MacroCell: Name=Net_576, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_576 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_581 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\pHSampleTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
        );
        Output = \pHSampleTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * !Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * !Net_2980_0 * !Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * Net_2980_0 * !Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ (fanout=3)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
        );
        Output = \PingSensorEchoTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=Net_2894, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_2894 (fanout=1)

    MacroCell: Name=Net_2892, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * !Net_2980_1 * Net_2980_0 * Net_3294
        );
        Output = Net_2892 (fanout=1)

    MacroCell: Name=Net_3581, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_3581 (fanout=1)

    MacroCell: Name=Net_3582, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3294
        );
        Output = Net_3582 (fanout=1)

    MacroCell: Name=Net_3587, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_3587 (fanout=1)

    MacroCell: Name=\PingSensorSampleTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
        );
        Output = \PingSensorSampleTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\SensorComTxUART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\
        );
        Output = \SensorComTxUART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\SensorComTxUART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_fifo_empty\ * 
              \SensorComTxUART:BUART:tx_state_2\
        );
        Output = \SensorComTxUART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\SensorComTxUART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SensorComTxUART:BUART:tx_fifo_notfull\
        );
        Output = \SensorComTxUART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\SensorDataComTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
        );
        Output = \SensorDataComTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\FreeRunningTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreeRunningTimer:TimerUDB:control_7\ * 
              \FreeRunningTimer:TimerUDB:per_zero\
        );
        Output = \FreeRunningTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\
        );
        Output = \ECSenseUART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ECSenseUART:BUART:pollcount_1\
            + \ECSenseUART:BUART:pollcount_0\ * !Net_3747
        );
        Output = \ECSenseUART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ECSenseUART:BUART:rx_load_fifo\ * 
              \ECSenseUART:BUART:rx_fifofull\
        );
        Output = \ECSenseUART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ECSenseUART:BUART:rx_fifonotempty\ * 
              \ECSenseUART:BUART:rx_state_stop1_reg\
        );
        Output = \ECSenseUART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_3757, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3747
        );
        Output = Net_3757 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_581 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_581 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_581 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_581 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_581 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_581 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_581 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_581
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\pHSampleTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:control_7\
        );
        Output = \pHSampleTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_2034, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
        );
        Output = Net_2034 (fanout=6)

    MacroCell: Name=\pHSampleTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:timer_enable\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
            + !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:run_mode\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
            + !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:per_zero\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
        );
        Output = \pHSampleTimer:TimerUDB:timer_enable\ (fanout=4)

    MacroCell: Name=\pHSampleTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2034 * \pHSampleTimer:TimerUDB:timer_enable\ * 
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
            + !Net_2034 * \pHSampleTimer:TimerUDB:trig_disable\
        );
        Output = \pHSampleTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:capture_last\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2908 * !Net_2980_2 * !Net_2980_1 * Net_2980_0
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_2909
            + !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3577
            + !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3578
            + Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3591
        );
        Output = \PingSensorEchoTimer:TimerUDB:capture_last\ (fanout=2)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2908 * !Net_2980_2 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
        );
        Output = \PingSensorEchoTimer:TimerUDB:run_mode\ (fanout=3)

    MacroCell: Name=Net_2878, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * !Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * !Net_2980_0 * !Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * Net_2980_0 * !Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
        );
        Output = Net_2878 (fanout=1)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2828 * !Net_2980_2 * 
              \PingSensorEchoTimer:TimerUDB:control_7\ * 
              !\PingSensorEchoTimer:TimerUDB:timer_enable_split\
            + !Net_2828 * !Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:control_7\ * 
              !\PingSensorEchoTimer:TimerUDB:timer_enable_split\
        );
        Output = \PingSensorEchoTimer:TimerUDB:timer_enable\ (fanout=6)

    MacroCell: Name=\PingSensorEchoTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2828 * \PingSensorEchoTimer:TimerUDB:timer_enable\ * 
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
            + !Net_2828 * \PingSensorEchoTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\PingSensorSampleTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:control_7\
        );
        Output = \PingSensorSampleTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_3202, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
        );
        Output = Net_3202 (fanout=7)

    MacroCell: Name=\PingSensorSampleTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:timer_enable\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:run_mode\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:per_zero\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorSampleTimer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\PingSensorSampleTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3202 * \PingSensorSampleTimer:TimerUDB:timer_enable\ * 
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorSampleTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=Net_3458, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_shift_out\ * 
              !\SensorComTxUART:BUART:tx_state_2\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              !\SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_shift_out\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              !\SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_bitclk\ * Net_3458
            + \SensorComTxUART:BUART:tx_state_2\ * Net_3458
        );
        Output = Net_3458 (fanout=2)

    MacroCell: Name=\SensorComTxUART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\SensorComTxUART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              !\SensorComTxUART:BUART:tx_fifo_empty\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_fifo_empty\ * 
              !\SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_fifo_empty\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\SensorComTxUART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\SensorComTxUART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + !\SensorComTxUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \SensorComTxUART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\SensorDataComTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:control_7\
        );
        Output = \SensorDataComTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_12, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
        );
        Output = Net_12 (fanout=7)

    MacroCell: Name=\SensorDataComTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:timer_enable\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
            + !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:run_mode\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
            + !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:per_zero\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
        );
        Output = \SensorDataComTimer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\SensorDataComTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12 * \SensorDataComTimer:TimerUDB:timer_enable\ * 
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
            + !Net_12 * \SensorDataComTimer:TimerUDB:trig_disable\
        );
        Output = \SensorDataComTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:run_mode\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:control_7\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:run_mode\ (fanout=4)

    MacroCell: Name=Net_3719, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
        );
        Output = Net_3719 (fanout=7)

    MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:timer_enable\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:timer_enable\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:per_zero\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ (fanout=5)

    MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:trig_disable\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ * 
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:trig_disable\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ (fanout=2)

    MacroCell: Name=\ECSenseUART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_state_1\ (fanout=8)

    MacroCell: Name=\ECSenseUART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * Net_3747
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\ECSenseUART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\ECSenseUART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\ECSenseUART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * \ECSenseUART:BUART:rx_last\ * 
              Net_3747
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\ECSenseUART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:rx_count_0\
        );
        Output = \ECSenseUART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\ECSenseUART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\
        );
        Output = \ECSenseUART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              \ECSenseUART:BUART:pollcount_0\ * !Net_3747
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_1\ * Net_3747
        );
        Output = \ECSenseUART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\ECSenseUART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:pollcount_0\ * !Net_3747
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_0\ * Net_3747
        );
        Output = \ECSenseUART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\ECSenseUART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * Net_3747
        );
        Output = \ECSenseUART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\ECSenseUART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3747
        );
        Output = \ECSenseUART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\pHSampleTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2034 ,
            cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\ ,
            chain_out => \pHSampleTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\pHSampleTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => Net_2034 ,
            cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\ ,
            z0_comb => \pHSampleTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \pHSampleTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \pHSampleTimer:TimerUDB:status_2\ ,
            chain_in => \pHSampleTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_3467 ,
            cs_addr_2 => Net_2828 ,
            cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
            f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
            chain_out => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_3467 ,
            cs_addr_2 => Net_2828 ,
            cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
            f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
            z0_comb => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PingSensorEchoTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PingSensorEchoTimer:TimerUDB:status_2\ ,
            chain_in => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_3467 ,
            cs_addr_2 => Net_3202 ,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
            chain_out => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_3467 ,
            cs_addr_2 => Net_3202 ,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
            chain_in => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_3467 ,
            cs_addr_2 => Net_3202 ,
            cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
            z0_comb => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \PingSensorSampleTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \PingSensorSampleTimer:TimerUDB:status_2\ ,
            chain_in => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\SensorComTxUART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \SensorComTxUART:Net_9\ ,
            cs_addr_2 => \SensorComTxUART:BUART:tx_state_1\ ,
            cs_addr_1 => \SensorComTxUART:BUART:tx_state_0\ ,
            cs_addr_0 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \SensorComTxUART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \SensorComTxUART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \SensorComTxUART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \SensorComTxUART:Net_9\ ,
            cs_addr_0 => \SensorComTxUART:BUART:counter_load_not\ ,
            ce0_reg => \SensorComTxUART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \SensorComTxUART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
            chain_out => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
            chain_in => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_10 ,
            cs_addr_2 => Net_12 ,
            cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
            z0_comb => \SensorDataComTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \SensorDataComTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \SensorDataComTimer:TimerUDB:status_2\ ,
            chain_in => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
            chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\

    datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
            chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\ ,
            chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\
        Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
            chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\ ,
            chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\
        Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\

    datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
            cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
            z0_comb => \FreeRunningTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \FreeRunningTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \FreeRunningTimer:TimerUDB:status_2\ ,
            chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\

    datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_2 => Net_3719 ,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
            chain_out => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_2 => Net_3719 ,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
            chain_in => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\ ,
            chain_out => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\
        Next in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\

    datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\
        PORT MAP (
            clock => Net_3549 ,
            cs_addr_2 => Net_3719 ,
            cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
            cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
            z0_comb => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_2\ ,
            chain_in => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\

    datapathcell: Name =\ECSenseUART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \ECSenseUART:Net_9\ ,
            cs_addr_2 => \ECSenseUART:BUART:rx_state_1\ ,
            cs_addr_1 => \ECSenseUART:BUART:rx_state_0\ ,
            cs_addr_0 => \ECSenseUART:BUART:rx_bitclk_enable\ ,
            route_si => \ECSenseUART:BUART:rx_postpoll\ ,
            f0_load => \ECSenseUART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \ECSenseUART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \ECSenseUART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_583 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\pHSampleTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2034 ,
            clock => ClockBlock_BUS_CLK ,
            status_3 => \pHSampleTimer:TimerUDB:status_3\ ,
            status_2 => \pHSampleTimer:TimerUDB:status_2\ ,
            status_0 => \pHSampleTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_2828 ,
            clock => Net_3467 ,
            status_3 => \PingSensorEchoTimer:TimerUDB:status_3\ ,
            status_2 => \PingSensorEchoTimer:TimerUDB:status_2\ ,
            status_1 => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
            status_0 => \PingSensorEchoTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3202 ,
            clock => Net_3467 ,
            status_3 => \PingSensorSampleTimer:TimerUDB:status_3\ ,
            status_2 => \PingSensorSampleTimer:TimerUDB:status_2\ ,
            status_0 => \PingSensorSampleTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SensorComTxUART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \SensorComTxUART:Net_9\ ,
            status_3 => \SensorComTxUART:BUART:tx_fifo_notfull\ ,
            status_2 => \SensorComTxUART:BUART:tx_status_2\ ,
            status_1 => \SensorComTxUART:BUART:tx_fifo_empty\ ,
            status_0 => \SensorComTxUART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SensorDataComTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_12 ,
            clock => Net_10 ,
            status_3 => \SensorDataComTimer:TimerUDB:status_3\ ,
            status_2 => \SensorDataComTimer:TimerUDB:status_2\ ,
            status_0 => \SensorDataComTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FreeRunningTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_3549 ,
            status_3 => \FreeRunningTimer:TimerUDB:status_3\ ,
            status_2 => \FreeRunningTimer:TimerUDB:status_2\ ,
            status_0 => \FreeRunningTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\
        PORT MAP (
            reset => Net_3719 ,
            clock => Net_3549 ,
            status_3 => \FlowSenseTimeOutTimer:TimerUDB:status_3\ ,
            status_2 => \FlowSenseTimeOutTimer:TimerUDB:status_2\ ,
            status_0 => \FlowSenseTimeOutTimer:TimerUDB:status_tc\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ECSenseUART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \ECSenseUART:Net_9\ ,
            status_5 => \ECSenseUART:BUART:rx_status_5\ ,
            status_4 => \ECSenseUART:BUART:rx_status_4\ ,
            status_3 => \ECSenseUART:BUART:rx_status_3\ ,
            interrupt => Net_3740 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \pHSampleTimer:TimerUDB:control_7\ ,
            control_6 => \pHSampleTimer:TimerUDB:control_6\ ,
            control_5 => \pHSampleTimer:TimerUDB:control_5\ ,
            control_4 => \pHSampleTimer:TimerUDB:control_4\ ,
            control_3 => \pHSampleTimer:TimerUDB:control_3\ ,
            control_2 => \pHSampleTimer:TimerUDB:control_2\ ,
            control_1 => \pHSampleTimer:TimerUDB:control_1\ ,
            control_0 => \pHSampleTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PingSensorControl:Sync:ctrl_reg\
        PORT MAP (
            clock => Net_3467 ,
            control_7 => \PingSensorControl:control_7\ ,
            control_6 => \PingSensorControl:control_6\ ,
            control_5 => \PingSensorControl:control_5\ ,
            control_4 => \PingSensorControl:control_4\ ,
            control_3 => \PingSensorControl:control_3\ ,
            control_2 => \PingSensorControl:control_2\ ,
            control_1 => \PingSensorControl:control_1\ ,
            control_0 => Net_2828 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000001"
            cy_ext_reset = 1
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3467 ,
            control_7 => \PingSensorEchoTimer:TimerUDB:control_7\ ,
            control_6 => \PingSensorEchoTimer:TimerUDB:control_6\ ,
            control_5 => \PingSensorEchoTimer:TimerUDB:control_5\ ,
            control_4 => \PingSensorEchoTimer:TimerUDB:control_4\ ,
            control_3 => \PingSensorEchoTimer:TimerUDB:control_3\ ,
            control_2 => \PingSensorEchoTimer:TimerUDB:control_2\ ,
            control_1 => \PingSensorEchoTimer:TimerUDB:control_1\ ,
            control_0 => \PingSensorEchoTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LevelSelect:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LevelSelect:control_7\ ,
            control_6 => \LevelSelect:control_6\ ,
            control_5 => \LevelSelect:control_5\ ,
            control_4 => \LevelSelect:control_4\ ,
            control_3 => \LevelSelect:control_3\ ,
            control_2 => Net_2980_2 ,
            control_1 => Net_2980_1 ,
            control_0 => Net_2980_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PingSensorTrigControl:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \PingSensorTrigControl:control_7\ ,
            control_6 => \PingSensorTrigControl:control_6\ ,
            control_5 => \PingSensorTrigControl:control_5\ ,
            control_4 => \PingSensorTrigControl:control_4\ ,
            control_3 => \PingSensorTrigControl:control_3\ ,
            control_2 => \PingSensorTrigControl:control_2\ ,
            control_1 => \PingSensorTrigControl:control_1\ ,
            control_0 => Net_3294 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3467 ,
            control_7 => \PingSensorSampleTimer:TimerUDB:control_7\ ,
            control_6 => \PingSensorSampleTimer:TimerUDB:control_6\ ,
            control_5 => \PingSensorSampleTimer:TimerUDB:control_5\ ,
            control_4 => \PingSensorSampleTimer:TimerUDB:control_4\ ,
            control_3 => \PingSensorSampleTimer:TimerUDB:control_3\ ,
            control_2 => \PingSensorSampleTimer:TimerUDB:control_2\ ,
            control_1 => \PingSensorSampleTimer:TimerUDB:control_1\ ,
            control_0 => \PingSensorSampleTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_10 ,
            control_7 => \SensorDataComTimer:TimerUDB:control_7\ ,
            control_6 => \SensorDataComTimer:TimerUDB:control_6\ ,
            control_5 => \SensorDataComTimer:TimerUDB:control_5\ ,
            control_4 => \SensorDataComTimer:TimerUDB:control_4\ ,
            control_3 => \SensorDataComTimer:TimerUDB:control_3\ ,
            control_2 => \SensorDataComTimer:TimerUDB:control_2\ ,
            control_1 => \SensorDataComTimer:TimerUDB:control_1\ ,
            control_0 => \SensorDataComTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3549 ,
            control_7 => \FreeRunningTimer:TimerUDB:control_7\ ,
            control_6 => \FreeRunningTimer:TimerUDB:control_6\ ,
            control_5 => \FreeRunningTimer:TimerUDB:control_5\ ,
            control_4 => \FreeRunningTimer:TimerUDB:control_4\ ,
            control_3 => \FreeRunningTimer:TimerUDB:control_3\ ,
            control_2 => \FreeRunningTimer:TimerUDB:control_2\ ,
            control_1 => \FreeRunningTimer:TimerUDB:control_1\ ,
            control_0 => \FreeRunningTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_3549 ,
            control_7 => \FlowSenseTimeOutTimer:TimerUDB:control_7\ ,
            control_6 => \FlowSenseTimeOutTimer:TimerUDB:control_6\ ,
            control_5 => \FlowSenseTimeOutTimer:TimerUDB:control_5\ ,
            control_4 => \FlowSenseTimeOutTimer:TimerUDB:control_4\ ,
            control_3 => \FlowSenseTimeOutTimer:TimerUDB:control_3\ ,
            control_2 => \FlowSenseTimeOutTimer:TimerUDB:control_2\ ,
            control_1 => \FlowSenseTimeOutTimer:TimerUDB:control_1\ ,
            control_0 => \FlowSenseTimeOutTimer:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ECSenseControlReg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ECSenseControlReg:control_7\ ,
            control_6 => \ECSenseControlReg:control_6\ ,
            control_5 => \ECSenseControlReg:control_5\ ,
            control_4 => \ECSenseControlReg:control_4\ ,
            control_3 => \ECSenseControlReg:control_3\ ,
            control_2 => \ECSenseControlReg:control_2\ ,
            control_1 => \ECSenseControlReg:control_1\ ,
            control_0 => Net_3761 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ECSenseUART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \ECSenseUART:Net_9\ ,
            load => \ECSenseUART:BUART:rx_counter_load\ ,
            count_6 => \ECSenseUART:BUART:rx_count_6\ ,
            count_5 => \ECSenseUART:BUART:rx_count_5\ ,
            count_4 => \ECSenseUART:BUART:rx_count_4\ ,
            count_3 => \ECSenseUART:BUART:rx_count_3\ ,
            count_2 => \ECSenseUART:BUART:rx_count_2\ ,
            count_1 => \ECSenseUART:BUART:rx_count_1\ ,
            count_0 => \ECSenseUART:BUART:rx_count_0\ ,
            tc => \ECSenseUART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\pHADC:IRQ\
        PORT MAP (
            interrupt => Net_2543 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =pHSampleTimerISR
        PORT MAP (
            interrupt => Net_2034 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PingSensorTrigISR
        PORT MAP (
            interrupt => Net_3061 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PingSensorEchoISR
        PORT MAP (
            interrupt => Net_2878 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SensorDataComISR
        PORT MAP (
            interrupt => Net_12 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =PingSensorSampleTimerISR
        PORT MAP (
            interrupt => Net_3202 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =FlowSenseCaptureISR
        PORT MAP (
            interrupt => Net_3552 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =FlowSenseTimeOutISR
        PORT MAP (
            interrupt => Net_3719 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_583 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ECSenseDataRxISR
        PORT MAP (
            interrupt => Net_3740 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SenseSwitchTimerISR
        PORT MAP (
            interrupt => Net_3865 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   11 :   21 :   32 : 34.38 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   84 :  108 :  192 : 43.75 %
  Unique P-terms              :  151 :  233 :  384 : 39.32 %
  Total P-terms               :  181 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   12 :   12 :   24 : 50.00 %
    StatusI Registers         :   10 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   10 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.301ms
Tech Mapping phase: Elapsed time ==> 0s.366ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : DataComTxInv(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ECControl(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ECSenseRx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ECSenseRxInv(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : FlowSensorSig(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : NutsEcho(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : NutsTrig(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : WaterEcho(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : WaterResEcho(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : WaterResTrig(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : WaterTrig(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : pH(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pHDownEcho(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pHDownTrig(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : pHUpEcho(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : pHUpTrig(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \pHADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \pHADC:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Placement Results:
IO_4@[IOP=(0)][IoId=(4)] : DataComTxInv(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : ECControl(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : ECSenseRx(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : ECSenseRxInv(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : FlowSensorSig(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : NutsEcho(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : NutsTrig(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : WaterEcho(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : WaterResEcho(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : WaterResTrig(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : WaterTrig(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : pH(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : pHDownEcho(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : pHDownTrig(0) (fixed)
IO_3@[IOP=(15)][IoId=(3)] : pHUpEcho(0) (fixed)
IO_2@[IOP=(15)][IoId=(2)] : pHUpTrig(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \pHADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \pHADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.292ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_2540 {
    p2_7
    agl3_x_p2_7
    agl3
    agl3_x_sar_0_vplus
    sar_0_vplus
  }
  Net: \pHADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \pHADC:Net_209\ {
  }
  Net: \pHADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  p2_7                                             -> Net_2540
  agl3_x_p2_7                                      -> Net_2540
  agl3                                             -> Net_2540
  agl3_x_sar_0_vplus                               -> Net_2540
  sar_0_vplus                                      -> Net_2540
  sar_0_vrefhi                                     -> \pHADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \pHADC:Net_126\
  sar_0_vminus                                     -> \pHADC:Net_126\
  common_sar_vref_vdda/2                           -> \pHADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \pHADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \pHADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \pHADC:Net_235\
  sar_0_vref                                       -> \pHADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.236ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   45 :    3 :   48 :  93.75%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.13
                   Pterms :            3.80
               Macrocells :            1.87
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.195ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      10.21 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_581 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_581 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_581 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_581 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_2 => Net_3719 ,
        cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
        z0_comb => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \FlowSenseTimeOutTimer:TimerUDB:status_2\ ,
        chain_in => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_581 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_581 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_581
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_581 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_581 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_2 => Net_3719 ,
        cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
        chain_in => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3719, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
        );
        Output = Net_3719 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:timer_enable\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:control_7\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:per_zero\ * 
              !\FlowSenseTimeOutTimer:TimerUDB:trig_disable\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3757, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3747
        );
        Output = Net_3757 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ * 
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
            + !Net_3719 * \FlowSenseTimeOutTimer:TimerUDB:trig_disable\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
        z0_comb => \SensorDataComTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \SensorDataComTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \SensorDataComTimer:TimerUDB:status_2\ ,
        chain_in => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\SensorDataComTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_12 ,
        clock => Net_10 ,
        status_3 => \SensorDataComTimer:TimerUDB:status_3\ ,
        status_2 => \SensorDataComTimer:TimerUDB:status_2\ ,
        status_0 => \SensorDataComTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:run_mode\ * 
              \FlowSenseTimeOutTimer:TimerUDB:per_zero\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FlowSenseTimeOutTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3549) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FlowSenseTimeOutTimer:TimerUDB:control_7\
        );
        Output = \FlowSenseTimeOutTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SensorComTxUART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\
        );
        Output = \SensorComTxUART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_576, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_576 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_12, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
        );
        Output = Net_12 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SensorComTxUART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \SensorComTxUART:Net_9\ ,
        cs_addr_0 => \SensorComTxUART:BUART:counter_load_not\ ,
        ce0_reg => \SensorComTxUART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \SensorComTxUART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\FlowSenseTimeOutTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3719 ,
        clock => Net_3549 ,
        status_3 => \FlowSenseTimeOutTimer:TimerUDB:status_3\ ,
        status_2 => \FlowSenseTimeOutTimer:TimerUDB:status_2\ ,
        status_0 => \FlowSenseTimeOutTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3549 ,
        control_7 => \FlowSenseTimeOutTimer:TimerUDB:control_7\ ,
        control_6 => \FlowSenseTimeOutTimer:TimerUDB:control_6\ ,
        control_5 => \FlowSenseTimeOutTimer:TimerUDB:control_5\ ,
        control_4 => \FlowSenseTimeOutTimer:TimerUDB:control_4\ ,
        control_3 => \FlowSenseTimeOutTimer:TimerUDB:control_3\ ,
        control_2 => \FlowSenseTimeOutTimer:TimerUDB:control_2\ ,
        control_1 => \FlowSenseTimeOutTimer:TimerUDB:control_1\ ,
        control_0 => \FlowSenseTimeOutTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SensorComTxUART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SensorComTxUART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + !\SensorComTxUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \SensorComTxUART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ECSenseControlReg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ECSenseControlReg:control_7\ ,
        control_6 => \ECSenseControlReg:control_6\ ,
        control_5 => \ECSenseControlReg:control_5\ ,
        control_4 => \ECSenseControlReg:control_4\ ,
        control_3 => \ECSenseControlReg:control_3\ ,
        control_2 => \ECSenseControlReg:control_2\ ,
        control_1 => \ECSenseControlReg:control_1\ ,
        control_0 => Net_3761 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\pHSampleTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:control_7\
        );
        Output = \pHSampleTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\pHSampleTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2034 * \pHSampleTimer:TimerUDB:timer_enable\ * 
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
            + !Net_2034 * \pHSampleTimer:TimerUDB:trig_disable\
        );
        Output = \pHSampleTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\pHSampleTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:timer_enable\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
            + !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:run_mode\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
            + !Net_2034 * \pHSampleTimer:TimerUDB:control_7\ * 
              !\pHSampleTimer:TimerUDB:per_zero\ * 
              !\pHSampleTimer:TimerUDB:trig_disable\
        );
        Output = \pHSampleTimer:TimerUDB:timer_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pHSampleTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2034 ,
        cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\ ,
        chain_out => \pHSampleTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pHSampleTimer:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\pHSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \pHSampleTimer:TimerUDB:control_7\ ,
        control_6 => \pHSampleTimer:TimerUDB:control_6\ ,
        control_5 => \pHSampleTimer:TimerUDB:control_5\ ,
        control_4 => \pHSampleTimer:TimerUDB:control_4\ ,
        control_3 => \pHSampleTimer:TimerUDB:control_3\ ,
        control_2 => \pHSampleTimer:TimerUDB:control_2\ ,
        control_1 => \pHSampleTimer:TimerUDB:control_1\ ,
        control_0 => \pHSampleTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=12, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2892, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * !Net_2980_1 * Net_2980_0 * Net_3294
        );
        Output = Net_2892 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_2 => Net_3719 ,
        cs_addr_1 => \FlowSenseTimeOutTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \FlowSenseTimeOutTimer:TimerUDB:per_zero\ ,
        chain_out => \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FlowSenseTimeOutTimer:TimerUDB:sT24:timerdp:u1\

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3582, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3294
        );
        Output = Net_3582 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SensorDataComTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_12 * \SensorDataComTimer:TimerUDB:timer_enable\ * 
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
            + !Net_12 * \SensorDataComTimer:TimerUDB:trig_disable\
        );
        Output = \SensorDataComTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SensorDataComTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:run_mode\ * 
              \SensorDataComTimer:TimerUDB:per_zero\
        );
        Output = \SensorDataComTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
        chain_in => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u2\

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_583 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\SensorComTxUART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_fifo_empty\ * 
              \SensorComTxUART:BUART:tx_state_2\
        );
        Output = \SensorComTxUART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SensorComTxUART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SensorComTxUART:BUART:tx_fifo_notfull\
        );
        Output = \SensorComTxUART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SensorComTxUART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              !\SensorComTxUART:BUART:tx_fifo_empty\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_fifo_empty\ * 
              !\SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_fifo_empty\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SensorComTxUART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \SensorComTxUART:Net_9\ ,
        cs_addr_2 => \SensorComTxUART:BUART:tx_state_1\ ,
        cs_addr_1 => \SensorComTxUART:BUART:tx_state_0\ ,
        cs_addr_0 => \SensorComTxUART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \SensorComTxUART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \SensorComTxUART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \SensorComTxUART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SensorComTxUART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \SensorComTxUART:Net_9\ ,
        status_3 => \SensorComTxUART:BUART:tx_fifo_notfull\ ,
        status_2 => \SensorComTxUART:BUART:tx_status_2\ ,
        status_1 => \SensorComTxUART:BUART:tx_fifo_empty\ ,
        status_0 => \SensorComTxUART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3458, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_shift_out\ * 
              !\SensorComTxUART:BUART:tx_state_2\
            + !\SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              !\SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_shift_out\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              !\SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_bitclk\ * Net_3458
            + \SensorComTxUART:BUART:tx_state_2\ * Net_3458
        );
        Output = Net_3458 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SensorComTxUART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SensorComTxUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              \SensorComTxUART:BUART:tx_bitclk_enable_pre\ * 
              \SensorComTxUART:BUART:tx_state_2\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              \SensorComTxUART:BUART:tx_state_0\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_bitclk\
            + \SensorComTxUART:BUART:tx_state_1\ * 
              !\SensorComTxUART:BUART:tx_state_2\ * 
              \SensorComTxUART:BUART:tx_counter_dp\ * 
              \SensorComTxUART:BUART:tx_bitclk\
        );
        Output = \SensorComTxUART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\pHSampleTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
        );
        Output = \pHSampleTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2034, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pHSampleTimer:TimerUDB:run_mode\ * 
              \pHSampleTimer:TimerUDB:per_zero\
        );
        Output = Net_2034 (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\pHSampleTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => Net_2034 ,
        cs_addr_1 => \pHSampleTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \pHSampleTimer:TimerUDB:per_zero\ ,
        z0_comb => \pHSampleTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \pHSampleTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \pHSampleTimer:TimerUDB:status_2\ ,
        chain_in => \pHSampleTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pHSampleTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\pHSampleTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2034 ,
        clock => ClockBlock_BUS_CLK ,
        status_3 => \pHSampleTimer:TimerUDB:status_3\ ,
        status_2 => \pHSampleTimer:TimerUDB:status_2\ ,
        status_0 => \pHSampleTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PingSensorSampleTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:control_7\
        );
        Output = \PingSensorSampleTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PingSensorSampleTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_3202 * \PingSensorSampleTimer:TimerUDB:timer_enable\ * 
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorSampleTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3202, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
        );
        Output = Net_3202 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ECSenseUART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ECSenseUART:BUART:rx_load_fifo\ * 
              \ECSenseUART:BUART:rx_fifofull\
        );
        Output = \ECSenseUART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PingSensorSampleTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:timer_enable\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:run_mode\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
            + !Net_3202 * \PingSensorSampleTimer:TimerUDB:control_7\ * 
              !\PingSensorSampleTimer:TimerUDB:per_zero\ * 
              !\PingSensorSampleTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorSampleTimer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }
}

datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_3467 ,
        cs_addr_2 => Net_3202 ,
        cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
        chain_out => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\PingSensorSampleTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3467 ,
        control_7 => \PingSensorSampleTimer:TimerUDB:control_7\ ,
        control_6 => \PingSensorSampleTimer:TimerUDB:control_6\ ,
        control_5 => \PingSensorSampleTimer:TimerUDB:control_5\ ,
        control_4 => \PingSensorSampleTimer:TimerUDB:control_4\ ,
        control_3 => \PingSensorSampleTimer:TimerUDB:control_3\ ,
        control_2 => \PingSensorSampleTimer:TimerUDB:control_2\ ,
        control_1 => \PingSensorSampleTimer:TimerUDB:control_1\ ,
        control_0 => \PingSensorSampleTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_2894, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_2894 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SensorDataComTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:timer_enable\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
            + !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:run_mode\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
            + !Net_12 * \SensorDataComTimer:TimerUDB:control_7\ * 
              !\SensorDataComTimer:TimerUDB:per_zero\ * 
              !\SensorDataComTimer:TimerUDB:trig_disable\
        );
        Output = \SensorDataComTimer:TimerUDB:timer_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SensorDataComTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_10) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SensorDataComTimer:TimerUDB:control_7\
        );
        Output = \SensorDataComTimer:TimerUDB:run_mode\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\ECSenseUART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \ECSenseUART:Net_9\ ,
        cs_addr_2 => \ECSenseUART:BUART:rx_state_1\ ,
        cs_addr_1 => \ECSenseUART:BUART:rx_state_0\ ,
        cs_addr_0 => \ECSenseUART:BUART:rx_bitclk_enable\ ,
        route_si => \ECSenseUART:BUART:rx_postpoll\ ,
        f0_load => \ECSenseUART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \ECSenseUART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \ECSenseUART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SensorDataComTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_10 ,
        control_7 => \SensorDataComTimer:TimerUDB:control_7\ ,
        control_6 => \SensorDataComTimer:TimerUDB:control_6\ ,
        control_5 => \SensorDataComTimer:TimerUDB:control_5\ ,
        control_4 => \SensorDataComTimer:TimerUDB:control_4\ ,
        control_3 => \SensorDataComTimer:TimerUDB:control_3\ ,
        control_2 => \SensorDataComTimer:TimerUDB:control_2\ ,
        control_1 => \SensorDataComTimer:TimerUDB:control_1\ ,
        control_0 => \SensorDataComTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=5, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ECSenseUART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ECSenseUART:BUART:rx_fifonotempty\ * 
              \ECSenseUART:BUART:rx_state_stop1_reg\
        );
        Output = \ECSenseUART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ECSenseUART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ECSenseUART:BUART:rx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ECSenseUART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:rx_count_0\
        );
        Output = \ECSenseUART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ECSenseUART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\
        );
        Output = \ECSenseUART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SensorDataComTimer:TimerUDB:sT24:timerdp:u0\
    PORT MAP (
        clock => Net_10 ,
        cs_addr_2 => Net_12 ,
        cs_addr_1 => \SensorDataComTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \SensorDataComTimer:TimerUDB:per_zero\ ,
        chain_out => \SensorDataComTimer:TimerUDB:sT24:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SensorDataComTimer:TimerUDB:sT24:timerdp:u1\

controlcell: Name =\PingSensorControl:Sync:ctrl_reg\
    PORT MAP (
        clock => Net_3467 ,
        control_7 => \PingSensorControl:control_7\ ,
        control_6 => \PingSensorControl:control_6\ ,
        control_5 => \PingSensorControl:control_5\ ,
        control_4 => \PingSensorControl:control_4\ ,
        control_3 => \PingSensorControl:control_3\ ,
        control_2 => \PingSensorControl:control_2\ ,
        control_1 => \PingSensorControl:control_1\ ,
        control_0 => Net_2828 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000001"
        cy_ext_reset = 1
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_3467 ,
        cs_addr_2 => Net_2828 ,
        cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
        f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
        chain_out => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\

statusicell: Name =\ECSenseUART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \ECSenseUART:Net_9\ ,
        status_5 => \ECSenseUART:BUART:rx_status_5\ ,
        status_4 => \ECSenseUART:BUART:rx_status_4\ ,
        status_3 => \ECSenseUART:BUART:rx_status_3\ ,
        interrupt => Net_3740 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\LevelSelect:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LevelSelect:control_7\ ,
        control_6 => \LevelSelect:control_6\ ,
        control_5 => \LevelSelect:control_5\ ,
        control_4 => \LevelSelect:control_4\ ,
        control_3 => \LevelSelect:control_3\ ,
        control_2 => Net_2980_2 ,
        control_1 => Net_2980_1 ,
        control_0 => Net_2980_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u3\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
        z0_comb => \FreeRunningTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \FreeRunningTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \FreeRunningTimer:TimerUDB:status_2\ ,
        chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\FreeRunningTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FreeRunningTimer:TimerUDB:control_7\ * 
              \FreeRunningTimer:TimerUDB:per_zero\
        );
        Output = \FreeRunningTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u0\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
        chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\

statusicell: Name =\FreeRunningTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_3549 ,
        status_3 => \FreeRunningTimer:TimerUDB:status_3\ ,
        status_2 => \FreeRunningTimer:TimerUDB:status_2\ ,
        status_0 => \FreeRunningTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\FreeRunningTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3549 ,
        control_7 => \FreeRunningTimer:TimerUDB:control_7\ ,
        control_6 => \FreeRunningTimer:TimerUDB:control_6\ ,
        control_5 => \FreeRunningTimer:TimerUDB:control_5\ ,
        control_4 => \FreeRunningTimer:TimerUDB:control_4\ ,
        control_3 => \FreeRunningTimer:TimerUDB:control_3\ ,
        control_2 => \FreeRunningTimer:TimerUDB:control_2\ ,
        control_1 => \FreeRunningTimer:TimerUDB:control_1\ ,
        control_0 => \FreeRunningTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorSampleTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorSampleTimer:TimerUDB:run_mode\ * 
              \PingSensorSampleTimer:TimerUDB:per_zero\
        );
        Output = \PingSensorSampleTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ECSenseUART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ECSenseUART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\
    PORT MAP (
        clock => Net_3467 ,
        cs_addr_2 => Net_3202 ,
        cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
        chain_in => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry0\ ,
        chain_out => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u0\
    Next in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ECSenseUART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * Net_3747
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3587, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_3587 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PingSensorSampleTimer:TimerUDB:sT24:timerdp:u2\
    PORT MAP (
        clock => Net_3467 ,
        cs_addr_2 => Net_3202 ,
        cs_addr_1 => \PingSensorSampleTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
        z0_comb => \PingSensorSampleTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PingSensorSampleTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PingSensorSampleTimer:TimerUDB:status_2\ ,
        chain_in => \PingSensorSampleTimer:TimerUDB:sT24:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PingSensorSampleTimer:TimerUDB:sT24:timerdp:u1\

statusicell: Name =\PingSensorSampleTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_3202 ,
        clock => Net_3467 ,
        status_3 => \PingSensorSampleTimer:TimerUDB:status_3\ ,
        status_2 => \PingSensorSampleTimer:TimerUDB:status_2\ ,
        status_0 => \PingSensorSampleTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PingSensorTrigControl:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \PingSensorTrigControl:control_7\ ,
        control_6 => \PingSensorTrigControl:control_6\ ,
        control_5 => \PingSensorTrigControl:control_5\ ,
        control_4 => \PingSensorTrigControl:control_4\ ,
        control_3 => \PingSensorTrigControl:control_3\ ,
        control_2 => \PingSensorTrigControl:control_2\ ,
        control_1 => \PingSensorTrigControl:control_1\ ,
        control_0 => Net_3294 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=12, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ECSenseUART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_2\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * \ECSenseUART:BUART:rx_last\ * 
              Net_3747
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_5\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              \ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:rx_count_6\ * 
              !\ECSenseUART:BUART:rx_count_4\
        );
        Output = \ECSenseUART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ECSenseUART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ECSenseUART:BUART:pollcount_1\
            + \ECSenseUART:BUART:pollcount_0\ * !Net_3747
        );
        Output = \ECSenseUART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:capture_last\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2908 * !Net_2980_2 * !Net_2980_1 * Net_2980_0
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_2909
            + !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3577
            + !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3578
            + Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3591
        );
        Output = \PingSensorEchoTimer:TimerUDB:capture_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\ECSenseUART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \ECSenseUART:Net_9\ ,
        load => \ECSenseUART:BUART:rx_counter_load\ ,
        count_6 => \ECSenseUART:BUART:rx_count_6\ ,
        count_5 => \ECSenseUART:BUART:rx_count_5\ ,
        count_4 => \ECSenseUART:BUART:rx_count_4\ ,
        count_3 => \ECSenseUART:BUART:rx_count_3\ ,
        count_2 => \ECSenseUART:BUART:rx_count_2\ ,
        count_1 => \ECSenseUART:BUART:rx_count_1\ ,
        count_0 => \ECSenseUART:BUART:rx_count_0\ ,
        tc => \ECSenseUART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:capt_fifo_load\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 7
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * !Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * !Net_2980_0 * !Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * Net_2980_0 * !Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2878, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 7
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_2 * !Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * !Net_2980_0 * !Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
            + Net_2980_1 * Net_2980_0 * !Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:capture_last\ * 
              \PingSensorEchoTimer:TimerUDB:timer_enable\
        );
        Output = Net_2878 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ECSenseUART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3747
        );
        Output = \ECSenseUART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ECSenseUART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:pollcount_0\ * !Net_3747
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_0\ * Net_3747
        );
        Output = \ECSenseUART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ECSenseUART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              \ECSenseUART:BUART:pollcount_0\ * !Net_3747
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_count_2\ * 
              !\ECSenseUART:BUART:rx_count_1\ * 
              \ECSenseUART:BUART:pollcount_1\ * Net_3747
        );
        Output = \ECSenseUART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ECSenseUART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ECSenseUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * 
              !\ECSenseUART:BUART:pollcount_0\
            + !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              \ECSenseUART:BUART:rx_bitclk_enable\ * 
              \ECSenseUART:BUART:rx_state_3\ * \ECSenseUART:BUART:rx_state_2\ * 
              !\ECSenseUART:BUART:pollcount_1\ * Net_3747
        );
        Output = \ECSenseUART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PingSensorEchoTimer:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_3467 ,
        cs_addr_2 => Net_2828 ,
        cs_addr_1 => \PingSensorEchoTimer:TimerUDB:timer_enable\ ,
        cs_addr_0 => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
        f0_load => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
        z0_comb => \PingSensorEchoTimer:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \PingSensorEchoTimer:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \PingSensorEchoTimer:TimerUDB:status_2\ ,
        chain_in => \PingSensorEchoTimer:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PingSensorEchoTimer:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\PingSensorEchoTimer:TimerUDB:rstSts:stsreg\
    PORT MAP (
        reset => Net_2828 ,
        clock => Net_3467 ,
        status_3 => \PingSensorEchoTimer:TimerUDB:status_3\ ,
        status_2 => \PingSensorEchoTimer:TimerUDB:status_2\ ,
        status_1 => \PingSensorEchoTimer:TimerUDB:capt_fifo_load\ ,
        status_0 => \PingSensorEchoTimer:TimerUDB:status_tc\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:timer_enable_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !Net_2908 * !Net_2980_1 * Net_2980_0
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * !Net_2909
            + Net_2980_2 * Net_2980_0
            + Net_2980_2 * !Net_3591
            + Net_2980_1 * !Net_2980_0 * !Net_3577
            + Net_2980_1 * Net_2980_0 * !Net_3578
            + \PingSensorEchoTimer:TimerUDB:timer_enable\ * 
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
            + \PingSensorEchoTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:timer_enable_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:trig_disable\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2828 * \PingSensorEchoTimer:TimerUDB:timer_enable\ * 
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
            + !Net_2828 * \PingSensorEchoTimer:TimerUDB:trig_disable\
        );
        Output = \PingSensorEchoTimer:TimerUDB:trig_disable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ECSenseUART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ECSenseUART:BUART:rx_state_1\ * 
              !\ECSenseUART:BUART:rx_state_0\ * 
              !\ECSenseUART:BUART:rx_state_3\ * 
              !\ECSenseUART:BUART:rx_state_2\
        );
        Output = \ECSenseUART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u2\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
        chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\ ,
        chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u1\
    Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u3\

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:run_mode\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_2908 * !Net_2980_2 * !Net_2980_1 * Net_2980_0 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_2909 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3577 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + !Net_2980_2 * Net_2980_1 * Net_2980_0 * Net_3578 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
            + Net_2980_2 * !Net_2980_1 * !Net_2980_0 * Net_3591 * 
              \PingSensorEchoTimer:TimerUDB:control_7\
        );
        Output = \PingSensorEchoTimer:TimerUDB:run_mode\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:timer_enable\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_3467) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2828 * !Net_2980_2 * 
              \PingSensorEchoTimer:TimerUDB:control_7\ * 
              !\PingSensorEchoTimer:TimerUDB:timer_enable_split\
            + !Net_2828 * !Net_2980_1 * 
              \PingSensorEchoTimer:TimerUDB:control_7\ * 
              !\PingSensorEchoTimer:TimerUDB:timer_enable_split\
        );
        Output = \PingSensorEchoTimer:TimerUDB:timer_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_3581, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_2980_2 * Net_2980_1 * !Net_2980_0 * Net_3294
        );
        Output = Net_3581 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PingSensorEchoTimer:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PingSensorEchoTimer:TimerUDB:run_mode\ * 
              \PingSensorEchoTimer:TimerUDB:per_zero\
        );
        Output = \PingSensorEchoTimer:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\FreeRunningTimer:TimerUDB:sT32:timerdp:u1\
    PORT MAP (
        clock => Net_3549 ,
        cs_addr_1 => \FreeRunningTimer:TimerUDB:control_7\ ,
        cs_addr_0 => \FreeRunningTimer:TimerUDB:per_zero\ ,
        chain_in => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry0\ ,
        chain_out => \FreeRunningTimer:TimerUDB:sT32:timerdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u0\
    Next in chain : \FreeRunningTimer:TimerUDB:sT32:timerdp:u2\

controlcell: Name =\PingSensorEchoTimer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_3467 ,
        control_7 => \PingSensorEchoTimer:TimerUDB:control_7\ ,
        control_6 => \PingSensorEchoTimer:TimerUDB:control_6\ ,
        control_5 => \PingSensorEchoTimer:TimerUDB:control_5\ ,
        control_4 => \PingSensorEchoTimer:TimerUDB:control_4\ ,
        control_3 => \PingSensorEchoTimer:TimerUDB:control_3\ ,
        control_2 => \PingSensorEchoTimer:TimerUDB:control_2\ ,
        control_1 => \PingSensorEchoTimer:TimerUDB:control_1\ ,
        control_0 => \PingSensorEchoTimer:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ECSenseDataRxISR
        PORT MAP (
            interrupt => Net_3740 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =FlowSenseCaptureISR
        PORT MAP (
            interrupt => Net_3552 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =FlowSenseTimeOutISR
        PORT MAP (
            interrupt => Net_3719 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =PingSensorEchoISR
        PORT MAP (
            interrupt => Net_2878 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =PingSensorSampleTimerISR
        PORT MAP (
            interrupt => Net_3202 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =PingSensorTrigISR
        PORT MAP (
            interrupt => Net_3061 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =SensorDataComISR
        PORT MAP (
            interrupt => Net_12 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =\pHADC:IRQ\
        PORT MAP (
            interrupt => Net_2543 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =isr_rx
        PORT MAP (
            interrupt => Net_583 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =pHSampleTimerISR
        PORT MAP (
            interrupt => Net_2034 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(18)] 
    interrupt: Name =SenseSwitchTimerISR
        PORT MAP (
            interrupt => Net_3865 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=1]: 
Pin : Name = pHDownTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pHDownTrig(0)__PA ,
        pin_input => Net_3581 ,
        pad => pHDownTrig(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = pHDownEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pHDownEcho(0)__PA ,
        fb => Net_3577 ,
        pad => pHDownEcho(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DataComTxInv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DataComTxInv(0)__PA ,
        pin_input => Net_3458 ,
        pad => DataComTxInv(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = NutsTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NutsTrig(0)__PA ,
        pin_input => Net_3582 ,
        pad => NutsTrig(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = NutsEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NutsEcho(0)__PA ,
        fb => Net_3578 ,
        pad => NutsEcho(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=7]: 
Pin : Name = ECSenseRxInv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECSenseRxInv(0)__PA ,
        pin_input => Net_3757 ,
        pad => ECSenseRxInv(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=2]: 
Pin : Name = FlowSensorSig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FlowSensorSig(0)__PA ,
        fb => Net_3552 ,
        pad => FlowSensorSig(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = ECControl(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECControl(0)__PA ,
        pin_input => Net_3761 ,
        pad => ECControl(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = pH(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pH(0)__PA ,
        analog_term => Net_2540 ,
        pad => pH(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = WaterResTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaterResTrig(0)__PA ,
        pin_input => Net_3587 ,
        pad => WaterResTrig(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = WaterResEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaterResEcho(0)__PA ,
        fb => Net_3591 ,
        pad => WaterResEcho(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = WaterTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaterTrig(0)__PA ,
        pin_input => Net_2894 ,
        pad => WaterTrig(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = WaterEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => WaterEcho(0)__PA ,
        fb => Net_2909 ,
        pad => WaterEcho(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = ECSenseRx(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ECSenseRx(0)__PA ,
        fb => Net_3747 ,
        pad => ECSenseRx(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_581 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_576 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=2]: 
Pin : Name = pHUpTrig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pHUpTrig(0)__PA ,
        pin_input => Net_2892 ,
        pad => pHUpTrig(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = pHUpEcho(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => pHUpEcho(0)__PA ,
        fb => Net_2908 ,
        pad => pHUpEcho(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            aclk_glb_0 => ClockBlock_ScBoostClk ,
            aclk_0 => ClockBlock_ScBoostClk_local ,
            clk_a_dig_glb_0 => ClockBlock_ScBoostClk_adig ,
            clk_a_dig_0 => ClockBlock_ScBoostClk_adig_local ,
            aclk_glb_1 => \pHADC:Net_385\ ,
            aclk_1 => \pHADC:Net_385_local\ ,
            clk_a_dig_glb_1 => \pHADC:Net_381\ ,
            clk_a_dig_1 => \pHADC:Net_381_local\ ,
            dclk_glb_0 => Net_3467 ,
            dclk_0 => Net_3467_local ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_10 ,
            dclk_2 => Net_10_local ,
            dclk_glb_3 => Net_3549 ,
            dclk_3 => Net_3549_local ,
            dclk_glb_4 => \SensorComTxUART:Net_9\ ,
            dclk_4 => \SensorComTxUART:Net_9_local\ ,
            dclk_glb_5 => \ECSenseUART:Net_9\ ,
            dclk_5 => \ECSenseUART:Net_9_local\ ,
            dclk_glb_6 => Net_3781 ,
            dclk_6 => Net_3781_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\PingSensorTrigCounter:CounterHW\
        PORT MAP (
            clock => Net_3467 ,
            enable => __ZERO__ ,
            timer_reset => Net_2828 ,
            tc => Net_3061 ,
            cmp => \PingSensorTrigCounter:Net_47\ ,
            irq => \PingSensorTrigCounter:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\SenseSwitchTimer:TimerHW\
        PORT MAP (
            clock => Net_3781 ,
            enable => __ONE__ ,
            timer_reset => Net_3870 ,
            tc => Net_3870 ,
            cmp => \SenseSwitchTimer:Net_261\ ,
            irq => Net_3865 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\pHADC:vRef_Vdda_1\
        PORT MAP (
            vout => \pHADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\pHADC:ADC_SAR\
        PORT MAP (
            vplus => Net_2540 ,
            vminus => \pHADC:Net_126\ ,
            ext_pin => \pHADC:Net_209\ ,
            vrefhi_out => \pHADC:Net_126\ ,
            vref => \pHADC:Net_235\ ,
            clock => \pHADC:Net_385\ ,
            pump_clock => \pHADC:Net_385\ ,
            irq => \pHADC:Net_252\ ,
            next => Net_2546 ,
            data_out_udb_11 => \pHADC:Net_207_11\ ,
            data_out_udb_10 => \pHADC:Net_207_10\ ,
            data_out_udb_9 => \pHADC:Net_207_9\ ,
            data_out_udb_8 => \pHADC:Net_207_8\ ,
            data_out_udb_7 => \pHADC:Net_207_7\ ,
            data_out_udb_6 => \pHADC:Net_207_6\ ,
            data_out_udb_5 => \pHADC:Net_207_5\ ,
            data_out_udb_4 => \pHADC:Net_207_4\ ,
            data_out_udb_3 => \pHADC:Net_207_3\ ,
            data_out_udb_2 => \pHADC:Net_207_2\ ,
            data_out_udb_1 => \pHADC:Net_207_1\ ,
            data_out_udb_0 => \pHADC:Net_207_0\ ,
            eof_udb => Net_2543 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+-----------------
   0 |   1 |     * |      NONE |         CMOS_OUT |    pHDownTrig(0) | In(Net_3581)
     |   2 |     * |      NONE |     HI_Z_DIGITAL |    pHDownEcho(0) | FB(Net_3577)
     |   4 |     * |      NONE |         CMOS_OUT |  DataComTxInv(0) | In(Net_3458)
     |   6 |     * |      NONE |         CMOS_OUT |      NutsTrig(0) | In(Net_3582)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |      NutsEcho(0) | FB(Net_3578)
-----+-----+-------+-----------+------------------+------------------+-----------------
   1 |   7 |     * |      NONE |         CMOS_OUT |  ECSenseRxInv(0) | In(Net_3757)
-----+-----+-------+-----------+------------------+------------------+-----------------
   2 |   2 |     * |      NONE |     HI_Z_DIGITAL | FlowSensorSig(0) | FB(Net_3552)
     |   6 |     * |      NONE |         CMOS_OUT |     ECControl(0) | In(Net_3761)
     |   7 |     * |      NONE |      HI_Z_ANALOG |            pH(0) | Analog(Net_2540)
-----+-----+-------+-----------+------------------+------------------+-----------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  WaterResTrig(0) | In(Net_3587)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |  WaterResEcho(0) | FB(Net_3591)
     |   5 |     * |      NONE |         CMOS_OUT |     WaterTrig(0) | In(Net_2894)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |     WaterEcho(0) | FB(Net_2909)
-----+-----+-------+-----------+------------------+------------------+-----------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |     ECSenseRx(0) | FB(Net_3747)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |          Rx_1(0) | FB(Net_581)
     |   7 |     * |      NONE |         CMOS_OUT |          Tx_1(0) | In(Net_576)
-----+-----+-------+-----------+------------------+------------------+-----------------
  15 |   2 |     * |      NONE |         CMOS_OUT |      pHUpTrig(0) | In(Net_2892)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |      pHUpEcho(0) | FB(Net_2908)
---------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.174ms
Digital Placement phase: Elapsed time ==> 3s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "HydroponicAutomationSensorPerf_r.vh2" --pcf-path "HydroponicAutomationSensorPerf.pco" --des-name "HydroponicAutomationSensorPerf" --dsf-path "HydroponicAutomationSensorPerf.dsf" --sdc-path "HydroponicAutomationSensorPerf.sdc" --lib-path "HydroponicAutomationSensorPerf_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.532ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in HydroponicAutomationSensorPerf_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.845ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 9s.129ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 9s.129ms
API generation phase: Elapsed time ==> 2s.742ms
Dependency generation phase: Elapsed time ==> 0s.029ms
Cleanup phase: Elapsed time ==> 0s.000ms
