ModuleName Flip-Flop
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w0
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 136 ,X2: 272 ,Y2: 136
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 264 ,X2: 168 ,Y2: 264
Edge X1: 168 ,Y1: 232 ,X2: 168 ,Y2: 264
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 184 ,X2: 112 ,Y2: 184
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 40 ,Y1: 136 ,X2: 112 ,Y2: 136
End
Branches
End
End
Ports
Port Left: 40 Top: 136 ,Orientation: 0
Portname: Din ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 184 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 40 Top: 264 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 272 Top: 136 ,Orientation: 0
Portname: Qout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 136 Top: 128
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
End
Texts
End
Links
End
