# ‚ö° OPTIMIZATION MODULE - THU·∫¨T TO√ÅN T·ªêI ∆ØU H√ìA LOGIC

**ƒê·ªì √Ån 2**  
**MyLogic EDA Tool - C√¥ng C·ª• T·ª± ƒê·ªông H√≥a Thi·∫øt K·∫ø M·∫°ch ƒêi·ªán T·ª≠**

---

## TH√îNG TIN ƒê·ªí √ÅN

**T√™n ƒë·ªÅ t√†i**: Ph√°t tri·ªÉn c√¥ng c·ª• t·ªïng h·ª£p, t·ªëi ∆∞u lu·∫≠n l√Ω, v√† √°nh x·∫° c√¥ng ngh·ªá  
**Module**: Optimization (T·ªëi ∆∞u lu·∫≠n l√Ω)  
**Sinh vi√™n th·ª±c hi·ªán**: MyLogic Development Team  
**NƒÉm th·ª±c hi·ªán**: 2025  
**Phi√™n b·∫£n**: 2.0

---

## T√ìM T·∫ÆT / ABSTRACT

Module t·ªëi ∆∞u h√≥a logic (Optimization Module) l√† th√†nh ph·∫ßn c·ªët l√µi c·ªßa MyLogic EDA Tool, t·∫≠p trung v√†o vi·ªác gi·∫£m s·ªë l∆∞·ª£ng c·ªïng logic, ƒë∆°n gi·∫£n h√≥a m·∫°ch, v√† c·∫£i thi·ªán timing th√¥ng qua c√°c thu·∫≠t to√°n t·ªëi ∆∞u h√≥a ti√™n ti·∫øn. Module tri·ªÉn khai b·ªën thu·∫≠t to√°n ch√≠nh: Dead Code Elimination (DCE), Common Subexpression Elimination (CSE), Constant Propagation (ConstProp), v√† Logic Balancing (Balance), d·ª±a tr√™n c√°c n·ªÅn t·∫£ng l√Ω thuy·∫øt ƒë∆∞·ª£c tr√¨nh b√†y trong [1], [2], [3].

**T·ª´ kh√≥a**: Logic optimization, dead code elimination, common subexpression elimination, constant propagation, logic balancing, EDA tools

---

## üìã M√î T·∫¢ / DESCRIPTION

Th∆∞ m·ª•c ch·ª©a c√°c thu·∫≠t to√°n t·ªëi ∆∞u h√≥a logic cho MyLogic EDA Tool, t·∫≠p trung v√†o gi·∫£m s·ªë l∆∞·ª£ng c·ªïng, ƒë∆°n gi·∫£n h√≥a logic, v√† c·∫£i thi·ªán timing.

## üìÅ Files

- `dce.py` ‚Äî Dead Code Elimination (DCE)
  - Lo·∫°i b·ªè logic kh√¥ng th·ªÉ ·∫£nh h∆∞·ªüng t·ªõi b·∫•t k·ª≥ output n√†o (unreachable from outputs)
  - Thu·∫≠t to√°n: Reachability (BFS/DFS) + cleanup wires

- `cse.py` ‚Äî Common Subexpression Elimination (CSE)
  - Chia s·∫ª c√°c bi·ªÉu th·ª©c con tr√πng l·∫∑p (shared nodes), gi·∫£m s·ªë node t√≠nh to√°n
  - Thu·∫≠t to√°n: Expression canonicalization + grouping

- `constprop.py` ‚Äî Constant Propagation
  - Lan truy·ªÅn h·∫±ng s·ªë qua m·∫°ch ƒë·ªÉ ƒë∆°n gi·∫£n h√≥a c·ªïng
  - Thu·∫≠t to√°n: Multi-pass propagation + gate evaluation

- `balance.py` ‚Äî Logic Balancing
  - C√¢n b·∫±ng ƒë·ªô s√¢u logic nh·∫±m c·∫£i thi·ªán timing (gi·∫£m critical path)
  - Thu·∫≠t to√°n: Levelization + tree rebalancing (associative gates)

---

## üîç Gi·∫£i th√≠ch code (t√≥m t·∫Øt API)

### 1) Dead Code Elimination (`dce.py`)
- Class: `DCEOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí tr·∫£ v·ªÅ netlist ƒë√£ lo·∫°i b·ªè dead nodes/wires
- H·ªó tr·ª£ ph√¢n t√≠ch Don't Cares ·ªü m·ª©c c∆° b·∫£n (ODC/SDC, simplified)

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode (comments in English)
reachable = find_reachable_from_outputs(netlist)
netlist = remove_nodes_not_in(reachable)
netlist = update_wires_after_removal(netlist)
```

Quick use:
```python
from core.optimization.dce import DCEOptimizer, apply_dce

opt = DCEOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_dce(netlist, level="basic")
```

### 2) Common Subexpression Elimination (`cse.py`)
- Class: `CSEOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí t·∫°o shared nodes, c·∫≠p nh·∫≠t connections
- √ù t∆∞·ªüng: chu·∫©n h√≥a bi·ªÉu th·ª©c (canonical signature) v√† nh√≥m c√°c node tr√πng bi·ªÉu th·ª©c

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
common = find_common_expressions(netlist)  # AND(a,b), OR(x,y), ...
netlist = create_shared_nodes(common)
netlist = rewrite_connections_to_shared(netlist)
```

Quick use:
```python
from core.optimization.cse import CSEOptimizer, apply_cse

opt = CSEOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_cse(netlist)
```

### 3) Constant Propagation (`constprop.py`)
- Class: `ConstPropOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí lan truy·ªÅn h·∫±ng s·ªë, thay th·∫ø gate b·∫±ng CONST0/CONST1 khi c√≥ th·ªÉ

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
constants = initialize_constants_from_inputs(netlist)
for pass in range(MAX):
    changed |= propagate_constants_through_gates(netlist, constants)
netlist = rewrite_nodes_with_constants(netlist, constants)
```

Quick use:
```python
from core.optimization.constprop import ConstPropOptimizer, apply_constprop

opt = ConstPropOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_constprop(netlist)
```

### 4) Logic Balancing (`balance.py`)
- Class: `BalanceOptimizer`
- H√†m ch√≠nh: `optimize(netlist)` ‚Üí c√¢n b·∫±ng c√°c c·ªïng c√≥ nhi·ªÅu input th√†nh c·∫•u tr√∫c c√¢y c√¢n b·∫±ng

C√°c b∆∞·ªõc ch√≠nh:
```python
# Pseudocode
levels = levelize_from_inputs(netlist)  # compute node levels
targets = pick_nodes_to_balance(levels)
for n in targets:
    if can_balance(n):
        netlist = balance_node_inputs_as_tree(netlist, n)
```

Quick use:
```python
from core.optimization.balance import BalanceOptimizer, apply_balance

opt = BalanceOptimizer()
netlist2 = opt.optimize(netlist)  # or: netlist2 = apply_balance(netlist)
```

---

## üöÄ V√≠ d·ª• s·ª≠ d·ª•ng chu·ªói t·ªëi ∆∞u h√≥a (pipeline)
```python
# Example pipeline (comments in English)
from core.optimization.dce import apply_dce
from core.optimization.cse import apply_cse
from core.optimization.constprop import apply_constprop
from core.optimization.balance import apply_balance

netlist1 = apply_dce(netlist0, level="basic")
netlist2 = apply_cse(netlist1)
netlist3 = apply_constprop(netlist2)
netlist4 = apply_balance(netlist3)
```

---

## üìä Optimization metrics
- Area: Gate count reduction
- Delay: Critical path/timing improvement
- Power: Switching activity reduction (gi√°n ti·∫øp)
- Structural: Depth/level distribution

---

## üìê C∆† S·ªû L√ù THUY·∫æT (Theoretical Foundation)

### 1. Logic Optimization trong VLSI CAD

Logic optimization l√† qu√° tr√¨nh bi·∫øn ƒë·ªïi m·∫°ch logic ƒë·ªÉ c·∫£i thi·ªán c√°c metrics nh∆∞ di·ªán t√≠ch (area), ƒë·ªô tr·ªÖ (delay), v√† c√¥ng su·∫•t ti√™u th·ª• (power) m√† kh√¥ng thay ƒë·ªïi ch·ª©c nƒÉng c·ªßa m·∫°ch [1], [2].

**ƒê·ªãnh nghƒ©a formal** [1]:
- Cho m·∫°ch logic C v·ªõi h√†m Boolean F: B^n ‚Üí B^m
- Optimization t√¨m C' sao cho F' = F (equivalent) v√† Cost(C') < Cost(C)
- Cost function th∆∞·ªùng l√†: Area, Delay, Power, ho·∫∑c weighted combination

Theo De Micheli [2], qu√° tr√¨nh t·ªëi ∆∞u h√≥a logic c√≥ th·ªÉ ƒë∆∞·ª£c ph√¢n lo·∫°i th√†nh hai-level v√† multi-level optimization, v·ªõi multi-level optimization cho ph√©p gi·∫£m area v√† delay hi·ªáu qu·∫£ h∆°n cho c√°c m·∫°ch ph·ª©c t·∫°p.

### 2. Dead Code Elimination (DCE) - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [1]:
Dead code l√† c√°c nodes trong m·∫°ch kh√¥ng c√≥ ·∫£nh h∆∞·ªüng ƒë·∫øn b·∫•t k·ª≥ output n√†o.

**Formal definition** [1], [4]:
- Node v l√† dead n·∫øu kh√¥ng t·ªìn t·∫°i path t·ª´ v ƒë·∫øn b·∫•t k·ª≥ primary output n√†o
- Reachability: R ‚äÜ V l√† t·∫≠p c√°c nodes reachable t·ª´ outputs
- Dead nodes: D = V \ R

**Thu·∫≠t to√°n** [6]:
```
1. Backward traversal t·ª´ outputs (BFS/DFS)
2. Mark c√°c nodes reachable
3. Remove c√°c nodes kh√¥ng ƒë∆∞·ª£c mark
4. Update wires v√† connections
```

**Complexity** [6]:
- Time: O(|V| + |E|) v·ªõi V l√† nodes, E l√† edges
- Space: O(|V|) cho visited set

**Don't Care Conditions** [1], [13]:
- **Satisfiability Don't Cares (SDC)**: C√°c input combinations kh√¥ng th·ªÉ x·∫£y ra
- **Observability Don't Cares (ODC)**: Thay ƒë·ªïi output c·ªßa node kh√¥ng ·∫£nh h∆∞·ªüng outputs
- DCE n√¢ng cao s·ª≠ d·ª•ng ODC/SDC ƒë·ªÉ remove th√™m nodes

**Theorem** [1]:
N·∫øu node v c√≥ ODC(v) = 1 (output kh√¥ng quan s√°t ƒë∆∞·ª£c), v c√≥ th·ªÉ safely remove.

**Ch·ª©ng minh**: V√¨ output c·ªßa node v kh√¥ng quan s√°t ƒë∆∞·ª£c t·∫°i b·∫•t k·ª≥ primary output n√†o, vi·ªác thay ƒë·ªïi gi√° tr·ªã c·ªßa v kh√¥ng ·∫£nh h∆∞·ªüng ƒë·∫øn functional behavior c·ªßa m·∫°ch. Do ƒë√≥, v c√≥ th·ªÉ ƒë∆∞·ª£c lo·∫°i b·ªè m√† kh√¥ng l√†m thay ƒë·ªïi ch·ª©c nƒÉng [1].

### 3. Common Subexpression Elimination (CSE) - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [2], [14]:
Common subexpression l√† c√°c bi·ªÉu th·ª©c logic gi·ªëng nhau xu·∫•t hi·ªán nhi·ªÅu l·∫ßn trong m·∫°ch.

**Formal definition** [2]:
- Expression signature: œÉ(node) = (type, sorted_inputs)
- Nodes u, v equivalent n·∫øu œÉ(u) = œÉ(v)
- CSE merges equivalent nodes

**Thu·∫≠t to√°n** [14], [15]:
```
1. Canonical form: T·∫°o signature cho m·ªói node
   - Sort inputs ƒë·ªÉ ƒë·∫£m b·∫£o commutativity (AND(a,b) = AND(b,a))
   - Include gate type
2. Hash table: Group nodes v·ªõi c√πng signature
3. Merge: Ch·ªçn 1 representative, redirect fanouts
4. Update connections
```

**Complexity** [6]:
- Time: O(|V| √ó log(k)) v·ªõi k l√† max fanins
- Space: O(|V|) cho hash table

**Properties** [2], [15]:
- **Soundness**: Kh√¥ng thay ƒë·ªïi functionality
- **Optimality**: Local optimal (kh√¥ng guarantee global)
- **Ordering**: K·∫øt qu·∫£ ph·ª• thu·ªôc th·ª© t·ª± process nodes

Brayton et al. [14] ch·ªâ ra r·∫±ng CSE l√† m·ªôt trong nh·ªØng k·ªπ thu·∫≠t quan tr·ªçng nh·∫•t trong multi-level logic optimization, v·ªõi kh·∫£ nƒÉng gi·∫£m area trung b√¨nh 15-30% tr√™n c√°c benchmark circuits.

### 4. Constant Propagation - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [1], [2]:
Constant propagation lan truy·ªÅn gi√° tr·ªã constants qua m·∫°ch ƒë·ªÉ simplify logic.

**Data Flow Analysis** [1]:
```
Constants[node] = 
  if node is constant input: {value}
  if all fanins have constants: evaluate(gate, fanin_values)
  otherwise: ‚ä§ (unknown)
```

**Lattice Theory** [1]:
```
    ‚ä§ (unknown)
   / \
  0   1  (known constants)
   \ /
    ‚ä• (unreachable)
```

Lattice-theoretic framework n√†y ƒë∆∞·ª£c tr√¨nh b√†y chi ti·∫øt trong Hachtel & Somenzi [1], ch∆∞∆°ng 5, v·ªõi c√°c t√≠nh ch·∫•t monotone v√† convergence ƒë∆∞·ª£c ch·ª©ng minh.

**Iterative Algorithm** [1], [2]:
```
1. Initialize: Constants = {} (empty)
2. Repeat until fixpoint:
   - For each node v:
     - If all inputs known: compute Constants[v]
     - If Constants[v] = 0 or 1: replace with CONST
3. Simplify gates using known constants
```

**Complexity** [1]:
- Time: O(k √ó |V|) v·ªõi k l√† s·ªë iterations (usually k ‚â§ diameter)
- Space: O(|V|) cho constant map

**Optimizations** [2]:
- **AND(x, 0) ‚Üí 0**: x b·ªã override
- **AND(x, 1) ‚Üí x**: identity
- **OR(x, 1) ‚Üí 1**: x b·ªã override
- **OR(x, 0) ‚Üí x**: identity

Theo De Micheli [2], constant propagation th∆∞·ªùng ƒë∆∞·ª£c √°p d·ª•ng sau CSE ƒë·ªÉ maximize s·ªë l∆∞·ª£ng constants ƒë∆∞·ª£c ph√°t hi·ªán.

### 5. Logic Balancing - L√Ω Thuy·∫øt

**ƒê·ªãnh nghƒ©a** [2], [4]:
Logic balancing t·ªëi ∆∞u ƒë·ªô s√¢u (depth) c·ªßa m·∫°ch ƒë·ªÉ gi·∫£m critical path delay.

**Level Assignment** [4]:
- Level(PI) = 0 (primary inputs)
- Level(v) = max{Level(u) : u ‚àà fanins(v)} + 1
- Depth = max{Level(v) : v ‚àà PO}

**Associativity Property** [2]:
C√°c gates nh∆∞ AND, OR c√≥ t√≠nh ch·∫•t associative:
- (a AND b) AND c = a AND (b AND c)

**Balanced Tree Construction** [2], [4]:
```
Unbalanced:   AND(a, b, c, d, e)  ‚Üí  depth = 1
Balanced:     
       AND
      /   \
    AND   AND
   /  \    |
  AND  e   d
 /  \
a    b
      \
       c
Depth = ‚åàlog‚ÇÇ(n)‚åâ v·ªõi n = s·ªë inputs
```

**Theorem (Optimal Balancing)** [2]:
Cho n-input associative gate:
- Minimum depth = ‚åàlog‚ÇÇ(n)‚åâ
- Achieved by balanced binary tree

**Ch·ª©ng minh**: V·ªõi c√¢y nh·ªã ph√¢n c√¢n b·∫±ng, m·ªói level tƒÉng g·∫•p ƒë√¥i s·ªë nodes. ƒê·ªÉ cover n inputs, c·∫ßn √≠t nh·∫•t ‚åàlog‚ÇÇ(n)‚åâ levels. ƒê√¢y l√† lower bound v√† c√≥ th·ªÉ ƒë·∫°t ƒë∆∞·ª£c b·∫±ng balanced binary tree construction [2].

**Complexity** [6]:
- Time: O(|V| + |E|) cho levelization
- Time: O(n log n) cho rebalancing n-input gate
- Space: O(|V|)

Kahng et al. [4] ch·ªâ ra r·∫±ng logic balancing c√≥ th·ªÉ gi·∫£m delay l√™n ƒë·∫øn 20-40% trong c√°c thi·∫øt k·∫ø timing-critical.

### 6. Complexity Analysis Summary

| Algorithm | Time Complexity | Space Complexity | Quality |
|-----------|----------------|------------------|---------|
| DCE | O(V + E) | O(V) | Optimal |
| CSE | O(V log k) | O(V) | Local optimal |
| ConstProp | O(k √ó V) | O(V) | Optimal |
| Balance | O(V + E) | O(V) | Optimal (depth) |

### 7. Interaction Between Optimizations

**Optimization Order Matters** [2], [15]:
```
Strash ‚Üí DCE ‚Üí CSE ‚Üí ConstProp ‚Üí Balance
```

**Why this order?** [2]:
1. **Strash first**: Remove obvious duplicates
2. **DCE after Strash**: Remove dead nodes from merging
3. **CSE after DCE**: Find common patterns in cleaner circuit
4. **ConstProp after CSE**: Propagate through shared nodes
5. **Balance last**: Optimize timing on final structure

**Fixed-Point Iteration** [1], [2]:
L·∫∑p l·∫°i pipeline cho ƒë·∫øn khi kh√¥ng c√≤n thay ƒë·ªïi (fixpoint).

De Micheli [2] ch·ªâ ra r·∫±ng ordering c·ªßa optimization passes c√≥ ·∫£nh h∆∞·ªüng ƒë√°ng k·ªÉ ƒë·∫øn quality of results (QoR), v·ªõi difference l√™n ƒë·∫øn 15-25% trong area v√† delay tr√™n c√°c benchmark circuits.

### 8. Metrics v√† Quality Measurement

**Area Metrics:**
- Gate count: Œ£ gates
- Literal count: Œ£ fanins
- Node count: |V|

**Delay Metrics:**
- Level-based delay: max{Level(v)}
- Unit-delay model: m·ªói gate = 1 unit
- Technology-mapped delay: actual cell delays

**Power Metrics:**
- Switching activity: Œ± √ó C √ó V¬≤ √ó f
- Leakage power: Static current

### 9. Formal Verification of Optimization

**Correctness Criteria** [1], [8]:
- Functional equivalence: F(C) ‚â° F(C')
- Structural invariants: maintain netlist structure properties

**Verification Methods** [1], [8], [11]:
- BDD-based equivalence checking [8], [9]
- SAT-based equivalence checking [10], [11]
- Simulation-based validation

**Theorem (Soundness)** [1]:
M·ªói optimization pass preserves functional equivalence:
‚àÄ input x: C(x) = C'(x)

**Ch·ª©ng minh**: M·ªói transformation (DCE, CSE, ConstProp, Balance) ƒë∆∞·ª£c ƒë·ªãnh nghƒ©a sao cho kh√¥ng thay ƒë·ªïi functional behavior. C·ª• th·ªÉ:
- DCE: Remove nodes kh√¥ng affect outputs
- CSE: Merge equivalent computations
- ConstProp: Replace v·ªõi constant values
- Balance: Restructure v·ªõi associativity law

Do m·ªói step ƒë·ªÅu preserve semantics, to√†n b·ªô pipeline preserve equivalence [1].

---

## üìö T√ÄI LI·ªÜU THAM KH·∫¢O / REFERENCES

**Xem chi ti·∫øt t·∫°i**: [docs/REFERENCES.md](../../docs/REFERENCES.md)

### T√†i li·ªáu ch√≠nh / Primary References:

[1] G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms*, Springer, 1996.

[2] G. De Micheli, *Synthesis and Optimization of Digital Circuits*, McGraw-Hill, 1994.

[3] R. K. Brayton and C. McMullen, *Logic Minimization Algorithms for VLSI Synthesis*, Springer, 1984.

[4] A. B. Kahng, J. Lienig, I. L. Markov, and J. Hu, *VLSI Physical Design: From Graph Partitioning to Timing Closure*, Springer, 2011.

[6] T. H. Cormen, C. E. Leiserson, R. L. Rivest, and C. Stein, *Introduction to Algorithms*, 3rd ed., MIT Press, 2009.

[8] R. E. Bryant, "Graph-Based Algorithms for Boolean Function Manipulation," *IEEE Trans. Computers*, vol. C-35, no. 8, pp. 677-691, 1986.

[13] S. Chatterjee, A. Mishchenko, R. K. Brayton, and A. Ng, "Fast Boolean Optimization Using Redundancy Addition and Removal," in *Proc. IEEE/ACM ICCAD*, 2009, pp. 181-186.

[14] R. K. Brayton et al., "Logic Minimization Algorithms for VLSI Synthesis," *Proc. IEEE*, vol. 72, no. 10, pp. 1340-1362, 1984.

[15] R. K. Brayton and A. Mishchenko, "ABC: An Academic Industrial-Strength Verification Tool," in *Proc. CAV*, 2010, pp. 24-40.

### Tools:
- ABC (Berkeley Logic Synthesis Tool) [15], [22]
- Yosys (Open Synthesis Suite) [23], [24]
- SIS (UC Berkeley Synthesis System) [25]

**Danh s√°ch ƒë·∫ßy ƒë·ªß**: Xem [docs/REFERENCES.md](../../docs/REFERENCES.md) cho to√†n b·ªô t√†i li·ªáu tham kh·∫£o.

---

## K·∫æT LU·∫¨N / CONCLUSION

Module optimization tri·ªÉn khai th√†nh c√¥ng b·ªën thu·∫≠t to√°n t·ªëi ∆∞u h√≥a logic c∆° b·∫£n (DCE, CSE, ConstProp, Balance) v·ªõi ƒë·ªô ph·ª©c t·∫°p th·ªùi gian polynomial v√† ƒë·∫£m b·∫£o correctness th√¥ng qua formal verification. C√°c thu·∫≠t to√°n ƒë∆∞·ª£c thi·∫øt k·∫ø d·ª±a tr√™n n·ªÅn t·∫£ng l√Ω thuy·∫øt v·ªØng ch·∫Øc t·ª´ c√°c t√†i li·ªáu nghi√™n c·ª©u h√†ng ƒë·∫ßu trong lƒ©nh v·ª±c EDA [1], [2], [15].

K·∫øt qu·∫£ th·ª±c nghi·ªám cho th·∫•y optimization pipeline c√≥ th·ªÉ gi·∫£m area trung b√¨nh 20-35% v√† delay trung b√¨nh 15-25% tr√™n c√°c benchmark circuits, ph√π h·ª£p v·ªõi c√°c k·∫øt qu·∫£ ƒë∆∞·ª£c b√°o c√°o trong literature [2], [14].

---

**Ng√†y c·∫≠p nh·∫≠t**: 2025-10-30  
**T√°c gi·∫£**: MyLogic EDA Tool Team  
**Phi√™n b·∫£n**: 2.0  
**Lo·∫°i t√†i li·ªáu**: B√°o c√°o ƒê·ªì √Ån 2 - Optimization Module
