//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-32267302
// Cuda compilation tools, release 12.0, V12.0.140
// Based on NVVM 7.0.1
//

.version 8.0
.target sm_52
.address_size 64

	// .globl	unPivotVecKernel

.visible .entry unPivotVecKernel(
	.param .u64 unPivotVecKernel_param_0,
	.param .u32 unPivotVecKernel_param_1,
	.param .u64 unPivotVecKernel_param_2,
	.param .u32 unPivotVecKernel_param_3,
	.param .u32 unPivotVecKernel_param_4,
	.param .u32 unPivotVecKernel_param_5
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<71>;
	.reg .f64 	%fd<11>;
	.reg .b64 	%rd<37>;


	ld.param.u64 	%rd9, [unPivotVecKernel_param_0];
	ld.param.u32 	%r65, [unPivotVecKernel_param_1];
	ld.param.u64 	%rd10, [unPivotVecKernel_param_2];
	ld.param.u32 	%r35, [unPivotVecKernel_param_3];
	ld.param.u32 	%r37, [unPivotVecKernel_param_4];
	ld.param.u32 	%r36, [unPivotVecKernel_param_5];
	cvta.to.global.u64 	%rd1, %rd10;
	cvta.to.global.u64 	%rd2, %rd9;
	mov.u32 	%r38, %ntid.x;
	mov.u32 	%r39, %ctaid.x;
	mov.u32 	%r40, %tid.x;
	mad.lo.s32 	%r1, %r39, %r38, %r40;
	setp.ge.s32 	%p1, %r1, %r37;
	@%p1 bra 	$L__BB0_18;

	mul.lo.s32 	%r2, %r1, %r36;
	setp.lt.s32 	%p2, %r65, 1;
	@%p2 bra 	$L__BB0_18;

	not.b32 	%r41, %r65;
	max.s32 	%r42, %r41, -2;
	add.s32 	%r3, %r42, %r65;
	add.s32 	%r43, %r3, 2;
	and.b32  	%r64, %r43, 3;
	setp.eq.s32 	%p3, %r64, 0;
	@%p3 bra 	$L__BB0_7;

	add.s32 	%r44, %r65, %r2;
	mul.wide.s32 	%rd11, %r44, 4;
	add.s64 	%rd12, %rd2, %rd11;
	add.s64 	%rd35, %rd12, -4;
	add.s32 	%r45, %r65, -1;
	mad.lo.s32 	%r62, %r35, %r45, %r2;

$L__BB0_4:
	.pragma "nounroll";
	add.s32 	%r65, %r65, -1;
	ld.global.u32 	%r46, [%rd35];
	add.s32 	%r47, %r46, -1;
	mad.lo.s32 	%r10, %r47, %r35, %r2;
	setp.eq.s32 	%p4, %r62, %r10;
	@%p4 bra 	$L__BB0_6;

	mul.wide.s32 	%rd13, %r62, 8;
	add.s64 	%rd14, %rd1, %rd13;
	ld.global.f64 	%fd1, [%rd14];
	mul.wide.s32 	%rd15, %r10, 8;
	add.s64 	%rd16, %rd1, %rd15;
	ld.global.f64 	%fd2, [%rd16];
	st.global.f64 	[%rd14], %fd2;
	st.global.f64 	[%rd16], %fd1;

$L__BB0_6:
	add.s32 	%r64, %r64, -1;
	add.s64 	%rd35, %rd35, -4;
	sub.s32 	%r62, %r62, %r35;
	setp.ne.s32 	%p5, %r64, 0;
	@%p5 bra 	$L__BB0_4;

$L__BB0_7:
	add.s32 	%r48, %r3, 1;
	setp.lt.u32 	%p6, %r48, 3;
	@%p6 bra 	$L__BB0_18;

	add.s32 	%r70, %r65, 4;
	add.s32 	%r49, %r65, %r2;
	add.s32 	%r50, %r65, -2;
	mad.lo.s32 	%r69, %r35, %r50, %r2;
	shl.b32 	%r16, %r35, 2;
	add.s32 	%r51, %r65, -3;
	mad.lo.s32 	%r68, %r35, %r51, %r2;
	add.s32 	%r52, %r65, -4;
	mad.lo.s32 	%r67, %r35, %r52, %r2;
	add.s32 	%r53, %r65, -1;
	mad.lo.s32 	%r66, %r35, %r53, %r2;
	mul.wide.s32 	%rd17, %r49, 4;
	add.s64 	%rd18, %rd2, %rd17;
	add.s64 	%rd36, %rd18, -4;

$L__BB0_9:
	ld.global.u32 	%r54, [%rd36];
	add.s32 	%r55, %r54, -1;
	mad.lo.s32 	%r25, %r55, %r35, %r2;
	setp.eq.s32 	%p7, %r66, %r25;
	@%p7 bra 	$L__BB0_11;

	mul.wide.s32 	%rd19, %r66, 8;
	add.s64 	%rd20, %rd1, %rd19;
	ld.global.f64 	%fd3, [%rd20];
	mul.wide.s32 	%rd21, %r25, 8;
	add.s64 	%rd22, %rd1, %rd21;
	ld.global.f64 	%fd4, [%rd22];
	st.global.f64 	[%rd20], %fd4;
	st.global.f64 	[%rd22], %fd3;

$L__BB0_11:
	ld.global.u32 	%r56, [%rd36+-4];
	add.s32 	%r57, %r56, -1;
	mad.lo.s32 	%r26, %r57, %r35, %r2;
	setp.eq.s32 	%p8, %r69, %r26;
	@%p8 bra 	$L__BB0_13;

	mul.wide.s32 	%rd23, %r69, 8;
	add.s64 	%rd24, %rd1, %rd23;
	ld.global.f64 	%fd5, [%rd24];
	mul.wide.s32 	%rd25, %r26, 8;
	add.s64 	%rd26, %rd1, %rd25;
	ld.global.f64 	%fd6, [%rd26];
	st.global.f64 	[%rd24], %fd6;
	st.global.f64 	[%rd26], %fd5;

$L__BB0_13:
	ld.global.u32 	%r58, [%rd36+-8];
	add.s32 	%r59, %r58, -1;
	mad.lo.s32 	%r27, %r59, %r35, %r2;
	setp.eq.s32 	%p9, %r68, %r27;
	@%p9 bra 	$L__BB0_15;

	mul.wide.s32 	%rd27, %r68, 8;
	add.s64 	%rd28, %rd1, %rd27;
	ld.global.f64 	%fd7, [%rd28];
	mul.wide.s32 	%rd29, %r27, 8;
	add.s64 	%rd30, %rd1, %rd29;
	ld.global.f64 	%fd8, [%rd30];
	st.global.f64 	[%rd28], %fd8;
	st.global.f64 	[%rd30], %fd7;

$L__BB0_15:
	ld.global.u32 	%r60, [%rd36+-12];
	add.s32 	%r61, %r60, -1;
	mad.lo.s32 	%r28, %r61, %r35, %r2;
	setp.eq.s32 	%p10, %r67, %r28;
	@%p10 bra 	$L__BB0_17;

	mul.wide.s32 	%rd31, %r67, 8;
	add.s64 	%rd32, %rd1, %rd31;
	ld.global.f64 	%fd9, [%rd32];
	mul.wide.s32 	%rd33, %r28, 8;
	add.s64 	%rd34, %rd1, %rd33;
	ld.global.f64 	%fd10, [%rd34];
	st.global.f64 	[%rd32], %fd10;
	st.global.f64 	[%rd34], %fd9;

$L__BB0_17:
	add.s32 	%r70, %r70, -4;
	sub.s32 	%r69, %r69, %r16;
	sub.s32 	%r68, %r68, %r16;
	sub.s32 	%r67, %r67, %r16;
	sub.s32 	%r66, %r66, %r16;
	setp.gt.s32 	%p11, %r70, 4;
	add.s64 	%rd36, %rd36, -16;
	@%p11 bra 	$L__BB0_9;

$L__BB0_18:
	ret;

}

