Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri May  6 21:33:07 2022
| Host         : xsjl20357 running 64-bit CentOS Linux release 7.4.1708 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_2_wrapper_timing_summary_routed.rpt -pb design_2_wrapper_timing_summary_routed.pb -rpx design_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_2_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree                                              2           
LUTAR-1    Warning           LUT drives async reset alert                                       1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      6           
TIMING-30  Warning           Sub-optimal master source pin selection for generated clock        2           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  11          
XDCH-2     Warning           Same min and max delay values on IO port                           13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 3 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.903        0.000                      0                28258        0.011        0.000                      0                28258        3.750        0.000                       0                  9652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock            Waveform(ns)       Period(ns)      Frequency(MHz)
-----            ------------       ----------      --------------
clk_fpga_0       {0.000 5.000}      10.000          100.000         
  spi_clk        {0.000 10.000}     20.000          50.000          
    spi_clk_4    {0.000 20.000}     40.000          25.000          
      spi_clk_8  {0.000 40.000}     80.000          12.500          
  txclk          {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0             1.903        0.000                      0                27980        0.011        0.000                      0                27980        3.750        0.000                       0                  9513  
  spi_clk              5.016        0.000                      0                  103        0.183        0.000                      0                  103        9.500        0.000                       0                    55  
    spi_clk_4         38.263        0.000                      0                    1        0.474        0.000                      0                    1       19.500        0.000                       0                     1  
      spi_clk_8       78.761        0.000                      0                    1        0.292        0.000                      0                    1       39.500        0.000                       0                     1  
  txclk                7.072        0.000                      0                  159        0.077        0.000                      0                  159        9.020        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
spi_clk       clk_fpga_0          3.721        0.000                      0                   16        1.439        0.000                      0                   16  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               4.056        0.000                      0                   14        0.118        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    
(none)        txclk         clk_fpga_0    
(none)        clk_fpga_0    spi_clk       
(none)        clk_fpga_0    spi_clk_4     
(none)        clk_fpga_0    spi_clk_8     
(none)                      txclk         
(none)        clk_fpga_0    txclk         


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)        spi_clk                     
(none)        txclk                       
(none)                      spi_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.903ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.903ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/data_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 1.450ns (18.814%)  route 6.257ns (81.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=19, routed)          6.257    10.738    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/s_axi_ctrl_wdata[31]
    SLICE_X83Y43         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/data_r_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.562    12.741    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/s_axi_ctrl_aclk
    SLICE_X83Y43         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/data_r_reg[31]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X83Y43         FDRE (Setup_fdre_C_D)       -0.061    12.641    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.inst_static_router/inst_axi_ctrl_top/inst_axi_ctrl_write/data_r_reg[31]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.903    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.401ns  (logic 0.671ns (9.067%)  route 6.730ns (90.933%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          5.699     9.146    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X90Y7          LUT4 (Prop_lut4_I0_O)        0.153     9.299 r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_51_LOPT_REMAP/O
                         net (fo=1, routed)           1.031    10.330    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_50
    RAMB36_X5Y0          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.664    12.843    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y0          RAMB36E1                                     r  design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.115    12.958    
                         clock uncertainty           -0.154    12.804    
    RAMB36_X5Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.567    12.237    design_2_i/RX_BUFFER/blk_mem_1_even/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -10.330    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.692ns (24.068%)  route 5.338ns (75.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.648    10.061    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X62Y42         FDSE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    12.734    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X62Y42         FDSE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X62Y42         FDSE (Setup_fdse_C_S)       -0.726    11.969    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[16]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.908ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.692ns (24.068%)  route 5.338ns (75.932%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.648    10.061    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X62Y42         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    12.734    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X62Y42         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X62Y42         FDRE (Setup_fdre_C_R)       -0.726    11.969    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[18]
  -------------------------------------------------------------------
                         required time                         11.969    
                         arrival time                         -10.061    
  -------------------------------------------------------------------
                         slack                                  1.908    

Slack (MET) :             1.935ns  (required time - arrival time)
  Source:                 design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.861ns  (logic 1.119ns (16.310%)  route 5.742ns (83.690%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.642     2.936    design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X42Y82         FDRE                                         r  design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y82         FDRE (Prop_fdre_C_Q)         0.518     3.454 f  design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=55, routed)          1.940     5.394    design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X56Y54         LUT3 (Prop_lut3_I2_O)        0.119     5.513 f  design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.825     6.338    design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_2_n_0
    SLICE_X55Y54         LUT6 (Prop_lut6_I0_O)        0.332     6.670 f  design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=2, routed)           1.585     8.255    design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]
    SLICE_X40Y76         LUT2 (Prop_lut2_I1_O)        0.150     8.405 r  design_2_i/REGISTER_DEMUX/AXI_Register_Demux/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.392     9.797    design_2_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.562    12.742    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.085    11.732    design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  1.935    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.615ns  (logic 1.450ns (19.042%)  route 6.165ns (80.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[10])
                                                      1.450     4.481 r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[10]
                         net (fo=20, routed)          6.165    10.645    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_wdata[10]
    SLICE_X57Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.549    12.729    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X57Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]/C
                         clock pessimism              0.115    12.843    
                         clock uncertainty           -0.154    12.689    
    SLICE_X57Y35         FDRE (Setup_fdre_C_D)       -0.095    12.594    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_length_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                         -10.645    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.692ns (24.092%)  route 5.331ns (75.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.641    10.054    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.556    12.736    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X61Y43         FDRE (Setup_fdre_C_R)       -0.631    12.065    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.692ns (24.092%)  route 5.331ns (75.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.641    10.054    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.556    12.736    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X61Y43         FDRE (Setup_fdre_C_R)       -0.631    12.065    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.692ns (24.092%)  route 5.331ns (75.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.641    10.054    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.556    12.736    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X61Y43         FDRE (Setup_fdre_C_R)       -0.631    12.065    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[20]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.011    

Slack (MET) :             2.011ns  (required time - arrival time)
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.023ns  (logic 1.692ns (24.092%)  route 5.331ns (75.908%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.737     3.031    design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[20])
                                                      1.450     4.481 f  design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[20]
                         net (fo=22, routed)          4.132     8.612    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_wdata[20]
    SLICE_X66Y43         LUT5 (Prop_lut5_I0_O)        0.124     8.736 f  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i[23]_i_2/O
                         net (fo=4, routed)           0.559     9.295    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i_reg[23]
    SLICE_X61Y43         LUT3 (Prop_lut3_I0_O)        0.118     9.413 r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/dmacr_i[23]_i_1__0/O
                         net (fo=8, routed)           0.641    10.054    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/SS[0]
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.556    12.736    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X61Y43         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism              0.115    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X61Y43         FDRE (Setup_fdre_C_R)       -0.631    12.065    design_2_i/DMA/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.065    
                         arrival time                         -10.054    
  -------------------------------------------------------------------
                         slack                                  2.011    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.832%)  route 0.204ns (59.168%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X53Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.204     1.235    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[32]
    SLICE_X48Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X48Y34         FDRE (Hold_fdre_C_D)         0.070     1.224    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.116%)  route 0.177ns (51.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.563     0.899    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[5]/Q
                         net (fo=1, routed)           0.177     1.239    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[4]
    SLICE_X38Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X38Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.063     1.224    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.939%)  route 0.218ns (57.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.558     0.894    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y44         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[16]/Q
                         net (fo=1, routed)           0.218     1.275    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[16]
    SLICE_X46Y44         SRL16E                                       r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.829     1.195    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X46Y44         SRL16E                                       r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4/CLK
                         clock pessimism             -0.035     1.160    
    SLICE_X46Y44         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.254    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.366%)  route 0.158ns (51.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X50Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y35         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[15]/Q
                         net (fo=1, routed)           0.158     1.196    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[15]
    SLICE_X48Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.824     1.190    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X48Y35         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y35         FDRE (Hold_fdre_C_D)         0.013     1.168    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.448%)  route 0.216ns (60.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X51Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[35]/Q
                         net (fo=1, routed)           0.216     1.247    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[28]
    SLICE_X44Y32         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.821     1.187    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X44Y32         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X44Y32         FDRE (Hold_fdre_C_D)         0.066     1.218    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.000%)  route 0.200ns (55.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.563     0.899    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X38Y49         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[1]/Q
                         net (fo=1, routed)           0.200     1.263    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[0]
    SLICE_X39Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X39Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.070     1.231    design_2_i/DMA/axi_smc/inst/switchboards/aw_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.200%)  route 0.219ns (60.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X53Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[42]/Q
                         net (fo=1, routed)           0.219     1.249    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[35]
    SLICE_X46Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X46Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.063     1.217    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.710%)  route 0.223ns (61.290%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.554     0.890    design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X52Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y34         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_2_i/DMA/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/Q
                         net (fo=1, routed)           0.223     1.254    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/D[37]
    SLICE_X47Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.823     1.189    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X47Y34         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X47Y34         FDRE (Hold_fdre_C_D)         0.066     1.220    design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.148ns (37.925%)  route 0.242ns (62.075%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.563     0.899    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X46Y48         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y48         FDRE (Prop_fdre_C_Q)         0.148     1.047 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i_reg[1085]/Q
                         net (fo=1, routed)           0.242     1.289    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/DIB0
    SLICE_X46Y52         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/WCLK
    SLICE_X46Y52         RAMD32                                       r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
                         clock pessimism             -0.030     1.161    
    SLICE_X46Y52         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     1.254    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.141ns (40.763%)  route 0.205ns (59.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.562     0.898    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/aclk
    SLICE_X48Y47         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1082]/Q
                         net (fo=2, routed)           0.205     1.243    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/Q[24]
    SLICE_X45Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.825     1.191    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/aclk
    SLICE_X45Y50         FDRE                                         r  design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.046     1.207    design_2_i/DMA/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer_reg[1082]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y7   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y31  design_2_i/DMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.016ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.183ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_DN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        9.048ns  (logic 3.284ns (36.300%)  route 5.764ns (63.700%))
  Logic Levels:           2  (LUT2=1 OBUFT=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 23.153 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y55         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y55         FDPE (Prop_fdpe_C_Q)         0.518     7.842 r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=40, routed)          0.720     8.562    design_2_i/SPI/SPI_ip_0/inst/cur_state[0]
    SLICE_X82Y55         LUT2 (Prop_lut2_I0_O)        0.124     8.686 f  design_2_i/SPI/SPI_ip_0/inst/spi_oen_INST_0/O
                         net (fo=17, routed)          5.043    13.729    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/T
    A19                  OBUFT (TriStatE_obuft_T_O)
                                                      2.642    16.372 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    16.372    SPI_DN
    A19                                                               r  SPI_DN (INOUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.390    23.542    
                         clock uncertainty           -0.154    23.388    
                         output delay                -2.000    21.388    
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -16.372    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.053ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_CSN
                            (output port clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        9.012ns  (logic 3.507ns (38.920%)  route 5.504ns (61.080%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.153ns = ( 23.153 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y56         FDCE (Prop_fdce_C_Q)         0.518     7.842 f  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=10, routed)          0.544     8.386    design_2_i/SPI/SPI_ip_0/inst/cur_state[1]
    SLICE_X82Y56         LUT2 (Prop_lut2_I0_O)        0.148     8.534 r  design_2_i/SPI/SPI_ip_0/inst/SPI_CS_INST_0/O
                         net (fo=1, routed)           4.960    13.494    SPI_CSN_OBUF
    A17                  OBUF (Prop_obuf_I_O)         2.841    16.335 r  SPI_CSN_OBUF_inst/O
                         net (fo=0)                   0.000    16.335    SPI_CSN
    A17                                                               r  SPI_CSN (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         clock pessimism              0.390    23.542    
                         clock uncertainty           -0.154    23.388    
                         output delay                -2.000    21.388    
  -------------------------------------------------------------------
                         required time                         21.388    
                         arrival time                         -16.335    
  -------------------------------------------------------------------
                         slack                                  5.053    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.102ns (30.518%)  route 2.509ns (69.482%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.976    10.935    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.412    26.692    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.102ns (30.518%)  route 2.509ns (69.482%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.976    10.935    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.412    26.692    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.102ns (30.518%)  route 2.509ns (69.482%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.976    10.935    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.412    26.692    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.102ns (30.518%)  route 2.509ns (69.482%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.976    10.935    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.412    26.692    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.611ns  (logic 1.102ns (30.518%)  route 2.509ns (69.482%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.976    10.935    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X67Y55         FDCE (Setup_fdce_C_CE)      -0.412    26.692    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         26.692    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.102ns (30.941%)  route 2.460ns (69.059%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.927    10.885    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X66Y54         FDCE (Setup_fdce_C_CE)      -0.376    26.728    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.728    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.102ns (30.941%)  route 2.460ns (69.059%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.927    10.885    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X66Y54         FDCE (Setup_fdce_C_CE)      -0.376    26.728    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         26.728    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 15.842    

Slack (MET) :             15.842ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (spi_clk rise@20.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        3.562ns  (logic 1.102ns (30.941%)  route 2.460ns (69.059%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns = ( 26.448 - 20.000 ) 
    Source Clock Delay      (SCD):    7.324ns
    Clock Pessimism Removal (CPR):    0.810ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.724     7.324    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.419     7.743 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/Q
                         net (fo=3, routed)           0.688     8.431    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]
    SLICE_X81Y55         LUT5 (Prop_lut5_I0_O)        0.322     8.753 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5/O
                         net (fo=3, routed)           0.845     9.598    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_5_n_0
    SLICE_X82Y55         LUT3 (Prop_lut3_I0_O)        0.361     9.959 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1/O
                         net (fo=29, routed)          0.927    10.885    design_2_i/SPI/SPI_ip_0/inst/shift_reg[23]_i_1_n_0
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)   20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    22.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    23.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038    24.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100    24.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522    24.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544    26.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/C
                         clock pessimism              0.810    27.258    
                         clock uncertainty           -0.154    27.104    
    SLICE_X66Y54         FDCE (Setup_fdce_C_CE)      -0.376    26.728    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         26.728    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 15.842    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.189ns (57.243%)  route 0.141ns (42.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.716ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.141     2.585 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/Q
                         net (fo=1, routed)           0.141     2.726    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][21]
    SLICE_X66Y54         LUT3 (Prop_lut3_I2_O)        0.048     2.774 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.774    design_2_i/SPI/SPI_ip_0/inst/shift_reg[22]
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/C
                         clock pessimism             -0.716     2.460    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.131     2.591    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.229ns (72.882%)  route 0.085ns (27.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.128     2.572 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/Q
                         net (fo=1, routed)           0.085     2.657    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][20]
    SLICE_X67Y55         LUT3 (Prop_lut3_I2_O)        0.101     2.758 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     2.758    design_2_i/SPI/SPI_ip_0/inst/shift_reg[21]
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X67Y55         FDCE (Hold_fdce_C_D)         0.105     2.549    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           2.758    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     2.585 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.116     2.701    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[0]
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.047     2.491    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.491    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.233%)  route 0.163ns (46.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.719ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.585     2.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X83Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDCE (Prop_fdce_C_Q)         0.141     2.589 f  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/Q
                         net (fo=3, routed)           0.163     2.752    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[3]
    SLICE_X82Y55         LUT6 (Prop_lut6_I0_O)        0.045     2.797 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/FSM_sequential_cur_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.797    design_2_i/SPI/SPI_ip_0/inst/nxt_state[0]
    SLICE_X82Y55         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.854     3.180    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y55         FDPE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
                         clock pessimism             -0.719     2.461    
    SLICE_X82Y55         FDPE (Hold_fdpe_C_D)         0.120     2.581    design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.797    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y54         FDCE (Prop_fdce_C_Q)         0.148     2.592 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.093     2.685    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][2]
    SLICE_X66Y54         LUT3 (Prop_lut3_I2_O)        0.099     2.784 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.784    design_2_i/SPI/SPI_ip_0/inst/shift_reg[3]
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X66Y54         FDCE (Hold_fdce_C_D)         0.121     2.565    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.565    
                         arrival time                           2.784    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y56         FDCE (Prop_fdce_C_Q)         0.128     2.572 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/Q
                         net (fo=1, routed)           0.086     2.657    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][12]
    SLICE_X65Y56         LUT3 (Prop_lut3_I2_O)        0.098     2.755 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     2.755    design_2_i/SPI/SPI_ip_0/inst/shift_reg[13]
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X65Y56         FDCE (Hold_fdce_C_D)         0.092     2.536    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDCE (Prop_fdce_C_Q)         0.128     2.572 r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/Q
                         net (fo=1, routed)           0.086     2.657    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg_reg[23][18]
    SLICE_X67Y55         LUT3 (Prop_lut3_I2_O)        0.098     2.755 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.755    design_2_i/SPI/SPI_ip_0/inst/shift_reg[19]
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X67Y55         FDCE (Hold_fdce_C_D)         0.092     2.536    design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.536    
                         arrival time                           2.755    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.227ns (69.852%)  route 0.098ns (30.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.585     2.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X83Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y55         FDCE (Prop_fdce_C_Q)         0.128     2.576 r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/Q
                         net (fo=4, routed)           0.098     2.674    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count_reg[1]
    SLICE_X83Y55         LUT6 (Prop_lut6_I3_O)        0.099     2.773 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/read_count[3]_i_2/O
                         net (fo=1, routed)           0.000     2.773    design_2_i/SPI/SPI_ip_0/inst/p_0_in__0[3]
    SLICE_X83Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.854     3.180    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X83Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
                         clock pessimism             -0.732     2.448    
    SLICE_X83Y55         FDCE (Hold_fdce_C_D)         0.092     2.540    design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.540    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.232ns (66.934%)  route 0.115ns (33.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.180ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.585     2.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y55         FDCE (Prop_fdce_C_Q)         0.128     2.576 r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/Q
                         net (fo=5, routed)           0.115     2.690    design_2_i/SPI/SPI_ip_0/inst/shift_count[1]
    SLICE_X81Y55         LUT5 (Prop_lut5_I3_O)        0.104     2.794 r  design_2_i/SPI/SPI_ip_0/inst/shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000     2.794    design_2_i/SPI/SPI_ip_0/inst/shift_count[3]_i_1_n_0
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.854     3.180    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C
                         clock pessimism             -0.732     2.448    
    SLICE_X81Y55         FDCE (Hold_fdce_C_D)         0.107     2.555    design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.128ns (48.591%)  route 0.135ns (51.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.732ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.128     2.572 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.135     2.707    design_2_i/SPI/SPI_ip_0/inst/spi_rdata[8]
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                         clock pessimism             -0.732     2.444    
    SLICE_X65Y54         FDCE (Hold_fdce_C_D)         0.023     2.467    design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.467    
                         arrival time                           2.707    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk_div2 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X82Y55   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X82Y56   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X81Y55   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X81Y55   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X81Y55   design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X82Y55   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X82Y55   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y56   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y56   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X82Y55   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         10.000      9.500      SLICE_X82Y55   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y56   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X82Y56   design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X83Y55   design_2_i/SPI/SPI_ip_0/inst/read_count_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_4
  To Clock:  spi_clk_4

Setup :            0  Failing Endpoints,  Worst Slack       38.263ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.263ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (spi_clk_4 rise@40.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.580ns (35.974%)  route 1.032ns (64.026%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 44.324 - 40.000 ) 
    Source Clock Delay      (SCD):    4.922ns
    Clock Pessimism Removal (CPR):    0.598ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.561     4.103    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.456     4.559 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.363     4.922    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.378 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           1.032     6.410    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X57Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.534 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     6.534    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    41.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    42.735    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    43.153 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.485    43.638    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.367    44.005 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.320    44.324    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism              0.598    44.922    
                         clock uncertainty           -0.154    44.767    
    SLICE_X57Y47         FDCE (Setup_fdce_C_D)        0.029    44.796    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         44.796    
                         arrival time                          -6.534    
  -------------------------------------------------------------------
                         slack                                 38.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             spi_clk_4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_4 rise@0.000ns - spi_clk_4 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.905%)  route 0.379ns (67.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.609ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.228     1.312    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.157     1.609    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141     1.750 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.379     2.129    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8
    SLICE_X57Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.174 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0/O
                         net (fo=1, routed)           0.000     2.174    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_i_1__0_n_0
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.261     1.684    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.175     1.859 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.178     2.037    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
                         clock pessimism             -0.427     1.609    
    SLICE_X57Y47         FDCE (Hold_fdce_C_D)         0.091     1.700    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.474    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div4 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         40.000      39.000     SLICE_X57Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X57Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X57Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X57Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         20.000      19.500     SLICE_X57Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk_8
  To Clock:  spi_clk_8

Setup :            0  Failing Endpoints,  Worst Slack       78.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.292ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.761ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (spi_clk_8 rise@80.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.580ns (52.053%)  route 0.534ns (47.947%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 85.177 - 80.000 ) 
    Source Clock Delay      (SCD):    5.940ns
    Clock Pessimism Removal (CPR):    0.763ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.561     4.103    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.456     4.559 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.363     4.922    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.456     5.378 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.562     5.940    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.456     6.396 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.534     6.930    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X56Y47         LUT1 (Prop_lut1_I0_O)        0.124     7.054 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     7.054    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    81.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    82.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418    83.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.485    83.638    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.367    84.005 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.320    84.324    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.367    84.691 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.486    85.177    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism              0.763    85.940    
                         clock uncertainty           -0.154    85.786    
    SLICE_X56Y47         FDCE (Setup_fdce_C_D)        0.029    85.815    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         85.815    
                         arrival time                          -7.054    
  -------------------------------------------------------------------
                         slack                                 78.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             spi_clk_8
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spi_clk_8 rise@0.000ns - spi_clk_8 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.533%)  route 0.197ns (51.466%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    1.979ns
    Clock Pessimism Removal (CPR):    0.495ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.228     1.312    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.141     1.453 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.157     1.609    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.141     1.750 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.229     1.979    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.141     2.120 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/Q
                         net (fo=3, routed)           0.197     2.318    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div16
    SLICE_X56Y47         LUT1 (Prop_lut1_I0_O)        0.045     2.363 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2/O
                         net (fo=1, routed)           0.000     2.363    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_i_1__2_n_0
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.261     1.684    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.175     1.859 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.178     2.037    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.175     2.212 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.262     2.474    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
                         clock pessimism             -0.495     1.979    
    SLICE_X56Y47         FDCE (Hold_fdce_C_D)         0.091     2.070    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spi_clk_8
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div8 }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         80.000      79.000     SLICE_X56Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X56Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X56Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X56Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         40.000      39.500     SLICE_X56Y47  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  txclk
  To Clock:  txclk

Setup :            0  Failing Endpoints,  Worst Slack        7.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.072ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED7
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        7.364ns  (logic 4.093ns (55.579%)  route 3.271ns (44.421%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.419    10.185 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           3.271    13.456    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.674    17.130 r  LED7_OBUF_inst/O
                         net (fo=0)                   0.000    17.130    LED7
    U14                                                               r  LED7 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -17.130    
  -------------------------------------------------------------------
                         slack                                  7.072    

Slack (MET) :             8.577ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED4
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.860ns  (logic 4.186ns (71.437%)  route 1.674ns (28.563%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.478    10.244 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.674    11.917    lopt_2
    V22                  OBUF (Prop_obuf_I_O)         3.708    15.625 r  LED4_OBUF_inst/O
                         net (fo=0)                   0.000    15.625    LED4
    V22                                                               r  LED4 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -15.625    
  -------------------------------------------------------------------
                         slack                                  8.577    

Slack (MET) :             8.587ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED5
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 4.181ns (71.473%)  route 1.669ns (28.527%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.478    10.244 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.669    11.912    lopt_3
    W22                  OBUF (Prop_obuf_I_O)         3.703    15.615 r  LED5_OBUF_inst/O
                         net (fo=0)                   0.000    15.615    LED5
    W22                                                               r  LED5 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -15.615    
  -------------------------------------------------------------------
                         slack                                  8.587    

Slack (MET) :             8.608ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED6
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.828ns  (logic 3.968ns (68.090%)  route 1.860ns (31.910%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456    10.222 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.860    12.081    lopt_4
    U19                  OBUF (Prop_obuf_I_O)         3.512    15.594 r  LED6_OBUF_inst/O
                         net (fo=0)                   0.000    15.594    LED6
    U19                                                               r  LED6 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -15.594    
  -------------------------------------------------------------------
                         slack                                  8.608    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED3
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.760ns  (logic 4.048ns (70.275%)  route 1.712ns (29.725%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X112Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y43        FDRE (Prop_fdre_C_Q)         0.518    10.284 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.712    11.996    lopt_1
    U21                  OBUF (Prop_obuf_I_O)         3.530    15.526 r  LED3_OBUF_inst/O
                         net (fo=0)                   0.000    15.526    LED3
    U21                                                               r  LED3 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -15.526    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             8.781ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            LED2
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        5.655ns  (logic 3.987ns (70.504%)  route 1.668ns (29.496%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 24.531 - 20.000 ) 
    Source Clock Delay      (SCD):    9.766ns
    Clock Pessimism Removal (CPR):    1.826ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.879     9.766    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.456    10.222 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.668    11.890    lopt
    U22                  OBUF (Prop_obuf_I_O)         3.531    15.421 r  LED2_OBUF_inst/O
                         net (fo=0)                   0.000    15.421    LED2
    U22                                                               r  LED2 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         clock pessimism              1.826    26.356    
                         clock uncertainty           -0.154    26.202    
                         output delay                -2.000    24.202    
  -------------------------------------------------------------------
                         required time                         24.202    
                         arrival time                         -15.421    
  -------------------------------------------------------------------
                         slack                                  8.781    

Slack (MET) :             15.305ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.890ns (19.369%)  route 3.705ns (80.631%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.556ns = ( 27.556 - 20.000 ) 
    Source Clock Delay      (SCD):    9.763ns
    Clock Pessimism Removal (CPR):    2.183ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.876     9.763    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y39        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y39        FDRE (Prop_fdre_C_Q)         0.518    10.281 f  design_2_i/led_driver_0/inst/micro_count_reg[6]/Q
                         net (fo=2, routed)           1.010    11.291    design_2_i/led_driver_0/inst/micro_count[6]
    SLICE_X108Y39        LUT4 (Prop_lut4_I2_O)        0.124    11.415 r  design_2_i/led_driver_0/inst/micro_count[31]_i_8/O
                         net (fo=1, routed)           0.777    12.192    design_2_i/led_driver_0/inst/micro_count[31]_i_8_n_0
    SLICE_X108Y38        LUT5 (Prop_lut5_I4_O)        0.124    12.316 r  design_2_i/led_driver_0/inst/micro_count[31]_i_4/O
                         net (fo=32, routed)          1.917    14.234    design_2_i/led_driver_0/inst/micro_count[31]_i_4_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I2_O)        0.124    14.358 r  design_2_i/led_driver_0/inst/micro_count[29]_i_1/O
                         net (fo=1, routed)           0.000    14.358    design_2_i/led_driver_0/inst/micro_count_0[29]
    SLICE_X108Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.237    25.768    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.859 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.697    27.556    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[29]/C
                         clock pessimism              2.183    29.740    
                         clock uncertainty           -0.154    29.586    
    SLICE_X108Y45        FDRE (Setup_fdre_C_D)        0.077    29.663    design_2_i/led_driver_0/inst/micro_count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.663    
                         arrival time                         -14.358    
  -------------------------------------------------------------------
                         slack                                 15.305    

Slack (MET) :             15.308ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.590ns  (logic 0.890ns (19.390%)  route 3.700ns (80.610%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.554ns = ( 27.554 - 20.000 ) 
    Source Clock Delay      (SCD):    9.765ns
    Clock Pessimism Removal (CPR):    2.183ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.878     9.765    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y44        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518    10.283 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.946    11.229    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y47        LUT4 (Prop_lut4_I1_O)        0.124    11.353 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.757    12.110    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X108Y44        LUT5 (Prop_lut5_I4_O)        0.124    12.234 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          1.997    14.231    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X108Y40        LUT5 (Prop_lut5_I1_O)        0.124    14.355 r  design_2_i/led_driver_0/inst/micro_count[9]_i_1/O
                         net (fo=1, routed)           0.000    14.355    design_2_i/led_driver_0/inst/micro_count_0[9]
    SLICE_X108Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.237    25.768    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.859 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.695    27.554    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y40        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[9]/C
                         clock pessimism              2.183    29.738    
                         clock uncertainty           -0.154    29.584    
    SLICE_X108Y40        FDRE (Setup_fdre_C_D)        0.079    29.663    design_2_i/led_driver_0/inst/micro_count_reg[9]
  -------------------------------------------------------------------
                         required time                         29.663    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                 15.308    

Slack (MET) :             15.312ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.890ns (19.401%)  route 3.697ns (80.599%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.556ns = ( 27.556 - 20.000 ) 
    Source Clock Delay      (SCD):    9.765ns
    Clock Pessimism Removal (CPR):    2.183ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.878     9.765    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y44        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y44        FDRE (Prop_fdre_C_Q)         0.518    10.283 r  design_2_i/led_driver_0/inst/micro_count_reg[28]/Q
                         net (fo=2, routed)           0.946    11.229    design_2_i/led_driver_0/inst/micro_count[28]
    SLICE_X108Y47        LUT4 (Prop_lut4_I1_O)        0.124    11.353 r  design_2_i/led_driver_0/inst/micro_count[31]_i_7/O
                         net (fo=1, routed)           0.757    12.110    design_2_i/led_driver_0/inst/micro_count[31]_i_7_n_0
    SLICE_X108Y44        LUT5 (Prop_lut5_I4_O)        0.124    12.234 r  design_2_i/led_driver_0/inst/micro_count[31]_i_3/O
                         net (fo=32, routed)          1.994    14.228    design_2_i/led_driver_0/inst/micro_count[31]_i_3_n_0
    SLICE_X108Y43        LUT5 (Prop_lut5_I1_O)        0.124    14.352 r  design_2_i/led_driver_0/inst/micro_count[23]_i_1/O
                         net (fo=1, routed)           0.000    14.352    design_2_i/led_driver_0/inst/micro_count_0[23]
    SLICE_X108Y43        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.237    25.768    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.859 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.697    27.556    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y43        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[23]/C
                         clock pessimism              2.183    29.740    
                         clock uncertainty           -0.154    29.586    
    SLICE_X108Y43        FDRE (Setup_fdre_C_D)        0.079    29.665    design_2_i/led_driver_0/inst/micro_count_reg[23]
  -------------------------------------------------------------------
                         required time                         29.665    
                         arrival time                         -14.352    
  -------------------------------------------------------------------
                         slack                                 15.312    

Slack (MET) :             15.317ns  (required time - arrival time)
  Source:                 design_2_i/led_driver_0/inst/micro_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/micro_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (txclk rise@20.000ns - txclk rise@0.000ns)
  Data Path Delay:        4.587ns  (logic 0.890ns (19.403%)  route 3.697ns (80.597%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.556ns = ( 27.556 - 20.000 ) 
    Source Clock Delay      (SCD):    9.763ns
    Clock Pessimism Removal (CPR):    2.183ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710     3.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274     4.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124     4.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     4.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214     5.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531     5.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691     6.356 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429     7.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     7.887 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.876     9.763    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y39        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y39        FDRE (Prop_fdre_C_Q)         0.518    10.281 f  design_2_i/led_driver_0/inst/micro_count_reg[6]/Q
                         net (fo=2, routed)           1.010    11.291    design_2_i/led_driver_0/inst/micro_count[6]
    SLICE_X108Y39        LUT4 (Prop_lut4_I2_O)        0.124    11.415 r  design_2_i/led_driver_0/inst/micro_count[31]_i_8/O
                         net (fo=1, routed)           0.777    12.192    design_2_i/led_driver_0/inst/micro_count[31]_i_8_n_0
    SLICE_X108Y38        LUT5 (Prop_lut5_I4_O)        0.124    12.316 r  design_2_i/led_driver_0/inst/micro_count[31]_i_4/O
                         net (fo=32, routed)          1.909    14.226    design_2_i/led_driver_0/inst/micro_count[31]_i_4_n_0
    SLICE_X108Y45        LUT5 (Prop_lut5_I2_O)        0.124    14.350 r  design_2_i/led_driver_0/inst/micro_count[30]_i_1/O
                         net (fo=1, routed)           0.000    14.350    design_2_i/led_driver_0/inst/micro_count_0[30]
    SLICE_X108Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070    23.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100    23.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000    23.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168    23.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455    23.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558    24.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.237    25.768    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.859 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.697    27.556    design_2_i/led_driver_0/inst/clk
    SLICE_X108Y45        FDRE                                         r  design_2_i/led_driver_0/inst/micro_count_reg[30]/C
                         clock pessimism              2.183    29.740    
                         clock uncertainty           -0.154    29.586    
    SLICE_X108Y45        FDRE (Setup_fdre_C_D)        0.081    29.667    design_2_i/led_driver_0/inst/micro_count_reg[30]
  -------------------------------------------------------------------
                         required time                         29.667    
                         arrival time                         -14.350    
  -------------------------------------------------------------------
                         slack                                 15.317    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.029%)  route 0.286ns (66.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    1.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.637     2.947    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     3.088 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.286     3.374    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_3_in6_in
    SLICE_X110Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.912     4.276    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
                         clock pessimism             -1.053     3.223    
    SLICE_X110Y48        FDRE (Hold_fdre_C_D)         0.075     3.298    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.298    
                         arrival time                           3.374    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.186ns (38.067%)  route 0.303ns (61.933%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    1.053ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.637     2.947    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     3.088 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=2, routed)           0.303     3.391    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_out
    SLICE_X110Y48        LUT5 (Prop_lut5_I3_O)        0.045     3.436 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     3.436    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X110Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.912     4.276    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X110Y48        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -1.053     3.223    
    SLICE_X110Y48        FDRE (Hold_fdre_C_D)         0.091     3.314    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -3.314    
                         arrival time                           3.436    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.271ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    1.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.637     2.947    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y54        FDRE (Prop_fdre_C_Q)         0.141     3.088 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065     3.154    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.907     4.271    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.323     2.947    
    SLICE_X106Y54        FDRE (Hold_fdre_C_D)         0.075     3.022    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.022    
                         arrival time                           3.154    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/clk_div_s_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.640     2.950    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y43        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y43        FDRE (Prop_fdre_C_Q)         0.141     3.091 r  design_2_i/led_driver_0/inst/clk_div_reg/Q
                         net (fo=3, routed)           0.089     3.180    design_2_i/led_driver_0/inst/clk_div_reg_n_0
    SLICE_X110Y43        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.911     4.275    design_2_i/led_driver_0/inst/clk
    SLICE_X110Y43        FDRE                                         r  design_2_i/led_driver_0/inst/clk_div_s_reg/C
                         clock pessimism             -1.324     2.950    
    SLICE_X110Y43        FDRE (Hold_fdre_C_D)         0.075     3.025    design_2_i/led_driver_0/inst/clk_div_s_reg
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.639     2.949    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDRE (Prop_fdre_C_Q)         0.164     3.113 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056     3.169    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.910     4.274    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -1.324     2.949    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.060     3.009    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                         -3.009    
                         arrival time                           3.169    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.639     2.949    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDRE (Prop_fdre_C_Q)         0.164     3.113 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.067     3.180    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/p_1_in
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.910     4.274    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                         clock pessimism             -1.324     2.949    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.064     3.013    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.180    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.640     2.950    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.141     3.091 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[5]/Q
                         net (fo=2, routed)           0.113     3.204    design_2_i/led_driver_0/inst/D[5]
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.911     4.275    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
                         clock pessimism             -1.324     2.950    
    SLICE_X113Y43        FDRE (Hold_fdre_C_D)         0.075     3.025    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.025    
                         arrival time                           3.204    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.065%)  route 0.057ns (18.935%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.639     2.949    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y46        FDRE (Prop_fdre_C_Q)         0.148     3.097 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/Q
                         net (fo=1, routed)           0.057     3.155    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_lpf[0]
    SLICE_X108Y46        LUT5 (Prop_lut5_I4_O)        0.098     3.253 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     3.253    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.910     4.274    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/slowest_sync_clk
    SLICE_X108Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -1.324     2.949    
    SLICE_X108Y46        FDRE (Hold_fdre_C_D)         0.121     3.070    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.253    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_2_i/RESETS/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.451%)  route 0.107ns (36.549%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.274ns
    Source Clock Delay      (SCD):    2.949ns
    Clock Pessimism Removal (CPR):    1.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.639     2.949    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X106Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y46        FDRE (Prop_fdre_C_Q)         0.141     3.090 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/SEQ_COUNTER/q_int_reg[5]/Q
                         net (fo=3, routed)           0.107     3.198    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/seq_cnt[5]
    SLICE_X107Y46        LUT4 (Prop_lut4_I2_O)        0.045     3.243 r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec[0]_i_1/O
                         net (fo=1, routed)           0.000     3.243    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/p_3_out[0]
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.910     4.274    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/slowest_sync_clk
    SLICE_X107Y46        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]/C
                         clock pessimism             -1.311     2.962    
    SLICE_X107Y46        FDRE (Hold_fdre_C_D)         0.092     3.054    design_2_i/RESETS/txclk_reset_domain/U0/SEQ/pr_dec_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.054    
                         arrival time                           3.243    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             txclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (txclk rise@0.000ns - txclk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.275ns
    Source Clock Delay      (SCD):    2.950ns
    Clock Pessimism Removal (CPR):    1.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.640     2.950    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDRE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y43        FDRE (Prop_fdre_C_Q)         0.128     3.078 r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[6]/Q
                         net (fo=1, routed)           0.054     3.133    design_2_i/led_driver_0/inst/D[0]
    SLICE_X113Y43        FDSE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.911     4.275    design_2_i/led_driver_0/inst/clk
    SLICE_X113Y43        FDSE                                         r  design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]/C
                         clock pessimism             -1.324     2.950    
    SLICE_X113Y43        FDSE (Hold_fdse_C_D)        -0.008     2.942    design_2_i/led_driver_0/inst/FSM_onehot_cur_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.942    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txclk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X109Y48  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[1].exr_lpf_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/EXT_LPF[3].exr_lpf_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X110Y48  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/lpf_exr_reg/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y47  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y47  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y48  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y48  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y47  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X108Y47  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y48  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X109Y48  design_2_i/RESETS/txclk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[1].asr_lpf_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         10.000      9.500      SLICE_X108Y46  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/AUX_LPF[3].asr_lpf_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  spi_clk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.721ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.439ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.721ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.580ns (33.712%)  route 1.140ns (66.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.456     7.774 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[3]/Q
                         net (fo=2, routed)           1.140     8.914    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[3]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.124     9.038 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     9.038    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)        0.079    12.760    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.038    
  -------------------------------------------------------------------
                         slack                                  3.721    

Slack (MET) :             3.729ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.718ns (43.154%)  route 0.946ns (56.846%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.419     7.737 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[4]/Q
                         net (fo=2, routed)           0.946     8.682    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[4]
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.299     8.981 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     8.981    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.542    12.721    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X67Y52         FDRE (Setup_fdre_C_D)        0.029    12.711    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  3.729    

Slack (MET) :             3.829ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.563ns  (logic 0.580ns (37.112%)  route 0.983ns (62.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.717     7.317    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456     7.773 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[10]/Q
                         net (fo=2, routed)           0.983     8.756    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[10]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.880 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     8.880    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.540    12.719    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.029    12.709    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.709    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.829    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.715ns (46.393%)  route 0.826ns (53.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.419     7.737 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[8]/Q
                         net (fo=2, routed)           0.826     8.563    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[8]
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.296     8.859 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     8.859    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.031    12.712    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.853ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.541ns  (logic 0.716ns (46.459%)  route 0.825ns (53.541%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.419     7.737 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[9]/Q
                         net (fo=2, routed)           0.825     8.562    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[9]
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.297     8.859 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     8.859    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.031    12.712    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.712    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                  3.853    

Slack (MET) :             3.896ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.544ns  (logic 0.580ns (37.570%)  route 0.964ns (62.430%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.456     7.774 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.964     8.737    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.861 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     8.861    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)        0.077    12.758    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.861    
  -------------------------------------------------------------------
                         slack                                  3.896    

Slack (MET) :             3.907ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.580ns (39.024%)  route 0.906ns (60.976%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.717     7.317    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y58         FDCE (Prop_fdce_C_Q)         0.456     7.773 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[11]/Q
                         net (fo=2, routed)           0.906     8.679    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[11]
    SLICE_X64Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.803 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     8.803    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X64Y55         FDRE (Setup_fdre_C_D)        0.029    12.710    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                          -8.803    
  -------------------------------------------------------------------
                         slack                                  3.907    

Slack (MET) :             3.981ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 0.642ns (45.443%)  route 0.771ns (54.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns = ( 12.721 - 10.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.719     7.319    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y52         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDCE (Prop_fdce_C_Q)         0.518     7.837 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.771     8.607    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.731 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     8.731    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.542    12.721    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.115    12.836    
                         clock uncertainty           -0.154    12.682    
    SLICE_X67Y52         FDRE (Setup_fdre_C_D)        0.031    12.713    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  3.981    

Slack (MET) :             3.982ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.462ns  (logic 0.580ns (39.681%)  route 0.882ns (60.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.718     7.318    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.456     7.774 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.882     8.655    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.779 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     8.779    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.541    12.720    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.115    12.835    
                         clock uncertainty           -0.154    12.681    
    SLICE_X66Y53         FDRE (Setup_fdre_C_D)        0.081    12.762    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                          -8.779    
  -------------------------------------------------------------------
                         slack                                  3.982    

Slack (MET) :             4.109ns  (required time - arrival time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        1.285ns  (logic 0.580ns (45.130%)  route 0.705ns (54.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    7.317ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730     3.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518     3.542 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.241     4.783    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.124     4.907 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.591     5.499    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.600 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.717     7.317    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X64Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.456     7.773 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.705     8.478    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.602 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     8.602    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.540    12.719    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.115    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)        0.031    12.711    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  4.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.439ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.138%)  route 0.113ns (37.862%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.443    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X64Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[14]/Q
                         net (fo=2, routed)           0.113     2.697    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[14]
    SLICE_X66Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.742 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000     2.742    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[14]
    SLICE_X66Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.847     1.213    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X66Y57         FDRE (Hold_fdre_C_D)         0.120     1.303    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  1.439    

Slack (MET) :             1.490ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.209ns (64.898%)  route 0.113ns (35.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.582     2.445    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y52         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDCE (Prop_fdce_C_Q)         0.164     2.609 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/Q
                         net (fo=2, routed)           0.113     2.722    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[5]
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.767 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     2.767    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.849     1.215    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.092     1.277    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.493ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.563%)  route 0.168ns (47.437%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     2.585 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/Q
                         net (fo=2, routed)           0.168     2.753    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[0]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.798 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     2.798    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.848     1.214    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X66Y53         FDRE (Hold_fdre_C_D)         0.121     1.305    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.798    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.526ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.582     2.445    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y52         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDCE (Prop_fdce_C_Q)         0.164     2.609 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[7]/Q
                         net (fo=2, routed)           0.149     2.758    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[7]
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.803 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     2.803    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.849     1.215    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.092     1.277    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.803    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.569ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.384%)  route 0.215ns (53.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.443    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X64Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[15]/Q
                         net (fo=1, routed)           0.215     2.799    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[15]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.844 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     2.844    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.847     1.213    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.092     1.275    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  1.569    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.933%)  route 0.228ns (55.067%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.443    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X64Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[12]/Q
                         net (fo=2, routed)           0.228     2.812    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[12]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.857 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     2.857    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[12]
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.847     1.213    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.092     1.275    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.857    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.589ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.161%)  route 0.235ns (55.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.580     2.443    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X64Y58         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y58         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[13]/Q
                         net (fo=2, routed)           0.235     2.819    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[13]
    SLICE_X64Y57         LUT6 (Prop_lut6_I0_O)        0.045     2.864 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     2.864    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.847     1.213    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y57         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism             -0.030     1.183    
    SLICE_X64Y57         FDRE (Hold_fdre_C_D)         0.092     1.275    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  1.589    

Slack (MET) :             1.639ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.209ns (44.397%)  route 0.262ns (55.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    2.445ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.582     2.445    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y52         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y52         FDCE (Prop_fdce_C_Q)         0.164     2.609 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[6]/Q
                         net (fo=2, routed)           0.262     2.871    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[6]
    SLICE_X67Y52         LUT6 (Prop_lut6_I0_O)        0.045     2.916 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     2.916    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.849     1.215    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y52         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X67Y52         FDRE (Hold_fdre_C_D)         0.092     1.277    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.639    

Slack (MET) :             1.647ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.186ns (36.639%)  route 0.322ns (63.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     2.585 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[2]/Q
                         net (fo=2, routed)           0.322     2.907    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[2]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.952 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     2.952    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.848     1.214    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X66Y53         FDRE (Hold_fdre_C_D)         0.121     1.305    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           2.952    
  -------------------------------------------------------------------
                         slack                                  1.647    

Slack (MET) :             1.658ns  (arrival time - required time)
  Source:                 design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - spi_clk rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.922%)  route 0.332ns (64.078%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.495     1.579    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.045     1.624 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.213     1.837    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.863 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.581     2.444    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDCE (Prop_fdce_C_Q)         0.141     2.585 r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[1]/Q
                         net (fo=2, routed)           0.332     2.917    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[15]_0[1]
    SLICE_X66Y53         LUT6 (Prop_lut6_I0_O)        0.045     2.962 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     2.962    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.848     1.214    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X66Y53         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X66Y53         FDRE (Hold_fdre_C_D)         0.120     1.304    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           2.962    
  -------------------------------------------------------------------
                         slack                                  1.658    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.037%)  route 4.692ns (87.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         2.318     8.263    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526    12.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y76         FDCE (Recov_fdce_C_CLR)     -0.361    12.319    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.037%)  route 4.692ns (87.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         2.318     8.263    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526    12.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y76         FDCE (Recov_fdce_C_CLR)     -0.361    12.319    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  4.056    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.037%)  route 4.692ns (87.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         2.318     8.263    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526    12.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.361    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.037%)  route 4.692ns (87.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         2.318     8.263    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526    12.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.361    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.098ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 0.642ns (12.037%)  route 4.692ns (87.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         2.318     8.263    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.526    12.705    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]/C
                         clock pessimism              0.129    12.834    
                         clock uncertainty           -0.154    12.680    
    SLICE_X66Y76         FDCE (Recov_fdce_C_CLR)     -0.319    12.361    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.361    
                         arrival time                          -8.263    
  -------------------------------------------------------------------
                         slack                                  4.098    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.076ns  (logic 0.642ns (12.649%)  route 4.434ns (87.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.193     8.005    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg_0
    SLICE_X58Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555    12.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/C
                         clock pessimism              0.115    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X58Y47         FDCE (Recov_fdce_C_CLR)     -0.319    12.376    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -8.005    
  -------------------------------------------------------------------
                         slack                                  4.372    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.642ns (13.878%)  route 3.984ns (86.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.610     7.555    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.536    12.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.642ns (13.878%)  route 3.984ns (86.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.610     7.555    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.536    12.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.642ns (13.878%)  route 3.984ns (86.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.610     7.555    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.536    12.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  4.729    

Slack (MET) :             4.729ns  (required time - arrival time)
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.626ns  (logic 0.642ns (13.878%)  route 3.984ns (86.122%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          2.374     5.821    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/rst_n
    SLICE_X60Y51         LUT2 (Prop_lut2_I1_O)        0.124     5.945 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         1.610     7.555    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.536    12.715    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X63Y62         FDCE (Recov_fdce_C_CLR)     -0.405    12.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.285    
                         arrival time                          -7.555    
  -------------------------------------------------------------------
                         slack                                  4.729    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.037ns  (logic 0.226ns (21.801%)  route 0.811ns (78.199%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.854ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.554     1.952    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_5
    SLICE_X62Y61         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.123     1.489    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.056     1.545 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.545    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.078     1.623 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     1.854    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/C
                         clock pessimism             -0.030     1.824    
    SLICE_X62Y61         FDCE (Remov_fdce_C_CLR)      0.011     1.835    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X62Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X62Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X62Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X62Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X62Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X62Y62         FDCE (Remov_fdce_C_CLR)     -0.067     0.879    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.879    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X63Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X63Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X63Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.226ns (20.327%)  route 0.886ns (79.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.629     2.027    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[6]_0
    SLICE_X63Y62         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.844     1.210    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X63Y62         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]/C
                         clock pessimism             -0.264     0.946    
    SLICE_X63Y62         FDCE (Remov_fdce_C_CLR)     -0.092     0.854    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.854    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.092%)  route 1.178ns (83.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.922     2.320    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                         clock pessimism             -0.264     0.935    
    SLICE_X66Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.404ns  (logic 0.226ns (16.092%)  route 1.178ns (83.908%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.580     0.916    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y51         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y51         FDRE (Prop_fdre_C_Q)         0.128     1.044 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q
                         net (fo=2, routed)           0.257     1.300    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[31]
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.098     1.398 f  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/Q_i_2/O
                         net (fo=172, routed)         0.922     2.320    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg_0
    SLICE_X66Y76         FDCE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.833     1.199    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]/C
                         clock pessimism             -0.264     0.935    
    SLICE_X66Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.868    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/r_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           2.320    
  -------------------------------------------------------------------
                         slack                                  1.452    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.387ns  (logic 0.124ns (5.194%)  route 2.263ns (94.806%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.830     1.830    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.124     1.954 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.433     2.387    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.465     2.644    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.923ns  (logic 0.045ns (4.873%)  route 0.878ns (95.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.743     0.743    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X37Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.788 r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.135     0.923    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X37Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.811     1.177    design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X37Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.479ns  (logic 0.518ns (7.995%)  route 5.961ns (92.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          5.961     9.408    design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/axi_resetn
    SLICE_X57Y32         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.546     2.725    design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/s_axi_lite_aclk
    SLICE_X57Y32         FDRE                                         r  design_2_i/DMA/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.407ns  (logic 0.634ns (9.895%)  route 5.773ns (90.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 f  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          5.300     8.747    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X10Y27         LUT1 (Prop_lut1_I0_O)        0.116     8.863 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.474     9.336    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X9Y27          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.566     2.745    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X9Y27          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.815%)  route 4.329ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.942     7.509    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.633 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.020    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.815%)  route 4.329ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.942     7.509    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.633 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.020    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.580ns (11.815%)  route 4.329ns (88.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.942     7.509    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X47Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.633 f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.387     8.020    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X47Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X47Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 0.609ns (13.276%)  route 3.978ns (86.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     7.009    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.162 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.698    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.479     2.658    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 0.609ns (13.276%)  route 3.978ns (86.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     7.009    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.162 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.698    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.479     2.658    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.587ns  (logic 0.609ns (13.276%)  route 3.978ns (86.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     7.009    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.153     7.162 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.536     7.698    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y55         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.479     2.658    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y55         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.862%)  route 3.929ns (87.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     7.009    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.133 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.487     7.620    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y58         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y58         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.509ns  (logic 0.580ns (12.862%)  route 3.929ns (87.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    3.111ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.817     3.111    design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X7Y25          FDRE                                         r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.456     3.567 r  design_2_i/DMA/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     7.009    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X40Y55         LUT1 (Prop_lut1_I0_O)        0.124     7.133 f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.487     7.620    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X40Y58         FDCE                                         f  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.478     2.657    design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X40Y58         FDCE                                         r  design_2_i/DMA/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.227ns  (logic 0.128ns (56.286%)  route 0.099ns (43.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.574     0.910    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X71Y24         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.099     1.137    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X71Y24         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.838     1.204    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X71Y24         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.696%)  route 0.122ns (46.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.294ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.575     0.911    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X74Y24         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y24         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.122     1.173    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X74Y24         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X74Y24         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.492%)  route 0.116ns (41.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.575     0.911    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/s_axi_ctrl_aclk
    SLICE_X62Y27         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.164     1.075 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.inst_static_router/inst_start_router_config/ctrl_soft_reset_r_reg/Q
                         net (fo=1, routed)           0.116     1.191    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/src_in
    SLICE_X62Y27         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/dest_clk
    SLICE_X62Y27         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_rst_synch/inst_xpm_cdc_single/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.253%)  route 0.151ns (51.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X67Y25         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.151     1.200    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X66Y25         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.837     1.203    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X66Y25         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.129%)  route 0.123ns (42.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.583     0.919    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X82Y32         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y32         FDRE (Prop_fdre_C_Q)         0.164     1.082 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.123     1.206    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X82Y33         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.851     1.217    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X82Y33         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.386%)  route 0.163ns (53.614%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.576     0.912    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X79Y23         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y23         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.163     1.215    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X78Y23         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X78Y23         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.009%)  route 0.203ns (58.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.574     0.910    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X71Y24         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y24         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.203     1.253    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X71Y27         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.841     1.207    design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X71Y27         FDRE                                         r  design_2_i/LOOP1/axis_switch_0/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.159%)  route 0.260ns (64.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X67Y25         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y25         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.260     1.309    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X68Y26         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X68Y26         FDRE                                         r  design_2_i/LOOP1/axis_switch_1/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.440%)  route 0.294ns (67.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.576     0.912    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_clk
    SLICE_X79Y23         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y23         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/dest_req_ff_reg/Q
                         net (fo=2, routed)           0.294     1.346    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/src_in
    SLICE_X80Y26         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.842     1.208    design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/dest_clk
    SLICE_X80Y26         FDRE                                         r  design_2_i/LOOP2/axis_switch_2/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_dest2src_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.605ns  (logic 0.141ns (23.308%)  route 0.464ns (76.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.583     0.919    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_clk
    SLICE_X83Y32         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/src_sendd_ff_reg/Q
                         net (fo=2, routed)           0.464     1.523    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/src_in
    SLICE_X82Y32         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.850     1.216    design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/dest_clk
    SLICE_X82Y32         FDRE                                         r  design_2_i/LOOP2/axis_switch_3/inst/gen_static_router.gen_synch.inst_cdc_handshake/inst_xpm_cdc_handshake/xpm_cdc_single_src2dest_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  clk_fpga_0

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.036ns  (logic 0.253ns (4.192%)  route 5.783ns (95.808%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.600    22.392    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y15         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.552     2.731    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[18]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.253ns (4.291%)  route 5.643ns (95.709%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.460    22.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y16         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.551     2.730    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y16         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[22]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.253ns (4.291%)  route 5.643ns (95.709%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.460    22.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y16         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.551     2.730    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y16         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[23]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[37]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.253ns (4.291%)  route 5.643ns (95.709%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.460    22.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y16         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[37]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.551     2.730    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y16         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[37]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[38]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.253ns (4.291%)  route 5.643ns (95.709%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.460    22.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y16         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[38]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.551     2.730    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y16         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[38]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[39]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 0.253ns (4.291%)  route 5.643ns (95.709%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.730ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.460    22.252    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X69Y16         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[39]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.551     2.730    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X69Y16         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[39]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 0.253ns (4.328%)  route 5.593ns (95.673%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.411    22.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X68Y15         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.552     2.731    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X68Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[19]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 0.253ns (4.328%)  route 5.593ns (95.673%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.411    22.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X68Y15         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.552     2.731    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X68Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[20]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[35]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 0.253ns (4.328%)  route 5.593ns (95.673%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.411    22.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X68Y15         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[35]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.552     2.731    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X68Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[35]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.846ns  (logic 0.253ns (4.328%)  route 5.593ns (95.673%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -3.625ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.731ns
    Source Clock Delay      (SCD):    6.356ns = ( 16.356 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.753    20.640    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y21         LUT2 (Prop_lut2_I0_O)        0.152    20.792 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/serial_in_reg[47]_i_1/O
                         net (fo=54, routed)          1.411    22.202    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/p_9_in
    SLICE_X68Y15         FDRE                                         f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.552     2.731    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X68Y15         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/serial_in_reg_reg[36]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.408ns  (logic 0.072ns (5.114%)  route 1.336ns (94.886%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.721     3.032    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.046     3.078 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/txclk_s_i_1/O
                         net (fo=1, routed)           0.000     3.078    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2_n_15
    SLICE_X64Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X64Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/txclk_s_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.507ns  (logic 0.120ns (7.961%)  route 1.387ns (92.039%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.024 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_3/O
                         net (fo=8, routed)           0.105     3.129    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[2]_0
    SLICE_X59Y22         LUT5 (Prop_lut5_I1_O)        0.049     3.178 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr[1]_i_1/O
                         net (fo=1, routed)           0.000     3.178    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr[1]_i_1_n_0
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.074ns (4.771%)  route 1.477ns (95.229%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.074ns (4.771%)  route 1.477ns (95.229%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.074ns (4.771%)  route 1.477ns (95.229%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.074ns (4.771%)  route 1.477ns (95.229%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X60Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qfull_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.551ns  (logic 0.074ns (4.771%)  route 1.477ns (95.229%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.221    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qfull_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qfull_reg/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.074ns (4.769%)  route 1.478ns (95.231%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.222    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.552ns  (logic 0.074ns (4.769%)  route 1.478ns (95.231%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        -0.465ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT5 (Prop_lut5_I0_O)        0.048     3.027 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_1/O
                         net (fo=7, routed)           0.195     3.222    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/E[0]
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.839     1.205    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X59Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/rptr_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.568ns  (logic 0.116ns (7.397%)  route 1.452ns (92.603%))
  Logic Levels:           3  (BUFG=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.464ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    1.670ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.668     2.979    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X59Y22         LUT3 (Prop_lut3_I0_O)        0.045     3.024 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/fill[2]_i_3/O
                         net (fo=8, routed)           0.170     3.193    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/fill_reg[2]_0
    SLICE_X60Y22         LUT6 (Prop_lut6_I4_O)        0.045     3.238 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_i_1/O
                         net (fo=1, routed)           0.000     3.238    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty3_out
    SLICE_X60Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.840     1.206    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/clk
    SLICE_X60Y22         FDSE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/u_tx_buff_in/qempty_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.472ns  (logic 0.642ns (11.733%)  route 4.830ns (88.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.589     8.401    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X82Y56         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.549     6.453    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/FSM_sequential_cur_state_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.472ns  (logic 0.642ns (11.733%)  route 4.830ns (88.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.589     8.401    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X82Y56         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.549     6.453    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_s_reg/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.472ns  (logic 0.642ns (11.733%)  route 4.830ns (88.267%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.524ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.589     8.401    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X82Y56         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.549     6.453    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X82Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_start_ss_reg/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[0]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[1]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[2]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[3]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_count_reg[4]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.393ns  (logic 0.642ns (11.905%)  route 4.751ns (88.095%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.523ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.510     8.322    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X81Y55         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.548     6.452    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X81Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[23]/C

Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/CLR
                            (recovery check against rising-edge clock spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.351ns  (logic 0.642ns (11.999%)  route 4.709ns (88.001%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.520ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.449ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.468     8.280    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst_n_1
    SLICE_X66Y52         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.545     6.449    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y52         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.344ns  (logic 0.189ns (54.893%)  route 0.155ns (45.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=2, routed)           0.155     1.211    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X66Y55         LUT3 (Prop_lut3_I0_O)        0.048     1.259 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.259    design_2_i/SPI/SPI_ip_0/inst/shift_reg[16]
    SLICE_X66Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[16]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.372ns  (logic 0.230ns (61.757%)  route 0.142ns (38.243%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X64Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[6]/Q
                         net (fo=2, routed)           0.142     1.185    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[6]
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.102     1.287 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_2_i/SPI/SPI_ip_0/inst/shift_reg[6]
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.024%)  route 0.201ns (51.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[2]/Q
                         net (fo=2, routed)           0.201     1.257    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[2]
    SLICE_X67Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.302 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.302    design_2_i/SPI/SPI_ip_0/inst/shift_reg[18]
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[18]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.406ns  (logic 0.224ns (55.198%)  route 0.182ns (44.802%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[6]/Q
                         net (fo=2, routed)           0.182     1.224    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[6]
    SLICE_X66Y54         LUT3 (Prop_lut3_I0_O)        0.096     1.320 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     1.320    design_2_i/SPI/SPI_ip_0/inst/shift_reg[22]
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[22]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.183ns (44.648%)  route 0.227ns (55.352%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X63Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[9]/Q
                         net (fo=2, routed)           0.227     1.282    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[9]
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.042     1.324 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.324    design_2_i/SPI/SPI_ip_0/inst/shift_reg[9]
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[9]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.003%)  route 0.227ns (54.997%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[3]/Q
                         net (fo=2, routed)           0.227     1.283    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[3]
    SLICE_X67Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_2_i/SPI/SPI_ip_0/inst/shift_reg[19]
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[19]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.190ns (44.320%)  route 0.239ns (55.680%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X63Y56         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[12]/Q
                         net (fo=2, routed)           0.239     1.294    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[12]
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.049     1.343 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.343    design_2_i/SPI/SPI_ip_0/inst/shift_reg[12]
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[12]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.227ns (51.754%)  route 0.212ns (48.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X67Y54         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y54         FDRE (Prop_fdre_C_Q)         0.128     1.043 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1_reg[4]/Q
                         net (fo=2, routed)           0.212     1.254    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg1[4]
    SLICE_X67Y55         LUT3 (Prop_lut3_I0_O)        0.099     1.353 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.353    design_2_i/SPI/SPI_ip_0/inst/shift_reg[20]
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X67Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[20]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.188ns (42.770%)  route 0.252ns (57.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X63Y55         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y55         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[8]/Q
                         net (fo=2, routed)           0.252     1.307    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[8]
    SLICE_X66Y55         LUT3 (Prop_lut3_I0_O)        0.047     1.354 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_2_i/SPI/SPI_ip_0/inst/shift_reg[8]
    SLICE_X66Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X66Y55         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.961%)  route 0.268ns (59.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.579     0.915    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk
    SLICE_X63Y56         FDRE                                         r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2_reg[14]/Q
                         net (fo=2, routed)           0.268     1.324    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/slv_reg2[14]
    SLICE_X65Y56         LUT3 (Prop_lut3_I0_O)        0.045     1.369 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.369    design_2_i/SPI/SPI_ip_0/inst/shift_reg[14]
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y56         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/shift_reg_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_4

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.394ns  (logic 0.642ns (11.903%)  route 4.752ns (88.097%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.511     8.323    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X57Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.485     3.638    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.367     4.005 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.320     4.324    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.302ns  (logic 0.209ns (9.081%)  route 2.093ns (90.919%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.548     0.884    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.400     2.447    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.492 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.693     3.185    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg_0
    SLICE_X57Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_4 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.261     1.684    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.175     1.859 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.178     2.037    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  spi_clk_8

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (recovery check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.398ns  (logic 0.642ns (11.894%)  route 4.756ns (88.106%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns
    Source Clock Delay      (SCD):    2.929ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.635     2.929    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.518     3.447 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          3.241     6.688    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.124     6.812 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         1.515     8.327    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X56Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.485     3.638    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.367     4.005 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.320     4.324    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.367     4.691 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.486     5.177    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
                            (removal check against rising-edge clock spi_clk_8  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.306ns  (logic 0.209ns (9.064%)  route 2.097ns (90.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.590ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.474ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.548     0.884    design_2_i/RESETS/clk_reset_domain/U0/slowest_sync_clk
    SLICE_X32Y77         FDRE                                         r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_2_i/RESETS/clk_reset_domain/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=73, routed)          1.400     2.447    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/rstn
    SLICE_X65Y58         LUT1 (Prop_lut1_I0_O)        0.045     2.492 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_4/O
                         net (fo=195, routed)         0.697     3.189    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg_0
    SLICE_X56Y47         FDCE                                         f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk_8 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.261     1.684    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/clk_div2
    SLICE_X59Y47         FDCE (Prop_fdce_C_Q)         0.175     1.859 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv4/Q_reg/Q
                         net (fo=4, routed)           0.178     2.037    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/clk_div4
    SLICE_X57Y47         FDCE (Prop_fdce_C_Q)         0.175     2.212 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv8/Q_reg/Q
                         net (fo=4, routed)           0.262     2.474    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/clk_div8
    SLICE_X56Y47         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv16/Q_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  txclk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.080ns  (logic 0.124ns (3.039%)  route 3.956ns (96.961%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           3.956     3.956    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y54        LUT1 (Prop_lut1_I0_O)        0.124     4.080 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     4.080    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        2.070     3.250    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.100     3.350 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     3.350    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.168     3.518 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.455     3.973    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.558     4.531 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.237     5.768    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.859 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          1.686     7.545    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.846ns  (logic 0.045ns (2.437%)  route 1.801ns (97.563%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_2_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.801     1.801    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X106Y54        LUT1 (Prop_lut1_I0_O)        0.045     1.846 r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.846    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.846     1.212    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.204     1.416 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           0.573     1.989    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.056     2.045 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000     2.045    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.080     2.125 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.231     2.356    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.282     2.638 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.696     3.335    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     3.364 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.907     4.271    design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X106Y54        FDRE                                         r  design_2_i/RESETS/txclk_reset_domain/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  txclk

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.460ns  (logic 3.563ns (31.091%)  route 7.897ns (68.909%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.005ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.711     3.005    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X61Y24         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.456     3.461 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg[2]/Q
                         net (fo=5, routed)           1.106     4.567    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/free_48_count_reg_n_0_[2]
    SLICE_X61Y24         LUT5 (Prop_lut5_I2_O)        0.154     4.721 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_2/O
                         net (fo=1, routed)           0.493     5.214    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_2_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I3_O)        0.327     5.541 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=2, routed)           6.298    11.839    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         2.626    14.465 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000    14.465    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.067ns  (logic 4.342ns (39.230%)  route 6.725ns (60.770%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.015ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.721     3.015    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X89Y23         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y23         FDRE (Prop_fdre_C_Q)         0.456     3.471 r  design_2_i/RX_BUFFER/RxFIFO/inst/rd_ptr_reg_reg[1]/Q
                         net (fo=6, routed)           1.116     4.587    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/out[1]
    SLICE_X90Y24         LUT4 (Prop_lut4_I0_O)        0.124     4.711 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_3/O
                         net (fo=1, routed)           0.835     5.546    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_3_n_0
    SLICE_X91Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.670 r  design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst/rxfifo_full_INST_0_i_1/O
                         net (fo=4, routed)           1.816     7.486    design_2_i/RX_BUFFER/RxFIFO/inst/axis_stream_fifo_v1_0_S00_AXI_inst_n_32
    SLICE_X77Y44         LUT2 (Prop_lut2_I0_O)        0.124     7.610 r  design_2_i/RX_BUFFER/RxFIFO/inst/rxfifo_full_INST_0/O
                         net (fo=1, routed)           2.959    10.568    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    14.082 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000    14.082    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.663ns  (logic 3.230ns (30.294%)  route 7.433ns (69.706%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -3.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    3.027ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.733     3.027    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X64Y49         FDRE                                         r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.456     3.483 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg2_reg[0]/Q
                         net (fo=4, routed)           1.816     5.299    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_0[0]
    SLICE_X62Y25         LUT3 (Prop_lut3_I1_O)        0.124     5.423 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           5.617    11.040    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         2.650    13.690 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000    13.690    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 4.330ns (45.079%)  route 5.276ns (54.921%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.648     2.942    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X44Y25         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=8, routed)           1.663     5.061    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[1]
    SLICE_X63Y39         LUT2 (Prop_lut2_I0_O)        0.150     5.211 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=5, routed)           3.612     8.824    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.724    12.548 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000    12.548    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED1
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.401ns (48.301%)  route 1.499ns (51.699%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.918ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.582     0.918    design_2_i/RX_BUFFER/RxFIFO/inst/clk
    SLICE_X74Y32         FDRE                                         r  design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y32         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  design_2_i/RX_BUFFER/RxFIFO/inst/full_reg/Q
                         net (fo=10, routed)          0.529     1.587    design_2_i/RX_BUFFER/RxFIFO/inst/full
    SLICE_X77Y44         LUT2 (Prop_lut2_I1_O)        0.045     1.632 r  design_2_i/RX_BUFFER/RxFIFO/inst/rxfifo_full_INST_0/O
                         net (fo=1, routed)           0.971     2.603    LED1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.818 r  LED1_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    LED1
    T21                                                               r  LED1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED0
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.474ns (44.184%)  route 1.862ns (55.816%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.549     0.885    design_2_i/TX_BUFFER/TxFIFO/inst/clk
    SLICE_X44Y25         FDRE                                         r  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y25         FDRE (Prop_fdre_C_Q)         0.141     1.026 f  design_2_i/TX_BUFFER/TxFIFO/inst/FSM_sequential_cur_state_reg[0]/Q
                         net (fo=7, routed)           0.616     1.642    design_2_i/TX_BUFFER/TxFIFO/inst/cur_state[0]
    SLICE_X63Y39         LUT2 (Prop_lut2_I1_O)        0.048     1.690 r  design_2_i/TX_BUFFER/TxFIFO/inst/txfifo_full_INST_0/O
                         net (fo=5, routed)           1.246     2.936    LED0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         1.285     4.221 r  LED0_OBUF_inst/O
                         net (fo=0)                   0.000     4.221    LED0
    T22                                                               r  LED0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DTX
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.763ns  (logic 1.353ns (35.953%)  route 2.410ns (64.047%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.572     0.908    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X60Y25         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=7, routed)           0.284     1.332    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/FSM_onehot_cur_state_reg[1]_0
    SLICE_X62Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.377 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DTX_INST_0/O
                         net (fo=1, routed)           2.127     3.504    DTX_OBUF
    E20                  OBUF (Prop_obuf_I_O)         1.167     4.671 r  DTX_OBUF_inst/O
                         net (fo=0)                   0.000     4.671    DTX
    E20                                                               r  DTX (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DSYNC
                            (output port clocked by txclk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.127ns  (logic 1.397ns (33.848%)  route 2.730ns (66.152%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -0.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.571     0.907    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/clk
    SLICE_X58Y26         FDRE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.164     1.071 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48_reg[0]/Q
                         net (fo=6, routed)           0.191     1.262    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/count_48[0]
    SLICE_X58Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.307 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1/O
                         net (fo=6, routed)           0.114     1.421    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0_i_1_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I0_O)        0.045     1.466 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/DSYNC_INST_0/O
                         net (fo=2, routed)           2.425     3.891    DSYNC_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.143     5.034 r  DSYNC_OBUF_inst/O
                         net (fo=0)                   0.000     5.034    DSYNC
    A18                                                               r  DSYNC (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.436ns  (logic 3.160ns (42.491%)  route 4.276ns (57.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.697     2.991    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDCE (Prop_fdce_C_Q)         0.518     3.509 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           4.276     7.785    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         2.642    10.427 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000    10.427    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_CK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.920ns  (logic 1.322ns (45.289%)  route 1.597ns (54.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.567     0.903    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/clk
    SLICE_X66Y76         FDCE                                         r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y76         FDCE (Prop_fdce_C_Q)         0.164     1.067 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/SYNC_CLK_DIV/out_clock_int_reg/Q
                         net (fo=2, routed)           1.597     2.664    SYNC_CK_OBUF
    A21                  OBUF (Prop_obuf_I_O)         1.158     3.822 r  SYNC_CK_OBUF_inst/O
                         net (fo=0)                   0.000     3.822    SYNC_CK
    A21                                                               r  SYNC_CK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  spi_clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.174ns  (logic 2.887ns (28.372%)  route 7.287ns (71.628%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk fall edge)   10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.730    13.024    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.518    13.542 f  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.129    14.671    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.124    14.795 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           1.012    15.807    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X67Y55         LUT2 (Prop_lut2_I0_O)        0.124    15.931 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           5.146    21.077    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         2.639    23.716 r  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    23.716    SPI_SCK
    A16                                                               r  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                            (clock source 'spi_clk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            SPI_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.981ns  (logic 1.245ns (31.282%)  route 2.735ns (68.718%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.584     0.920    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.164     1.084 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.397     1.481    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X56Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.526 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1/O
                         net (fo=1, routed)           0.358     1.884    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0_i_1_n_0
    SLICE_X67Y55         LUT2 (Prop_lut2_I0_O)        0.045     1.929 f  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/SPI_SCK_INST_0/O
                         net (fo=1, routed)           1.980     3.909    SPI_SCK_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.155     5.064 f  SPI_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     5.064    SPI_SCK
    A16                                                               f  SPI_SCK (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  txclk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.829ns  (logic 2.854ns (24.130%)  route 8.975ns (75.870%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          2.211    20.097    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.124    20.221 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=2, routed)           5.335    25.556    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.629    28.185 r  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000    28.185    MCK_N
    B15                                                               r  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.515ns  (logic 2.727ns (36.282%)  route 4.788ns (63.718%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk fall edge)     10.000    10.000 f  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.710    13.004    design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/clk
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.518    13.522 r  design_2_i/BiDirChannels_0/inst/BiDirChannels_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q
                         net (fo=3, routed)           1.274    14.796    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg[0]
    SLICE_X62Y62         LUT6 (Prop_lut6_I4_O)        0.124    14.920 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4/O
                         net (fo=1, routed)           0.000    14.920    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_4_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    15.134 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.531    15.665    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.691    16.356 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           1.429    17.786    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    17.887 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          3.359    21.245    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         2.626    23.871 f  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000    23.871    MCK_P
    C15                                                               f  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_P
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.654ns  (logic 1.168ns (44.028%)  route 1.485ns (55.972%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.871     3.182    MCK_P_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.142     4.324 r  MCK_P_OBUF_inst/O
                         net (fo=0)                   0.000     4.324    MCK_P
    C15                                                               r  MCK_P (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                            (clock source 'txclk'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            MCK_N
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.441ns  (logic 1.217ns (27.404%)  route 3.224ns (72.596%))
  Logic Levels:           3  (BUFG=1 LUT1=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock txclk rise edge)      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.802     1.138    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/clk
    SLICE_X62Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.183 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3/O
                         net (fo=1, routed)           0.000     1.183    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_i_3_n_0
    SLICE_X62Y62         MUXF7 (Prop_muxf7_I0_O)      0.062     1.245 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV_CNTR/Q_reg_i_1/O
                         net (fo=1, routed)           0.198     1.443    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/mux_out
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDCE (Prop_fdce_C_Q)         0.227     1.670 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg/Q
                         net (fo=1, routed)           0.614     2.285    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.311 r  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG_inst/O
                         net (fo=96, routed)          0.741     3.052    design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/Q_reg_0_BUFG
    SLICE_X61Y25         LUT1 (Prop_lut1_I0_O)        0.045     3.097 f  design_2_i/BiDirChannels_0/inst/u_gyro_serialout/CLK_DIV2/ff0/MCK_N_INST_0/O
                         net (fo=2, routed)           1.869     4.966    MCK_N_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.146     6.112 f  MCK_N_OBUF_inst/O
                         net (fo=0)                   0.000     6.112    MCK_N
    B15                                                               f  MCK_N (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  spi_clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.430ns  (logic 0.964ns (17.758%)  route 4.466ns (82.242%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        6.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.964     0.964 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           4.466     5.430    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        1.555     2.734    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.418     3.152 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           1.038     4.191    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.100     4.291 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.522     4.813    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.904 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          1.544     6.448    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SPI_DN
                            (input port)
  Destination:            design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by spi_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.235ns  (logic 0.193ns (8.643%)  route 2.042ns (91.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A19                                               0.000     0.000 r  SPI_DN (INOUT)
                         net (fo=1, unset)            0.000     0.000    design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IO
    A19                  IBUF (Prop_ibuf_I_O)         0.193     0.193 r  design_2_i/SPI/iobuf_xil_0/inst/IOBUF_inst/IBUF/O
                         net (fo=1, routed)           2.042     2.235    design_2_i/SPI/SPI_ip_0/inst/spi_in
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock spi_clk rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=9514, routed)        0.853     1.219    design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/clk
    SLICE_X58Y47         FDCE (Prop_fdce_C_Q)         0.204     1.423 r  design_2_i/SPI/SPI_ip_0/inst/u_clkdiv2/Q_reg/Q
                         net (fo=4, routed)           0.580     2.003    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/clk_div2
    SLICE_X50Y47         LUT6 (Prop_lut6_I0_O)        0.056     2.059 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/shift_reg[23]_i_3/O
                         net (fo=1, routed)           0.237     2.297    design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.326 r  design_2_i/SPI/SPI_ip_0/inst/SPI_ip_v1_0_S00_AXI_inst/spi_clk_BUFG_inst/O
                         net (fo=53, routed)          0.850     3.176    design_2_i/SPI/SPI_ip_0/inst/spi_clk
    SLICE_X65Y54         FDCE                                         r  design_2_i/SPI/SPI_ip_0/inst/spi_rdata_reg[0]/C





