{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555537153367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555537153367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 18:39:13 2019 " "Processing started: Wed Apr 17 18:39:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555537153367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555537153367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculadoraVHDL -c calculadoraVHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculadoraVHDL -c calculadoraVHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555537153367 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1555537154406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador-archSomador " "Found design unit 1: somador-archSomador" {  } { { "somador.vhd" "" { Text "C:/altera/13.0/Projeto 1/somador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.vhd" "" { Text "C:/altera/13.0/Projeto 1/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexador-archMultiplexador " "Found design unit 1: multiplexador-archMultiplexador" {  } { { "multiplexador.vhd" "" { Text "C:/altera/13.0/Projeto 1/multiplexador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.vhd" "" { Text "C:/altera/13.0/Projeto 1/multiplexador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma-archSoma " "Found design unit 1: soma-archSoma" {  } { { "soma.vhd" "" { Text "C:/altera/13.0/Projeto 1/soma.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma " "Found entity 1: soma" {  } { { "soma.vhd" "" { Text "C:/altera/13.0/Projeto 1/soma.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diferenca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file diferenca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 diferenca-archDiferenca " "Found design unit 1: diferenca-archDiferenca" {  } { { "diferenca.vhd" "" { Text "C:/altera/13.0/Projeto 1/diferenca.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""} { "Info" "ISGN_ENTITY_NAME" "1 diferenca " "Found entity 1: diferenca" {  } { { "diferenca.vhd" "" { Text "C:/altera/13.0/Projeto 1/diferenca.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtracao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtracao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtracao-archSubtracao " "Found design unit 1: subtracao-archSubtracao" {  } { { "subtracao.vhd" "" { Text "C:/altera/13.0/Projeto 1/subtracao.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155500 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtracao " "Found entity 1: subtracao" {  } { { "subtracao.vhd" "" { Text "C:/altera/13.0/Projeto 1/subtracao.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor-archInversor " "Found design unit 1: inversor-archInversor" {  } { { "inversor.vhd" "" { Text "C:/altera/13.0/Projeto 1/inversor.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor " "Found entity 1: inversor" {  } { { "inversor.vhd" "" { Text "C:/altera/13.0/Projeto 1/inversor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverte.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inverte.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inverte-archInverte " "Found design unit 1: inverte-archInverte" {  } { { "inverte.vhd" "" { Text "C:/altera/13.0/Projeto 1/inverte.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverte " "Found entity 1: inverte" {  } { { "inverte.vhd" "" { Text "C:/altera/13.0/Projeto 1/inverte.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maior.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maior.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 maior-archMaior " "Found design unit 1: maior-archMaior" {  } { { "maior.vhd" "" { Text "C:/altera/13.0/Projeto 1/maior.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""} { "Info" "ISGN_ENTITY_NAME" "1 maior " "Found entity 1: maior" {  } { { "maior.vhd" "" { Text "C:/altera/13.0/Projeto 1/maior.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file menor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 menor-archMenor " "Found design unit 1: menor-archMenor" {  } { { "menor.vhd" "" { Text "C:/altera/13.0/Projeto 1/menor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""} { "Info" "ISGN_ENTITY_NAME" "1 menor " "Found entity 1: menor" {  } { { "menor.vhd" "" { Text "C:/altera/13.0/Projeto 1/menor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculadora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculadora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculadora-archCalculadora " "Found design unit 1: calculadora-archCalculadora" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculadora " "Found entity 1: calculadora" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversordisplay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversordisplay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorDisplay-archConversor " "Found design unit 1: conversorDisplay-archConversor" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorDisplay " "Found entity 1: conversorDisplay" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555537155547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculadora " "Elaborating entity \"calculadora\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555537155641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma soma:SO " "Elaborating entity \"soma\" for hierarchy \"soma:SO\"" {  } { { "calculadora.vhd" "SO" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador soma:SO\|somador:S0 " "Elaborating entity \"somador\" for hierarchy \"soma:SO\|somador:S0\"" {  } { { "soma.vhd" "S0" { Text "C:/altera/13.0/Projeto 1/soma.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtracao subtracao:SB " "Elaborating entity \"subtracao\" for hierarchy \"subtracao:SB\"" {  } { { "calculadora.vhd" "SB" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diferenca subtracao:SB\|diferenca:SUB0 " "Elaborating entity \"diferenca\" for hierarchy \"subtracao:SB\|diferenca:SUB0\"" {  } { { "subtracao.vhd" "SUB0" { Text "C:/altera/13.0/Projeto 1/subtracao.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverte inverte:IV " "Elaborating entity \"inverte\" for hierarchy \"inverte:IV\"" {  } { { "calculadora.vhd" "IV" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor inverte:IV\|inversor:S0 " "Elaborating entity \"inversor\" for hierarchy \"inverte:IV\|inversor:S0\"" {  } { { "inverte.vhd" "S0" { Text "C:/altera/13.0/Projeto 1/inverte.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maior maior:MA " "Elaborating entity \"maior\" for hierarchy \"maior:MA\"" {  } { { "calculadora.vhd" "MA" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "menor menor:ME " "Elaborating entity \"menor\" for hierarchy \"menor:ME\"" {  } { { "calculadora.vhd" "ME" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador multiplexador:MTP " "Elaborating entity \"multiplexador\" for hierarchy \"multiplexador:MTP\"" {  } { { "calculadora.vhd" "MTP" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorDisplay conversorDisplay:CVR " "Elaborating entity \"conversorDisplay\" for hierarchy \"conversorDisplay:CVR\"" {  } { { "calculadora.vhd" "CVR" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555537155812 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ERRO conversorDisplay.vhd(17) " "VHDL Signal Declaration warning at conversorDisplay.vhd(17): used implicit default value for signal \"ERRO\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OFF conversorDisplay.vhd(17) " "VHDL Signal Declaration warning at conversorDisplay.vhd(17): used implicit default value for signal \"OFF\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[0\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[0\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[1\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[1\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[2\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[2\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[3\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[3\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[4\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[4\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[5\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[5\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "display\[6\] conversorDisplay.vhd(40) " "Inferred latch for \"display\[6\]\" at conversorDisplay.vhd(40)" {  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555537155828 "|conversorDisplay"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[0\] " "Latch conversorDisplay:CVR\|display\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[1\] " "Latch conversorDisplay:CVR\|display\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[2\] " "Latch conversorDisplay:CVR\|display\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[3\] " "Latch conversorDisplay:CVR\|display\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[4\] " "Latch conversorDisplay:CVR\|display\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[5\] " "Latch conversorDisplay:CVR\|display\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "conversorDisplay:CVR\|display\[6\] " "Latch conversorDisplay:CVR\|display\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA x1\[2\] " "Ports D and ENA on the latch are fed by the same signal x1\[2\]" {  } { { "calculadora.vhd" "" { Text "C:/altera/13.0/Projeto 1/calculadora.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1555537156560 ""}  } { { "conversorDisplay.vhd" "" { Text "C:/altera/13.0/Projeto 1/conversorDisplay.vhd" 40 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1555537156560 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555537157326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555537157326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555537157436 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555537157436 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555537157436 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555537157436 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555537157482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 18:39:17 2019 " "Processing ended: Wed Apr 17 18:39:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555537157482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555537157482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555537157482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555537157482 ""}
