<div id="pf71" class="pf w0 h0" data-page-no="71"><div class="pc pc71 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg71.png"/><div class="t m0 x24 h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 4-3.<span class="_ _1a"> </span>PPB memory map (continued)</div><div class="t m0 x33 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">System 32-bit Address Range<span class="_ _52"> </span>Resource<span class="_ _122"> </span>Additional Range Detail<span class="_ _122"> </span>Resource</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">0xE000_E000–0xE000_EFFF<span class="_ _39"> </span>System Control Space</div><div class="t m0 x30 h7 y1a8 ff2 fs4 fc0 sc0 ls0">(SCS)</div><div class="t m0 x2d h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws1fb">0xE000_E000–0xE000_E00F Reserved</div><div class="t m0 x2d h7 y2f5 ff2 fs4 fc0 sc0 ls0 ws1fc">0xE000_E010–0xE000_E0FF SysTick</div><div class="t m0 x2d h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws1fd">0xE000_E100–0xE000_ECFF NVIC</div><div class="t m0 x2d h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws0">0xE000_ED00–0xE000_ED8F<span class="_ _115"> </span>System Control Block</div><div class="t m0 x2d h7 y371 ff2 fs4 fc0 sc0 ls0 ws1fe">0xE000_ED90–0xE000_EDEF Reserved</div><div class="t m0 x2d h7 y372 ff2 fs4 fc0 sc0 ls0 ws1ff">0xE000_EDF0–0xE000_EEFF Debug</div><div class="t m0 x2d h7 y373 ff2 fs4 fc0 sc0 ls0 ws200">0xE000_EF00–0xE000_EFFF Reserved</div><div class="t m0 x2c h7 y374 ff2 fs4 fc0 sc0 ls0 ws201">0xE000_F000–0xE00F_EFFF Reserved</div><div class="t m0 x2c h7 y375 ff2 fs4 fc0 sc0 ls0 ws0">0xE00F_F000–0xE00F_FFFF<span class="_ _39"> </span>Core ROM Space (CRS)</div><div class="t m0 xd5 h10 y17b ff1 fs4 fc0 sc0 ls0 ws0">Chapter 4 Memory Map</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>113</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
