[
  {
    "name": "劉俊麟",
    "email": "junlin@mail.ntut.edu.tw",
    "latestUpdate": "2023-07-10 14:52:55",
    "objective": "最佳化組合邏輯之演算法，可規劃邏輯元件，組合邏輯之 VLSI 設計，使用 MSI 與標準電路元件設計多層邏輯，使用閘陣列設計，循序邏輯之元件，循序邏輯之分析與合成，VLSI 之設計與測試技巧，各種 CALD 軟體工具介紹。\n1.Algorithms for Optimization of combirational logic\n2.VLSI realizations of combination logic\n3.Multilevel logic using complex parts and cells.\n4.Components of sequential systems\n5.Synthesis of clock-mode sequential circuits.",
    "schedule": "Week1: Review of Logic Design Fundamentals (1/3)\nWeek2: Review of Logic Design Fundamentals (2/3)\nWeek3: Review of Logic Design Fundamentals (3/3)\nWeek4: Introduction to Verilog (1/3)\nWeek5: Introduction to Verilog (2/3)\nWeek6: Introduction to Verilog (3/3)\nWeek7: Verilog Simulation and Testbench (1/2)\nWeek8: Verilog Simulation and Testbench (2/2)\nWeek9: Midterm Examination\nweek10: Introduction to PLD\nWeek11: Design Examples (1/2)\nWeek12: Design Examples (2/2)\nWeek13: Design Examples (3/3)\nWeek14: SM Charts and Microprogramming (1/2)\nWeek15: SM Charts and Microprogramming (2/2)\nWeek16: Designing with FPGA (1/2)\nWeek17: Designing with FPGA (2/2)\nWeek18: Final Examination",
    "scorePolicy": "Attendance: 10% (five roll calls)\nIn-class Participation: 5%\nAssignments: 25%\nMidterm Examination: 30%\nFinal Examination30%",
    "materials": "Textbook: \nCharles Roth, Lizy Kurian John, and Byeong Kil Lee, Digital Systems Design Using Verilog, International Edition, 2016, Cengage Learning\n\nReference books: \n1. Logic and Computer Design Fundamentals, Morris Mano, Charles R. Kime, Tom Martin, 2016, Pearson\n2. 數位系統設計 - 原理、實務與應用，第 5 版，林銘波 編著",
    "consultation": "1. Teacher office hours for 112-1 semester @綜科館 215:       Tue. 10:00 ~ 12:00, Wed. 15:00 ~ 17:002. Please email junlin@mail.ntut.edu.tw to reserve the time for face-to-face or online curricular consultation in advance.",
    "remarks": "1. This is an EMI course, and will be taught in English",
    "foreignLanguageTextbooks": true
  }
]
