#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 30 16:01:56 2020
# Process ID: 9292
# Current directory: C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9888 C:\Users\RAPH\Documents\Polytechnique\Systemes_Logiques_Programmables\Labos\Projet2GitHub\ELE3311_Projet2\projet2_raph_oumou\projet2_raph_oumou.xpr
# Log file: C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/vivado.log
# Journal file: C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou'
INFO: [Project 1-313] Project file moved from 'C:/Users/RAPH/Documents/Polytechnique/Systemes Logiques Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 786.164 ; gain = 137.219
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/Sources/cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/dbnc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dbnc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/meta_harden.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/msa_simon.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/heartbeat.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/lumi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'msa_display' remains a black box since it has no binding entity [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:351]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/simon_affichage_del_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/simon_affichage_del_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 30 16:02:42 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 30 16:02:42 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 806.988 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 820.980 ; gain = 13.992
add_wave {{/simon_affichage_del_tb/uut}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 834.246 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'msa_display' remains a black box since it has no binding entity [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:351]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 834.246 ; gain = 0.000
add_wave {{/simon_affichage_del_tb/uut/msa_simon_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'msa_display' remains a black box since it has no binding entity [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd:351]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 839.320 ; gain = 0.000
save_wave_config {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
set_property xsim.view C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
add_files -norecurse C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/msa_display.vhd
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/msa_display.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 893.070 ; gain = 1.641
add_wave {{/simon_affichage_del_tb/uut/msa_display_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 893.070 ; gain = 0.000
save_wave_config {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
set_property xsim.view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 985.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 985.598 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
add_wave {{/simon_affichage_del_tb/uut/msa_simon_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
save_wave_config {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
set_property xsim.view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 985.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 985.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 985.598 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 985.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 985.598 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 985.598 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 985.598 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:02:16 ; elapsed = 00:01:42 . Memory (MB): peak = 1433.418 ; gain = 447.820
current_wave_config {simon_affichage_del_tb_behav2.wcfg}
simon_affichage_del_tb_behav2.wcfg
add_wave {{/simon_affichage_del_tb/uut/msa_display_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:08:28 ; elapsed = 00:07:45 . Memory (MB): peak = 1433.418 ; gain = 0.000
add_bp {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd} 49
remove_bps -file {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd} -line 49
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:04:03 ; elapsed = 00:04:07 . Memory (MB): peak = 1433.418 ; gain = 0.000
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 30 17:55:46 2020] Launched synth_1...
Run output will be captured here: C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:06:25 ; elapsed = 00:05:47 . Memory (MB): peak = 1433.418 ; gain = 0.000
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt_tb.vhd
update_compile_order -fileset sim_1
set_property top delay_cnt_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'delay_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj delay_cnt_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot delay_cnt_tb_behav xil_defaultlib.delay_cnt_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot delay_cnt_tb_behav xil_defaultlib.delay_cnt_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt_tb
Built simulation snapshot delay_cnt_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/delay_cnt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim/xsim.dir/delay_cnt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 30 18:15:14 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 30 18:15:14 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1433.418 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "delay_cnt_tb_behav -key {Behavioral:sim_1:Functional:delay_cnt_tb} -tclbatch {delay_cnt_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/start_game_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_pressed_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_correct_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/display_ready_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_present was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_suivant was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_p was not found in the design.
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/player_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/gameover_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/digit_valid_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/digit_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/start_delay_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/end_delay_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/display_ready_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/rst was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/clk was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/start_delay_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/display_ready_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/start_delay_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/display_ready_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/etat_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/etat_f was not found in the design.
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/start_game_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_pressed_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_correct_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/display_ready_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_present was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_suivant was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_f was not found in the design.
source delay_cnt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'delay_cnt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
current_wave_config {simon_affichage_del_tb_behav2.wcfg}
simon_affichage_del_tb_behav2.wcfg
add_wave {{/delay_cnt_tb/uut}} 
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1433.418 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'delay_cnt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj delay_cnt_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot delay_cnt_tb_behav xil_defaultlib.delay_cnt_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot delay_cnt_tb_behav xil_defaultlib.delay_cnt_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:08 . Memory (MB): peak = 1433.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top simon_affichage_del_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.srcs/sources_1/imports/rtl/simon_affichage_del.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1433.418 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1433.418 ; gain = 0.000
current_wave_config {simon_affichage_del_tb_behav2.wcfg}
simon_affichage_del_tb_behav2.wcfg
add_wave {{/simon_affichage_del_tb/uut/msa_display_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1433.418 ; gain = 0.000
run 4 s
run: Time (s): cpu = 00:11:09 ; elapsed = 00:10:32 . Memory (MB): peak = 1433.418 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Mar 30 20:14:56 2020] Launched synth_1...
Run output will be captured here: C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a200tsbg484-1
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1485.195 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/timing.xdc]
Finished Parsing XDC File [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/timing.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1646.074 ; gain = 212.656
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-3107] analyzing entity 'cnt_0'
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'simon_affichage_del' does not have generic 'short_sim' [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simon_affichage_del_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1674.281 ; gain = 240.863
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-3107] analyzing entity 'cnt_0'
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3146] binding entity 'simon_affichage_del' does not have generic 'short_sim' [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit simon_affichage_del_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-3107] analyzing entity 'cnt_0'
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
ERROR: [VRFC 10-719] formal port/generic <short_sim> is not declared in <simon_affichage_del> [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd:56]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd:23]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -mode post-synthesis -type functional
Command: launch_simulation -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-3107] analyzing entity 'cnt_0'
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE(is_g_inverted='1')\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.delay_cnt [delay_cnt_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.heartbeat [heartbeat_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101100011101010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011101100110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101000110111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110011011110111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010010100100100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011010100110100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110110011101011011...]
Compiling architecture structure of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100011101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010100100")(0...]
Compiling architecture structure of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000101110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100010001000...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000111111110010...]
Compiling architecture structure of entity xil_defaultlib.meta_harden [meta_harden_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011110")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.cnt_0 [cnt_0_default]
Compiling architecture structure of entity xil_defaultlib.simon_affichage_del [simon_affichage_del_default]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_func_synth

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/xsim.dir/simon_affichage_del_tb_func_synth/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/xsim.dir/simon_affichage_del_tb_func_synth/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 30 20:24:44 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 30 20:24:44 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 2155.055 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_func_synth -key {Post-Synthesis:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/start_game_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_pressed_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_correct_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/display_ready_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_present was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_suivant was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_p was not found in the design.
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/player_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/gameover_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/digit_valid_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/digit_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/start_delay_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/end_delay_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/clk was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/display_ready_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/start_delay_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/display_ready_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_player_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_gameover_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/md_seq_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_display_inst/etat_f was not found in the design.
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/rst_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/clk_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/start_game_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_pressed_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/key_correct_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/display_ready_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_i was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_o was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_present was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/etat_suivant was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_rst_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/item_cnt_inc_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_player_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_gameover_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/ms_digit_valid_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/next_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/load_prbs_p was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_1_f was not found in the design.
WARNING: Simulation object /simon_affichage_del_tb/uut/msa_simon_inst/seq_length_inc_f was not found in the design.
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_func_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2155.055 ; gain = 0.000
current_wave_config {simon_affichage_del_tb_behav.wcfg}
simon_affichage_del_tb_behav.wcfg
add_wave {{/simon_affichage_del_tb/uut/msa_simon_inst}} 
current_wave_config {simon_affichage_del_tb_behav1.wcfg}
simon_affichage_del_tb_behav1.wcfg
add_wave {{/simon_affichage_del_tb/uut/msa_display_inst}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-26] write_vhdl -mode funcsim -nolib -force -file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd"
INFO: [SIM-utils-36] Netlist generated:C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim/simon_affichage_del_tb_func_synth.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt'
INFO: [VRFC 10-3107] analyzing entity 'cnt_0'
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-3107] analyzing entity 'heartbeat'
INFO: [VRFC 10-3107] analyzing entity 'lumi'
INFO: [VRFC 10-3107] analyzing entity 'meta_harden'
INFO: [VRFC 10-3107] analyzing entity 'msa_display'
INFO: [VRFC 10-3107] analyzing entity 'msa_simon'
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode post-synthesis -type functional
INFO: [Vivado 12-5682] Launching post-synthesis functional simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/synth/func/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_func_synth xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010101100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000100")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111110111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111011111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111101111111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture ldce_v of entity unisim.LDCE [\LDCE(is_g_inverted='1')\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000100111111110000...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture structure of entity xil_defaultlib.delay_cnt [delay_cnt_default]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture fdse_v of entity unisim.FDSE [\FDSE(init='0')\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11100001")(0,7)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.heartbeat [heartbeat_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111110000000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10000000000000000000...]
Compiling architecture structure of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00001001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101100011101010010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01001011101100110100...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01101000110111110110...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110011011110111000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10010010100100100011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011010100110100001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10110110011101011011...]
Compiling architecture structure of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110001000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10110100")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110100011101010")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01100110011001100110...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111011111111...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="01010101010101010101...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111101111111110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000010100100")(0...]
Compiling architecture structure of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111010")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11101010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111110101110")(0...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111010101110...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111100010001000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010000000110000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001100")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000100010001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001000101110001000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10111000100010001000...]
Compiling architecture ldce_v of entity unisim.LDCE [ldce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000101110111000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010000111111110001...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00110011001111001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000111111110010...]
Compiling architecture structure of entity xil_defaultlib.meta_harden [meta_harden_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11011110")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.cnt_0 [cnt_0_default]
Compiling architecture structure of entity xil_defaultlib.simon_affichage_del [simon_affichage_del_default]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_func_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2156.754 ; gain = 0.000
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2156.754 ; gain = 1.699
run 4 s
run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:12 . Memory (MB): peak = 2156.754 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/prbs7.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'prbs7'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/delay_cnt.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'delay_cnt'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/Sources/simon_affichage_del_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'simon_affichage_del_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture arch_meta_harden of entity xil_defaultlib.meta_harden [\meta_harden(width=5)\]
Compiling architecture behavioral of entity xil_defaultlib.dbnc [dbnc_default]
Compiling architecture behavioral of entity xil_defaultlib.prbs7 [prbs7_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_simon [msa_simon_default]
Compiling architecture behavioral of entity xil_defaultlib.cnt [cnt_default]
Compiling architecture behavioral of entity xil_defaultlib.msa_display [msa_display_default]
Compiling architecture behavioral of entity xil_defaultlib.delay_cnt [\delay_cnt(count_val="1110010011...]
Compiling architecture behavioral of entity xil_defaultlib.lumi [lumi_default]
Compiling architecture behavioral of entity xil_defaultlib.heartbeat [\heartbeat(count_val="0010111110...]
Compiling architecture behavioral of entity xil_defaultlib.simon_affichage_del [\simon_affichage_del(short_sim=t...]
Compiling architecture bench of entity xil_defaultlib.simon_affichage_del_tb
Built simulation snapshot simon_affichage_del_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 115 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2156.754 ; gain = 0.000
run 4 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "simon_affichage_del_tb_behav -key {Behavioral:sim_1:Functional:simon_affichage_del_tb} -tclbatch {simon_affichage_del_tb.tcl} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg} -view {C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav1.wcfg
open_wave_config C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/simon_affichage_del_tb_behav2.wcfg
source simon_affichage_del_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 115 ns  Iteration: 10000
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2156.754 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'simon_affichage_del_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.754 ; gain = 0.000
run 4 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 4 s
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'simon_affichage_del_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj simon_affichage_del_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/RAPH/Documents/Polytechnique/Systemes_Logiques_Programmables/Labos/Projet2GitHub/ELE3311_Projet2/projet2_raph_oumou/projet2_raph_oumou.sim/sim_1/behav/xsim'
"xelab -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 6566a69c6277490a9acb63108059c35f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simon_affichage_del_tb_behav xil_defaultlib.simon_affichage_del_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 115 ns  Iteration: 10000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2156.754 ; gain = 0.000
step
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 30 20:32:29 2020...
