###############################################################
#  Generated by:      Cadence Innovus 18.13-s088_1
#  OS:                Linux x86_64(Host ID hansolo.poly.edu)
#  Generated on:      Sun Mar 14 20:07:05 2021
#  Design:            picorv32
#  Command:           report_timing -max_paths 150000 > ${REPORTS_DIR}/timing.rpt
###############################################################
Path 1: VIOLATED (-0.362 ns) Setup Check with Pin reg_op1_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.023
      Required Time:=    0.073
       Launch Clock:=    0.001
          Data Path:+    0.434
              Slack:=   -0.362

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK  -      CK      R     (arrival)      64  0.072       -    0.001  
  decoded_imm_j_reg[17]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.091    0.092  
  FE_OCPC1936_n_8133/ZN     -      A->ZN   R     INV_X4          5  0.017   0.028    0.120  
  FE_OCPC1937_n_8133/ZN     -      A->ZN   F     INV_X4          3  0.016   0.012    0.133  
  g165886/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.022    0.154  
  FE_OCPC2036_n_16011/ZN    -      A->ZN   F     INV_X4          1  0.017   0.010    0.164  
  g164906/ZN                -      A2->ZN  R     NAND2_X4        1  0.006   0.016    0.181  
  FE_OCPC2413_n_14692/Z     -      A->Z    R     BUF_X8         10  0.010   0.043    0.224  
  g164905/ZN                -      A->ZN   F     INV_X8         21  0.024   0.039    0.262  
  g154510/ZN                -      A1->ZN  R     AOI22_X2        1  0.026   0.036    0.298  
  FE_RC_2388_0/ZN           -      A3->ZN  F     NAND3_X1        1  0.022   0.027    0.326  
  FE_RC_2387_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.015   0.037    0.363  
  FE_RC_2437_0/ZN           -      A1->ZN  F     NAND4_X4        1  0.026   0.031    0.394  
  g150464__180891/ZN        -      A1->ZN  R     NAND2_X4        1  0.018   0.028    0.422  
  FE_RC_1509_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.016   0.013    0.435  
  reg_op1_reg[8]/D          -      D       F     DFF_X1          1  0.007   0.000    0.435  
#-----------------------------------------------------------------------------------------
Path 2: VIOLATED (-0.359 ns) Setup Check with Pin reg_op1_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.428
              Slack:=   -0.359

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  FE_OCPC2408_n_36507/Z     -      A->Z    R     BUF_X2          1  0.033   0.032    0.225  
  g22/ZN                    -      A1->ZN  F     NAND2_X4        1  0.011   0.016    0.241  
  g163661/ZN                -      A->ZN   R     INV_X8         18  0.011   0.040    0.281  
  g155280/ZN                -      A1->ZN  F     NAND2_X2        1  0.030   0.019    0.300  
  FE_RC_2462_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.012   0.018    0.318  
  g153441/ZN                -      A2->ZN  F     NOR2_X2         1  0.012   0.012    0.330  
  FE_RC_1076_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.006   0.022    0.352  
  g153087/ZN                -      A1->ZN  F     NOR2_X4         1  0.015   0.013    0.365  
  FE_RC_54_0/ZN             -      B1->ZN  R     OAI21_X2        1  0.007   0.029    0.395  
  g150494__184908/ZN        -      A1->ZN  F     NAND2_X2        1  0.021   0.018    0.413  
  FE_RC_2054_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.013   0.017    0.429  
  reg_op1_reg[24]/D         -      D       R     DFF_X1          1  0.011   0.000    0.429  
#-----------------------------------------------------------------------------------------
Path 3: VIOLATED (-0.359 ns) Setup Check with Pin reg_op1_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.001
          Data Path:+    0.432
              Slack:=   -0.359

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK  -      CK      R     (arrival)      64  0.072       -    0.001  
  decoded_imm_j_reg[17]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.091    0.092  
  FE_OCPC1936_n_8133/ZN     -      A->ZN   R     INV_X4          5  0.017   0.028    0.120  
  FE_OCPC1937_n_8133/ZN     -      A->ZN   F     INV_X4          3  0.016   0.012    0.133  
  g165886/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.022    0.154  
  FE_OCPC2036_n_16011/ZN    -      A->ZN   F     INV_X4          1  0.017   0.010    0.164  
  g164906/ZN                -      A2->ZN  R     NAND2_X4        1  0.006   0.016    0.181  
  FE_OCPC2413_n_14692/Z     -      A->Z    R     BUF_X8         10  0.010   0.043    0.224  
  g164905/ZN                -      A->ZN   F     INV_X8         21  0.024   0.039    0.262  
  g154895/ZN                -      A1->ZN  R     AOI22_X2        1  0.026   0.038    0.300  
  FE_RC_605_0/ZN            -      A1->ZN  F     NAND2_X2        1  0.024   0.020    0.321  
  FE_RC_604_0/ZN            -      A1->ZN  R     NOR2_X4         1  0.012   0.029    0.349  
  FE_RC_2180_0/ZN           -      A4->ZN  F     NAND4_X4        1  0.019   0.043    0.392  
  g150476__175855/ZN        -      A1->ZN  R     NAND2_X4        1  0.023   0.025    0.417  
  FE_RC_598_0/ZN            -      A1->ZN  F     NAND3_X2        1  0.013   0.016    0.433  
  reg_op1_reg[14]/D         -      D       F     DFF_X1          1  0.009   0.000    0.433  
#-----------------------------------------------------------------------------------------
Path 4: VIOLATED (-0.356 ns) Setup Check with Pin reg_op1_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.002

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.002
          Data Path:+    0.423
              Slack:=   -0.356

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.056    0.308  
  g154558/ZN                -      A1->ZN  F     AOI22_X2        1  0.041   0.021    0.329  
  FE_RC_192_0/ZN            -      A1->ZN  R     NAND2_X2        1  0.017   0.023    0.352  
  FE_RC_2078_0/ZN           -      A2->ZN  F     NOR2_X4         1  0.015   0.013    0.365  
  FE_RC_760_0/ZN            -      A3->ZN  R     NAND4_X4        1  0.007   0.022    0.387  
  FE_RC_910_0/ZN            -      A1->ZN  F     NAND2_X4        1  0.015   0.022    0.409  
  FE_RC_2504_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.014   0.015    0.424  
  reg_op1_reg[5]/D          -      D       R     DFF_X1          1  0.008   0.000    0.424  
#-----------------------------------------------------------------------------------------
Path 5: VIOLATED (-0.356 ns) Setup Check with Pin alu_out_q_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.436
              Slack:=   -0.356

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.029    0.356  
  g166477/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.371  
  FE_RC_2297_0/ZN                     -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.387  
  FE_RC_2296_0/ZN                     -      A1->ZN  F     NAND3_X1        1  0.009   0.020    0.407  
  g154605/ZN                          -      A1->ZN  R     NAND2_X1        1  0.013   0.018    0.426  
  alu_out_q_reg[21]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.426  
#---------------------------------------------------------------------------------------------------
Path 6: VIOLATED (-0.356 ns) Setup Check with Pin reg_op2_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.002

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=    0.002
          Data Path:+    0.429
              Slack:=   -0.356

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1981_n_8130/Z      -      A->Z    F     BUF_X4          3  0.015   0.029    0.120  
  g186483/ZN                -      A2->ZN  F     AND2_X4         8  0.006   0.044    0.164  
  g157175/ZN                -      A2->ZN  R     NAND2_X4        3  0.016   0.037    0.201  
  FE_OFC452_n_2140/ZN       -      A->ZN   F     INV_X8         15  0.024   0.029    0.230  
  g156594/ZN                -      A1->ZN  R     NAND2_X2        1  0.021   0.021    0.251  
  FE_RC_964_0/ZN            -      A3->ZN  F     NAND4_X2        1  0.011   0.031    0.282  
  g153774/ZN                -      A2->ZN  R     NOR2_X2         1  0.017   0.033    0.316  
  g153181/ZN                -      A1->ZN  F     NAND2_X2        1  0.017   0.025    0.340  
  g153090/ZN                -      A2->ZN  R     NOR2_X4         1  0.013   0.044    0.384  
  g184897/ZN                -      A1->ZN  F     OAI22_X2        1  0.026   0.020    0.404  
  g152084/ZN                -      A->ZN   R     INV_X1          1  0.013   0.015    0.418  
  g150559__2703/ZN          -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.430  
  reg_op2_reg[18]/D         -      D       F     DFF_X1          1  0.007   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 7: VIOLATED (-0.356 ns) Setup Check with Pin reg_op1_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.024
      Required Time:=    0.073
       Launch Clock:=    0.001
          Data Path:+    0.427
              Slack:=   -0.356

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK  -      CK      R     (arrival)      64  0.072       -    0.001  
  decoded_imm_j_reg[17]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.091    0.092  
  FE_OCPC1936_n_8133/ZN     -      A->ZN   R     INV_X4          5  0.017   0.028    0.120  
  FE_OCPC1937_n_8133/ZN     -      A->ZN   F     INV_X4          3  0.016   0.012    0.133  
  g165886/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.022    0.154  
  FE_OCPC2036_n_16011/ZN    -      A->ZN   F     INV_X4          1  0.017   0.010    0.164  
  g164906/ZN                -      A2->ZN  R     NAND2_X4        1  0.006   0.016    0.181  
  FE_OCPC2413_n_14692/Z     -      A->Z    R     BUF_X8         10  0.010   0.043    0.224  
  g164905/ZN                -      A->ZN   F     INV_X8         21  0.024   0.039    0.263  
  g154542/ZN                -      A1->ZN  R     AOI22_X2        1  0.026   0.035    0.298  
  FE_RC_207_0/ZN            -      A1->ZN  F     NAND2_X1        1  0.021   0.021    0.318  
  FE_RC_205_0/ZN            -      A2->ZN  R     NOR2_X2         1  0.011   0.038    0.357  
  FE_RC_2438_0/ZN           -      A1->ZN  F     NAND4_X4        1  0.024   0.032    0.389  
  FE_RC_2302_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.019   0.026    0.415  
  FE_RC_826_0/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.013    0.428  
  reg_op1_reg[6]/D          -      D       F     DFF_X1          1  0.007   0.000    0.428  
#-----------------------------------------------------------------------------------------
Path 8: VIOLATED (-0.355 ns) Setup Check with Pin reg_op1_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.116 (P)
            Arrival:=    0.100       -0.002

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.002
          Data Path:+    0.432
              Slack:=   -0.355

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          1  0.070   0.095    0.093  
  FE_OCPC753_n_8131/Z       -      A->Z    R     BUF_X8          7  0.021   0.035    0.128  
  FE_OFC391_n_8131/ZN       -      A->ZN   F     INV_X8          5  0.015   0.014    0.142  
  g167585/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.019    0.161  
  FE_RC_2494_0/ZN           -      A->ZN   F     INV_X4          1  0.014   0.009    0.170  
  FE_RC_2493_0/ZN           -      A1->ZN  R     NAND2_X4        2  0.005   0.015    0.185  
  g170113/ZN                -      A1->ZN  F     NOR2_X4         2  0.011   0.013    0.198  
  FE_OCPC1939_n_20604/ZN    -      A->ZN   R     INV_X8         15  0.011   0.039    0.237  
  g155818/ZN                -      A1->ZN  F     NOR2_X4         1  0.028   0.011    0.247  
  FE_RC_918_0/ZN            -      A1->ZN  R     NOR2_X4         1  0.008   0.018    0.266  
  FE_RC_917_0/ZN            -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.283  
  g153696/ZN                -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.311  
  g153290/ZN                -      A1->ZN  F     NAND2_X2        1  0.015   0.020    0.330  
  g153086/ZN                -      A2->ZN  R     NOR2_X4         1  0.011   0.039    0.369  
  FE_RC_1863_0/ZN           -      B1->ZN  F     OAI21_X2        1  0.023   0.020    0.389  
  g150492__184907/ZN        -      A1->ZN  R     NAND2_X2        1  0.011   0.020    0.409  
  FE_RC_2055_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.014   0.021    0.430  
  reg_op1_reg[23]/D         -      D       F     DFF_X1          1  0.012   0.000    0.430  
#-----------------------------------------------------------------------------------------
Path 9: VIOLATED (-0.355 ns) Setup Check with Pin reg_op1_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.002

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.002
          Data Path:+    0.424
              Slack:=   -0.355

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.039    0.291  
  g155065/ZN                -      A1->ZN  F     AOI22_X4        1  0.037   0.017    0.308  
  g165368/ZN                -      A1->ZN  R     NAND2_X2        1  0.015   0.023    0.331  
  g153706/ZN                -      A1->ZN  F     NOR2_X4         1  0.014   0.010    0.340  
  FE_RC_541_0/ZN            -      A2->ZN  R     NAND2_X4        1  0.008   0.022    0.363  
  g167536/ZN                -      A1->ZN  F     NOR2_X4         1  0.013   0.010    0.372  
  g167535/ZN                -      C1->ZN  R     OAI211_X1       1  0.006   0.030    0.402  
  g149957/ZN                -      A->ZN   F     INV_X1          1  0.022   0.011    0.413  
  FE_RC_1868_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.426  
  reg_op1_reg[26]/D         -      D       R     DFF_X1          1  0.009   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 10: VIOLATED (-0.354 ns) Setup Check with Pin alu_out_q_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.434
              Slack:=   -0.354

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.029    0.356  
  g175727/ZN                          -      A1->ZN  F     NAND2_X2        1  0.019   0.013    0.369  
  g175726/ZN                          -      A1->ZN  R     NAND3_X1        1  0.008   0.016    0.385  
  g166214/ZN                          -      A1->ZN  F     NAND2_X1        1  0.012   0.017    0.402  
  g166213/ZN                          -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.423  
  alu_out_q_reg[25]/D                 -      D       R     DFF_X1          1  0.014   0.000    0.423  
#---------------------------------------------------------------------------------------------------
Path 11: VIOLATED (-0.354 ns) Setup Check with Pin alu_out_q_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=   -0.011
          Data Path:+    0.432
              Slack:=   -0.354

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g167252/ZN                          -      A1->ZN  R     NAND2_X4        8  0.009   0.025    0.352  
  g163632/ZN                          -      A1->ZN  F     NAND2_X1        2  0.018   0.020    0.372  
  g217/ZN                             -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.387  
  g166571/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.401  
  g166570/ZN                          -      A->ZN   R     OAI211_X1       1  0.007   0.021    0.421  
  alu_out_q_reg[22]/D                 -      D       R     DFF_X1          1  0.021   0.000    0.421  
#---------------------------------------------------------------------------------------------------
Path 12: VIOLATED (-0.354 ns) Setup Check with Pin reg_op1_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.116 (P)
            Arrival:=    0.099       -0.002

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=   -0.002
          Data Path:+    0.431
              Slack:=   -0.354

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          1  0.070   0.095    0.093  
  FE_OCPC753_n_8131/Z       -      A->Z    R     BUF_X8          7  0.021   0.035    0.128  
  FE_OFC391_n_8131/ZN       -      A->ZN   F     INV_X8          5  0.015   0.014    0.141  
  FE_RC_2060_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.007   0.019    0.160  
  FE_RC_2061_0/ZN           -      A->ZN   F     INV_X8          5  0.015   0.015    0.175  
  g174674/ZN                -      A1->ZN  R     NAND2_X4        4  0.008   0.024    0.199  
  g182905/ZN                -      A->ZN   F     INV_X4         20  0.018   0.040    0.239  
  FE_OCPC2457_n_34193/Z     -      A->Z    F     BUF_X1          1  0.028   0.037    0.276  
  g154908/ZN                -      B1->ZN  R     AOI22_X1        1  0.006   0.040    0.316  
  FE_RC_255_0/ZN            -      A1->ZN  F     NAND3_X1        1  0.024   0.027    0.343  
  FE_RC_256_0/ZN            -      A->ZN   R     INV_X2          1  0.016   0.020    0.363  
  FE_RC_761_0/ZN            -      A3->ZN  F     NAND4_X4        1  0.011   0.033    0.397  
  g150478__1840/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.022    0.418  
  FE_RC_2667_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.429  
  reg_op1_reg[15]/D         -      D       F     DFF_X1          1  0.007   0.000    0.429  
#-----------------------------------------------------------------------------------------
Path 13: VIOLATED (-0.354 ns) Setup Check with Pin reg_op1_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.002
          Data Path:+    0.424
              Slack:=   -0.354

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.055    0.306  
  g154483/ZN                -      A1->ZN  F     AOI22_X2        1  0.041   0.017    0.324  
  FE_RC_2396_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.015   0.031    0.354  
  FE_RC_2395_0/ZN           -      A1->ZN  F     NOR2_X4         1  0.021   0.015    0.369  
  FE_RC_2175_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.009   0.023    0.392  
  g150468__175887/ZN        -      A2->ZN  F     NAND2_X4        1  0.019   0.019    0.411  
  FE_RC_1874_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.013   0.014    0.425  
  reg_op1_reg[10]/D         -      D       R     DFF_X1          1  0.007   0.000    0.425  
#-----------------------------------------------------------------------------------------
Path 14: VIOLATED (-0.354 ns) Setup Check with Pin latched_store_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) latched_store_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.117 (P)
            Arrival:=    0.097       -0.000

              Setup:-    0.077
      Required Time:=    0.020
       Launch Clock:=   -0.000
          Data Path:+    0.374
              Slack:=   -0.354

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[29]/CK    -      CK      R     (arrival)      63  0.070       -   -0.000  
  reg_op1_reg[29]/QN    -      CK->QN  R     DFFS_X1         2  0.070   0.098    0.097  
  FE_OCPC2288_n_8375/Z  -      A->Z    R     BUF_X4          2  0.022   0.029    0.126  
  g165532/ZN            -      A1->ZN  F     NAND2_X4        4  0.010   0.016    0.142  
  g165536/ZN            -      A->ZN   R     INV_X2          1  0.009   0.011    0.153  
  g156822/ZN            -      A1->ZN  F     NOR2_X1         1  0.006   0.009    0.162  
  g165539/ZN            -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.184  
  FE_RC_2126_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.201  
  FE_RC_2127_0/ZN       -      A->ZN   R     INV_X2          1  0.010   0.017    0.218  
  FE_RC_2065_0/ZN       -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.236  
  g169822/ZN            -      B1->ZN  R     AOI21_X4        2  0.010   0.029    0.265  
  g215/ZN               -      A3->ZN  F     NAND3_X2        1  0.024   0.024    0.289  
  g165304/ZN            -      A1->ZN  R     NAND2_X2        1  0.011   0.021    0.310  
  FE_RC_609_0/ZN        -      A2->ZN  F     NAND3_X4        3  0.014   0.030    0.340  
  g393/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.018    0.358  
  g163612/ZN            -      A1->ZN  F     NAND3_X2        1  0.009   0.016    0.374  
  latched_store_reg/D   -      D       F     SDFF_X1         1  0.010   0.000    0.374  
#-------------------------------------------------------------------------------------
Path 15: VIOLATED (-0.354 ns) Setup Check with Pin alu_out_q_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.095       -0.011

              Setup:-    0.028
      Required Time:=    0.067
       Launch Clock:=   -0.011
          Data Path:+    0.431
              Slack:=   -0.354

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                   -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN              -      A->ZN   R     INV_X4         11  0.017   0.041    0.122  
  FE_OCPC1930_FE_OCPN36436_n_8220/Z  -      A->Z    R     BUF_X4         14  0.027   0.050    0.172  
  g165334/ZN                         -      A1->ZN  F     NAND2_X2        1  0.029   0.017    0.189  
  g165331/ZN                         -      A2->ZN  R     NAND2_X2        2  0.011   0.024    0.213  
  g178049/ZN                         -      A1->ZN  F     NAND2_X4        4  0.015   0.017    0.230  
  g166985/ZN                         -      B2->ZN  R     OAI21_X4        4  0.010   0.032    0.262  
  g172/ZN                            -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.281  
  g166709/ZN                         -      A1->ZN  R     NAND2_X4        4  0.010   0.019    0.300  
  g166629/ZN                         -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.317  
  g167542/ZN                         -      A1->ZN  R     NAND2_X4        4  0.010   0.017    0.334  
  g167541/ZN                         -      A1->ZN  F     NAND2_X2        1  0.011   0.013    0.347  
  g167540/ZN                         -      A1->ZN  R     NAND2_X2        2  0.007   0.018    0.365  
  addinc_ADD_UNS_OP_2_g2113/ZN       -      A->ZN   F     INV_X1          1  0.013   0.009    0.373  
  g162576/ZN                         -      A1->ZN  R     NAND3_X1        1  0.005   0.014    0.387  
  FE_RC_2104_0/ZN                    -      A1->ZN  F     NAND3_X1        1  0.012   0.019    0.406  
  g153475/ZN                         -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.421  
  alu_out_q_reg[28]/D                -      D       R     DFF_X1          1  0.009   0.000    0.421  
#--------------------------------------------------------------------------------------------------
Path 16: VIOLATED (-0.353 ns) Setup Check with Pin reg_op1_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.119 (P)
            Arrival:=    0.095        0.002

              Setup:-    0.028
      Required Time:=    0.066
       Launch Clock:=    0.002
          Data Path:+    0.418
              Slack:=   -0.353

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.059    0.310  
  FE_RC_1120_0/ZN           -      A1->ZN  F     AOI22_X2        1  0.041   0.020    0.331  
  FE_RC_2229_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.017   0.025    0.356  
  FE_RC_2228_0/ZN           -      A1->ZN  F     NOR2_X4         1  0.014   0.014    0.370  
  FE_RC_2451_0/ZN           -      A3->ZN  R     NAND4_X4        1  0.008   0.022    0.392  
  FE_RC_1221_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.406  
  FE_RC_2195_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.419  
  reg_op1_reg[2]/D          -      D       R     DFF_X1          1  0.008   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 17: VIOLATED (-0.353 ns) Setup Check with Pin alu_out_q_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=   -0.011
          Data Path:+    0.431
              Slack:=   -0.353

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X4         21  0.027   0.038    0.159  
  g172620/ZN                          -      A1->ZN  R     NAND2_X1        2  0.023   0.030    0.189  
  FE_RC_987_0/ZN                      -      A1->ZN  F     NAND3_X2        3  0.017   0.027    0.216  
  g172166/ZN                          -      A->ZN   R     INV_X2          2  0.016   0.025    0.241  
  FE_RC_662_0/ZN                      -      B2->ZN  F     OAI21_X4        1  0.014   0.016    0.257  
  g165875/ZN                          -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.272  
  addinc_ADD_UNS_OP_2_g2181/ZN        -      A1->ZN  R     AND2_X4         2  0.009   0.033    0.305  
  g166631/ZN                          -      A2->ZN  F     NAND2_X4        5  0.012   0.016    0.321  
  g166203/ZN                          -      A1->ZN  R     NAND2_X1        2  0.008   0.017    0.338  
  g165161/ZN                          -      A1->ZN  R     AND3_X1         1  0.012   0.041    0.379  
  g24/ZN                              -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.394  
  FE_RC_527_0/ZN                      -      C1->ZN  R     OAI211_X1       1  0.009   0.026    0.420  
  alu_out_q_reg[30]/D                 -      D       R     DFF_X1          1  0.019   0.000    0.420  
#---------------------------------------------------------------------------------------------------
Path 18: VIOLATED (-0.353 ns) Setup Check with Pin alu_out_q_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.432
              Slack:=   -0.353

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.029    0.356  
  g166848/ZN                          -      A1->ZN  F     NAND2_X1        2  0.019   0.020    0.376  
  g171063/ZN                          -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.394  
  g171062/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.408  
  g171061/ZN                          -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.422  
  alu_out_q_reg[29]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.422  
#---------------------------------------------------------------------------------------------------
Path 19: VIOLATED (-0.353 ns) Setup Check with Pin reg_op1_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.119 (P)
            Arrival:=    0.096        0.002

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.353

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.059    0.310  
  g154684/ZN                -      A1->ZN  F     AOI22_X2        1  0.041   0.019    0.329  
  FE_RC_1930_0/ZN           -      A1->ZN  R     NAND4_X1        1  0.016   0.026    0.355  
  FE_RC_888_0/ZN            -      A->ZN   F     INV_X2          1  0.019   0.015    0.370  
  FE_RC_886_0/ZN            -      A2->ZN  R     NAND2_X4        1  0.008   0.018    0.388  
  FE_RC_885_0/ZN            -      A1->ZN  F     NOR2_X4         1  0.010   0.011    0.399  
  FE_RC_1899_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.007   0.020    0.419  
  reg_op1_reg[0]/D          -      D       R     DFF_X1          1  0.013   0.000    0.419  
#-----------------------------------------------------------------------------------------
Path 20: VIOLATED (-0.353 ns) Setup Check with Pin reg_op1_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.116 (P)
            Arrival:=    0.097       -0.002

              Setup:-    0.023
      Required Time:=    0.074
       Launch Clock:=   -0.002
          Data Path:+    0.428
              Slack:=   -0.353

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  F     DFF_X1          2  0.070   0.093    0.091  
  FE_OCPC1961_n_8135/Z      -      A->Z    F     BUF_X4          4  0.018   0.035    0.126  
  g175161/ZN                -      A1->ZN  R     NAND2_X4        1  0.008   0.017    0.143  
  g175160_dup/ZN            -      A->ZN   F     INV_X8         12  0.012   0.020    0.163  
  g175457/ZN                -      A2->ZN  R     NAND2_X4        3  0.011   0.023    0.186  
  FE_OCPC842_n_26210/Z      -      A->Z    R     BUF_X4          4  0.014   0.035    0.221  
  g175459/ZN                -      A->ZN   F     INV_X8         17  0.017   0.031    0.252  
  g175468/ZN                -      B1->ZN  R     AOI22_X2        1  0.020   0.046    0.298  
  FE_RC_1022_0/ZN           -      A1->ZN  F     NAND3_X1        1  0.024   0.027    0.325  
  FE_RC_1021_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.016   0.034    0.358  
  FE_RC_1177_0/ZN           -      A4->ZN  F     NAND4_X4        1  0.022   0.037    0.396  
  g150454__8780/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.019    0.415  
  FE_RC_808_0/ZN            -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.427  
  reg_op1_reg[3]/D          -      D       F     DFF_X1          1  0.006   0.000    0.427  
#-----------------------------------------------------------------------------------------
Path 21: VIOLATED (-0.353 ns) Setup Check with Pin alu_out_q_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.031
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.429
              Slack:=   -0.353

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                   -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN              -      A->ZN   R     INV_X4         11  0.017   0.041    0.122  
  FE_OCPC1930_FE_OCPN36436_n_8220/Z  -      A->Z    R     BUF_X4         14  0.027   0.051    0.173  
  g72295__5703/ZN                    -      A1->ZN  F     NAND2_X1        1  0.029   0.022    0.195  
  g164287/ZN                         -      A1->ZN  R     NAND2_X2        2  0.013   0.025    0.220  
  g164286/ZN                         -      A1->ZN  F     NOR2_X4         4  0.017   0.013    0.233  
  g147/ZN                            -      A1->ZN  R     NOR2_X1         1  0.009   0.033    0.266  
  g166432/ZN                         -      A2->ZN  F     NAND2_X2        1  0.024   0.017    0.282  
  g166763/ZN                         -      A1->ZN  R     NAND2_X2        3  0.009   0.019    0.302  
  g166768/ZN                         -      A->ZN   F     INV_X2          2  0.014   0.012    0.313  
  g166534/ZN                         -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.335  
  g166209/ZN                         -      A->ZN   F     INV_X1          1  0.015   0.010    0.345  
  g186525/ZN                         -      A2->ZN  F     AND2_X2         2  0.006   0.028    0.373  
  g162569/ZN                         -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.386  
  g166620/ZN                         -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.399  
  g166619/ZN                         -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.418  
  alu_out_q_reg[31]/D                -      D       R     DFF_X1          1  0.020   0.000    0.418  
#--------------------------------------------------------------------------------------------------
Path 22: VIOLATED (-0.353 ns) Setup Check with Pin alu_out_q_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.434
              Slack:=   -0.353

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.028    0.355  
  g170825/ZN                          -      A->ZN   F     INV_X2          2  0.019   0.012    0.367  
  g437/ZN                             -      B1->ZN  R     OAI21_X2        1  0.007   0.022    0.389  
  g166685/ZN                          -      A1->ZN  F     NAND3_X1        1  0.015   0.020    0.409  
  g435/ZN                             -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.424  
  alu_out_q_reg[23]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.424  
#---------------------------------------------------------------------------------------------------
Path 23: VIOLATED (-0.352 ns) Setup Check with Pin reg_op1_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.002

              Setup:-    0.023
      Required Time:=    0.073
       Launch Clock:=    0.002
          Data Path:+    0.423
              Slack:=   -0.352

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK       -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN       -      CK->QN  R     DFF_X1          2  0.072   0.104    0.106  
  FE_OFC379_n_8132/ZN            -      A->ZN   F     INV_X4          7  0.029   0.023    0.129  
  FE_OCPC2411_FE_OFN88_n_8132/Z  -      A->Z    F     BUF_X2          1  0.013   0.028    0.156  
  g176654_dup/ZN                 -      A2->ZN  F     AND2_X4         2  0.005   0.031    0.188  
  g157203/ZN                     -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.203  
  FE_OCPC1617_n_2084/ZN          -      A->ZN   F     INV_X4          3  0.011   0.016    0.218  
  FE_OCPC1622_n_2084/ZN          -      A->ZN   R     INV_X8          5  0.009   0.020    0.238  
  FE_OCPC1623_n_2084/ZN          -      A->ZN   F     INV_X8         18  0.012   0.025    0.263  
  FE_RC_2227_0/ZN                -      B1->ZN  R     AOI22_X2        1  0.016   0.040    0.303  
  FE_RC_2128_0/ZN                -      A1->ZN  F     NAND4_X1        1  0.021   0.034    0.337  
  FE_RC_623_0/ZN                 -      A->ZN   R     INV_X2          1  0.022   0.023    0.360  
  FE_RC_963_0/ZN                 -      A1->ZN  F     NAND4_X4        1  0.012   0.029    0.389  
  g150462__175670/ZN             -      A2->ZN  R     NAND2_X4        1  0.019   0.024    0.413  
  FE_RC_819_0/ZN                 -      A1->ZN  F     NAND2_X2        1  0.011   0.011    0.424  
  reg_op1_reg[7]/D               -      D       F     DFF_X1          1  0.007   0.000    0.424  
#----------------------------------------------------------------------------------------------
Path 24: VIOLATED (-0.351 ns) Setup Check with Pin alu_out_q_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.433
              Slack:=   -0.351

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167643/ZN      -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.347  
  g166541/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.362  
  g166540/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.374  
  g166539/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.389  
  g158468/ZN                          -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.406  
  g153468/ZN                          -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.422  
  alu_out_q_reg[10]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.422  
#---------------------------------------------------------------------------------------------------
Path 25: VIOLATED (-0.351 ns) Setup Check with Pin reg_op2_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.001
          Data Path:+    0.421
              Slack:=   -0.351

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.054    0.203  
  g157190/ZN               -      A1->ZN  F     NAND2_X4        2  0.042   0.025    0.228  
  FE_OCPC1994_n_2110/Z     -      A->Z    F     BUF_X8          3  0.016   0.034    0.262  
  g156480/ZN               -      A1->ZN  R     NOR2_X1         1  0.008   0.025    0.287  
  g155224/ZN               -      A1->ZN  F     NOR2_X1         1  0.018   0.011    0.299  
  g181406/ZN               -      A1->ZN  R     NAND3_X1        1  0.007   0.019    0.318  
  FE_RC_1343_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.015   0.012    0.330  
  FE_RC_1342_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.008   0.019    0.348  
  g153067/ZN               -      A1->ZN  F     NOR2_X4         1  0.013   0.015    0.363  
  FE_RC_333_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.009   0.035    0.398  
  g152067/ZN               -      A->ZN   F     INV_X4          1  0.026   0.013    0.411  
  g150536__161419/ZN       -      A1->ZN  R     NAND2_X2        1  0.008   0.012    0.423  
  reg_op2_reg[14]/D        -      D       R     DFF_X1          1  0.008   0.000    0.423  
#----------------------------------------------------------------------------------------
Path 26: VIOLATED (-0.351 ns) Setup Check with Pin reg_op1_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.099       -0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.002
          Data Path:+    0.422
              Slack:=   -0.351

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC753_n_8131/Z       -      A->Z    F     BUF_X8          7  0.017   0.036    0.126  
  FE_OFC391_n_8131/ZN       -      A->ZN   R     INV_X8          5  0.009   0.019    0.145  
  g167585/ZN                -      A1->ZN  F     NAND2_X4        3  0.011   0.017    0.162  
  FE_RC_2494_0/ZN           -      A->ZN   R     INV_X4          1  0.009   0.013    0.176  
  FE_RC_2493_0/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.013    0.189  
  g170113/ZN                -      A1->ZN  R     NOR2_X4         2  0.008   0.038    0.227  
  FE_OCPC1939_n_20604/ZN    -      A->ZN   F     INV_X8         15  0.029   0.028    0.254  
  FE_RC_103_0/ZN            -      A1->ZN  R     NOR2_X2         1  0.016   0.026    0.281  
  FE_RC_655_0/ZN            -      A1->ZN  F     NOR2_X2         1  0.016   0.010    0.291  
  FE_RC_654_0/ZN            -      A1->ZN  R     NAND2_X2        1  0.007   0.026    0.318  
  g153691/ZN                -      A1->ZN  F     NOR2_X4         1  0.020   0.012    0.330  
  g153196/ZN                -      A1->ZN  R     NAND2_X4        1  0.010   0.016    0.345  
  g153084/ZN                -      A2->ZN  F     NOR2_X4         1  0.010   0.010    0.355  
  FE_RC_757_0/ZN            -      B1->ZN  R     OAI21_X2        1  0.005   0.028    0.383  
  g150489__184905/ZN        -      A1->ZN  F     NAND2_X2        1  0.020   0.019    0.402  
  FE_RC_2222_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.013   0.019    0.421  
  reg_op1_reg[21]/D         -      D       R     DFF_X1          1  0.012   0.000    0.421  
#-----------------------------------------------------------------------------------------
Path 27: VIOLATED (-0.351 ns) Setup Check with Pin reg_op1_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.420
              Slack:=   -0.351

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.034    0.286  
  FE_RC_1183_0/ZN           -      A1->ZN  F     AOI22_X4        1  0.034   0.019    0.305  
  g164908/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.017    0.322  
  g153682/ZN                -      A1->ZN  F     NOR2_X2         1  0.009   0.009    0.330  
  g153193/ZN                -      A1->ZN  R     NAND2_X2        1  0.006   0.018    0.348  
  g153079/ZN                -      A1->ZN  F     NOR2_X4         1  0.013   0.015    0.363  
  FE_RC_1879_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.009   0.027    0.390  
  g150483__184928/ZN        -      A1->ZN  F     NAND2_X4        1  0.018   0.016    0.406  
  FE_RC_2169_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.011   0.015    0.421  
  reg_op1_reg[18]/D         -      D       R     DFF_X1          1  0.009   0.000    0.421  
#-----------------------------------------------------------------------------------------
Path 28: VIOLATED (-0.350 ns) Setup Check with Pin alu_out_q_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.430
              Slack:=   -0.350

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.029    0.356  
  g166479/ZN                          -      A1->ZN  F     NAND2_X1        2  0.019   0.020    0.376  
  g162734/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.392  
  FE_RC_2645_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.405  
  g164256/ZN                          -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.420  
  alu_out_q_reg[26]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.420  
#---------------------------------------------------------------------------------------------------
Path 29: VIOLATED (-0.350 ns) Setup Check with Pin reg_op1_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.119 (P)
            Arrival:=    0.096        0.002

              Setup:-    0.028
      Required Time:=    0.067
       Launch Clock:=    0.002
          Data Path:+    0.416
              Slack:=   -0.350

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.059    0.310  
  g154700/ZN                -      A1->ZN  F     AOI22_X2        1  0.041   0.021    0.332  
  FE_RC_2234_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.017   0.026    0.357  
  FE_RC_2233_0/ZN           -      A1->ZN  F     NOR2_X4         1  0.014   0.013    0.371  
  FE_RC_939_0/ZN            -      A1->ZN  R     NAND4_X4        1  0.006   0.017    0.387  
  g150448__5795/ZN          -      A1->ZN  F     NAND2_X4        1  0.015   0.018    0.405  
  FE_RC_2603_0/ZN           -      A1->ZN  R     NAND2_X4        1  0.010   0.013    0.418  
  reg_op1_reg[1]/D          -      D       R     DFF_X1          1  0.007   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 30: VIOLATED (-0.350 ns) Setup Check with Pin reg_op1_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.099       -0.002

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.002
          Data Path:+    0.423
              Slack:=   -0.350

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC753_n_8131/Z       -      A->Z    F     BUF_X8          7  0.017   0.036    0.126  
  FE_OFC391_n_8131/ZN       -      A->ZN   R     INV_X8          5  0.009   0.019    0.145  
  g166157/ZN                -      A1->ZN  F     NAND2_X4        3  0.011   0.018    0.163  
  g166159_dup/ZN            -      A1->ZN  R     NOR2_X4         2  0.011   0.033    0.196  
  FE_RC_567_0/ZN            -      A2->ZN  F     NAND2_X4        2  0.023   0.022    0.219  
  FE_OCPC1494_n_15633/Z     -      A->Z    F     BUF_X8         11  0.014   0.034    0.253  
  FE_RC_208_0/ZN            -      B1->ZN  R     OAI22_X2        1  0.009   0.034    0.287  
  g182971/ZN                -      A->ZN   F     INV_X1          1  0.026   0.011    0.298  
  FE_RC_2311_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.008   0.016    0.314  
  g153446/ZN                -      A1->ZN  F     NOR2_X1         1  0.012   0.012    0.326  
  g183581/ZN                -      A2->ZN  R     NAND2_X2        1  0.008   0.020    0.346  
  g183579/ZN                -      A2->ZN  F     NOR2_X4         1  0.013   0.012    0.358  
  FE_RC_2057_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.006   0.026    0.385  
  g150485__181688/ZN        -      A1->ZN  F     NAND2_X2        1  0.019   0.021    0.405  
  FE_RC_2434_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.014   0.015    0.421  
  reg_op1_reg[19]/D         -      D       R     DFF_X1          1  0.008   0.000    0.421  
#-----------------------------------------------------------------------------------------
Path 31: VIOLATED (-0.350 ns) Setup Check with Pin reg_op1_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.001
          Data Path:+    0.424
              Slack:=   -0.350

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK  -      CK      R     (arrival)      64  0.072       -    0.001  
  decoded_imm_j_reg[17]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.091    0.092  
  FE_OCPC1936_n_8133/ZN     -      A->ZN   R     INV_X4          5  0.017   0.028    0.120  
  FE_OCPC1937_n_8133/ZN     -      A->ZN   F     INV_X4          3  0.016   0.012    0.133  
  g165886/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.022    0.154  
  FE_OCPC2036_n_16011/ZN    -      A->ZN   F     INV_X4          1  0.017   0.010    0.164  
  g164906/ZN                -      A2->ZN  R     NAND2_X4        1  0.006   0.016    0.181  
  FE_OCPC2413_n_14692/Z     -      A->Z    R     BUF_X8         10  0.010   0.037    0.217  
  FE_OCPC792_n_14692/Z      -      A->Z    R     BUF_X8          3  0.024   0.027    0.244  
  g156750/ZN                -      A1->ZN  F     NOR2_X2         1  0.008   0.008    0.252  
  FE_RC_2430_0/ZN           -      A1->ZN  R     NOR2_X2         1  0.006   0.023    0.275  
  FE_RC_2429_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.016   0.024    0.299  
  g153717/ZN                -      A1->ZN  R     NOR2_X4         1  0.014   0.029    0.328  
  g153321/ZN                -      A1->ZN  F     NAND2_X4        1  0.018   0.017    0.345  
  g153094/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.029    0.374  
  FE_RC_2121_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.015   0.020    0.394  
  g149959/ZN                -      A->ZN   R     INV_X1          1  0.014   0.016    0.410  
  FE_RC_51_0/ZN             -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.425  
  reg_op1_reg[30]/D         -      D       F     DFF_X1          1  0.009   0.000    0.425  
#-----------------------------------------------------------------------------------------
Path 32: VIOLATED (-0.350 ns) Setup Check with Pin alu_out_q_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.432
              Slack:=   -0.350

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167648/ZN      -      A1->ZN  F     NAND2_X1        2  0.018   0.020    0.352  
  g166547/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.368  
  g166546/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.381  
  g166545/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.394  
  g158389/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.407  
  g154601/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.422  
  alu_out_q_reg[15]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.422  
#---------------------------------------------------------------------------------------------------
Path 33: VIOLATED (-0.350 ns) Setup Check with Pin alu_out_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.432
              Slack:=   -0.350

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167646/ZN      -      A1->ZN  F     NAND2_X1        2  0.018   0.020    0.352  
  g166507/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.367  
  g166506/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.380  
  g166505/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.394  
  g158370/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.407  
  g154603/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.421  
  alu_out_q_reg[14]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.421  
#---------------------------------------------------------------------------------------------------
Path 34: VIOLATED (-0.349 ns) Setup Check with Pin alu_out_q_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.430
              Slack:=   -0.349

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g166575/ZN                          -      A2->ZN  F     NAND2_X1        1  0.009   0.023    0.333  
  g167178/ZN                          -      A1->ZN  R     NAND2_X4        5  0.014   0.023    0.356  
  FE_RC_1938_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.014   0.012    0.367  
  FE_RC_1937_0/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.386  
  g158123/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.402  
  g153469/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.017    0.419  
  alu_out_q_reg[16]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.419  
#---------------------------------------------------------------------------------------------------
Path 35: VIOLATED (-0.349 ns) Setup Check with Pin alu_out_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.430
              Slack:=   -0.349

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167645/ZN      -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.347  
  g166523/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.362  
  g166522/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.374  
  g166521/ZN                          -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.388  
  g158166/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.401  
  g154600/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.018    0.419  
  alu_out_q_reg[12]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.419  
#---------------------------------------------------------------------------------------------------
Path 36: VIOLATED (-0.349 ns) Setup Check with Pin reg_op1_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.119 (P)
            Arrival:=    0.097        0.002

              Setup:-    0.028
      Required Time:=    0.069
       Launch Clock:=    0.002
          Data Path:+    0.416
              Slack:=   -0.349

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.058    0.310  
  g154625/ZN                -      A1->ZN  F     AOI22_X4        1  0.041   0.021    0.331  
  FE_RC_974_0/ZN            -      A2->ZN  R     NAND3_X2        1  0.017   0.023    0.355  
  FE_RC_975_0/ZN            -      A->ZN   F     INV_X2          1  0.013   0.013    0.367  
  FE_RC_2152_0/ZN           -      A3->ZN  R     NAND4_X4        1  0.007   0.022    0.389  
  g150456__3772/ZN          -      A1->ZN  F     NAND2_X4        1  0.015   0.016    0.405  
  FE_RC_2478_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.010   0.012    0.418  
  reg_op1_reg[4]/D          -      D       R     DFF_X1          1  0.007   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 37: VIOLATED (-0.349 ns) Setup Check with Pin reg_op2_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=    0.001
          Data Path:+    0.412
              Slack:=   -0.349

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.041    0.281  
  g156521/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.305  
  g155154/ZN               -      A2->ZN  F     NOR2_X2         1  0.016   0.011    0.316  
  g154046/ZN               -      A1->ZN  R     NAND2_X1        1  0.006   0.018    0.334  
  g153777/ZN               -      A2->ZN  F     NOR2_X1         1  0.013   0.013    0.347  
  g153300/ZN               -      A2->ZN  R     NAND2_X2        1  0.007   0.025    0.372  
  g153117/ZN               -      A1->ZN  F     NOR2_X4         2  0.017   0.013    0.385  
  FE_RC_1943_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.007   0.028    0.414  
  reg_op2_reg[1]/D         -      D       R     DFF_X1          1  0.020   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 38: VIOLATED (-0.348 ns) Setup Check with Pin reg_op1_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.348

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.037    0.289  
  g155016/ZN                -      A1->ZN  F     AOI22_X2        1  0.036   0.020    0.309  
  FE_RC_837_0/ZN            -      A1->ZN  R     NAND2_X2        1  0.016   0.023    0.332  
  FE_RC_836_0/ZN            -      A1->ZN  F     NOR2_X4         1  0.014   0.010    0.341  
  FE_RC_835_0/ZN            -      A1->ZN  R     NAND2_X4        1  0.006   0.019    0.360  
  g153085/ZN                -      A1->ZN  F     NOR2_X4         1  0.014   0.012    0.372  
  FE_RC_2890_0/ZN           -      B1->ZN  R     OAI21_X4        1  0.009   0.023    0.396  
  FE_RC_2250_0/ZN           -      A->ZN   F     INV_X2          1  0.016   0.009    0.405  
  FE_RC_2266_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.005   0.014    0.418  
  reg_op1_reg[22]/D         -      D       R     DFF_X1          1  0.011   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 39: VIOLATED (-0.348 ns) Setup Check with Pin alu_out_q_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (F) alu_out_q_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.161 (P)    0.107 (P)
            Arrival:=    0.143       -0.011

              Setup:-    0.038
      Required Time:=    0.105
       Launch Clock:=   -0.011
          Data Path:+    0.464
              Slack:=   -0.348

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g167252/ZN                          -      A1->ZN  R     NAND2_X4        8  0.009   0.025    0.352  
  FE_OCPC2467_n_17600/Z               -      A->Z    R     BUF_X1          1  0.018   0.030    0.382  
  g160/ZN                             -      A1->ZN  F     NAND2_X2        1  0.011   0.013    0.395  
  g159/ZN                             -      A->ZN   R     INV_X2          1  0.007   0.012    0.407  
  g167214/ZN                          -      C1->ZN  F     OAI211_X2       1  0.007   0.018    0.425  
  g166643/ZN                          -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.442  
  g154608/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.453  
  alu_out_q_reg[27]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.453  
#---------------------------------------------------------------------------------------------------
Path 40: VIOLATED (-0.348 ns) Setup Check with Pin alu_out_q_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.028
      Required Time:=    0.072
       Launch Clock:=   -0.011
          Data Path:+    0.431
              Slack:=   -0.348

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X2          7  0.027   0.031    0.153  
  g72273__175981/ZN                   -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.175  
  g42/ZN                              -      A1->ZN  F     NAND2_X4        4  0.012   0.016    0.191  
  FE_RC_744_0/ZN                      -      A->ZN   R     OAI21_X4        1  0.009   0.020    0.211  
  FE_RC_743_0/ZN                      -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.227  
  g167742/ZN                          -      A1->ZN  R     NAND2_X4        2  0.009   0.016    0.243  
  FE_RC_2144_0/ZN                     -      A2->ZN  F     NAND3_X4        1  0.012   0.022    0.265  
  FE_RC_1882_0/ZN                     -      A2->ZN  R     NAND3_X4        1  0.011   0.020    0.285  
  g169935/ZN                          -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.301  
  g166575/ZN                          -      A1->ZN  R     NAND2_X1        1  0.010   0.026    0.327  
  g167178/ZN                          -      A1->ZN  F     NAND2_X4        5  0.019   0.021    0.349  
  fopt174193/ZN                       -      A->ZN   R     INV_X2          2  0.012   0.017    0.366  
  g167176/ZN                          -      A1->ZN  F     NAND2_X2        1  0.010   0.011    0.377  
  FE_RC_2528_0/ZN                     -      A2->ZN  R     NAND3_X1        1  0.006   0.017    0.394  
  g158149/ZN                          -      A1->ZN  F     NAND2_X1        1  0.012   0.013    0.407  
  g153471/ZN                          -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.420  
  alu_out_q_reg[18]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.420  
#---------------------------------------------------------------------------------------------------
Path 41: VIOLATED (-0.348 ns) Setup Check with Pin reg_op1_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.348

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.034    0.286  
  FE_OCPC2464_n_14693/Z     -      A->Z    R     BUF_X4          1  0.034   0.029    0.315  
  g155167/ZN                -      A1->ZN  F     AOI22_X2        1  0.008   0.017    0.332  
  FE_RC_2609_0/ZN           -      A2->ZN  R     NAND2_X2        1  0.015   0.020    0.352  
  FE_RC_2608_0/ZN           -      A1->ZN  F     NOR2_X2         1  0.010   0.009    0.361  
  FE_RC_2607_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.012   0.023    0.384  
  g167100/ZN                -      A1->ZN  F     NAND2_X4        1  0.016   0.017    0.401  
  FE_RC_2174_0/ZN           -      A1->ZN  R     NAND3_X1        1  0.010   0.017    0.418  
  reg_op1_reg[20]/D         -      D       R     DFF_X1          1  0.012   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 42: VIOLATED (-0.348 ns) Setup Check with Pin alu_out_q_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.429
              Slack:=   -0.348

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167644/ZN      -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.347  
  g166497/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.362  
  g166496/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.374  
  g120/ZN                             -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.388  
  g158165/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.401  
  g154599/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.018    0.418  
  alu_out_q_reg[11]/D                 -      D       R     DFF_X1          1  0.012   0.000    0.418  
#---------------------------------------------------------------------------------------------------
Path 43: VIOLATED (-0.348 ns) Setup Check with Pin reg_op1_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.116 (P)
            Arrival:=    0.100       -0.002

              Setup:-    0.022
      Required Time:=    0.077
       Launch Clock:=   -0.002
          Data Path:+    0.428
              Slack:=   -0.348

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  R     DFF_X1          1  0.070   0.095    0.093  
  FE_OCPC753_n_8131/Z       -      A->Z    R     BUF_X8          7  0.021   0.035    0.128  
  FE_OFC391_n_8131/ZN       -      A->ZN   F     INV_X8          5  0.015   0.014    0.142  
  g167585/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.019    0.161  
  FE_RC_2494_0/ZN           -      A->ZN   F     INV_X4          1  0.014   0.009    0.170  
  FE_RC_2493_0/ZN           -      A1->ZN  R     NAND2_X4        2  0.005   0.015    0.185  
  g170113/ZN                -      A1->ZN  F     NOR2_X4         2  0.011   0.013    0.198  
  FE_OCPC1939_n_20604/ZN    -      A->ZN   R     INV_X8         15  0.011   0.039    0.237  
  FE_RC_518_0/ZN            -      A1->ZN  F     NOR2_X2         1  0.028   0.014    0.251  
  FE_RC_517_0/ZN            -      A1->ZN  R     NOR2_X4         1  0.010   0.019    0.270  
  FE_RC_516_0/ZN            -      A2->ZN  F     NAND2_X2        1  0.012   0.019    0.289  
  g153714/ZN                -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.319  
  g153297/ZN                -      A1->ZN  F     NAND2_X2        1  0.016   0.021    0.340  
  FE_RC_797_0/ZN            -      A2->ZN  R     NOR2_X4         1  0.011   0.036    0.376  
  g149971__7675/ZN          -      C1->ZN  F     OAI211_X2       1  0.021   0.021    0.397  
  g149958/ZN                -      A->ZN   R     INV_X1          1  0.013   0.016    0.413  
  FE_RC_1880_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.426  
  reg_op1_reg[29]/D         -      D       F     DFFS_X1         1  0.007   0.000    0.426  
#-----------------------------------------------------------------------------------------
Path 44: VIOLATED (-0.348 ns) Setup Check with Pin reg_op1_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.119 (P)
            Arrival:=    0.100        0.002

              Setup:-    0.028
      Required Time:=    0.072
       Launch Clock:=    0.002
          Data Path:+    0.418
              Slack:=   -0.348

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.135  
  g178146/ZN                -      A1->ZN  F     NAND2_X4        2  0.021   0.016    0.151  
  FE_RC_764_0/ZN            -      A1->ZN  R     NOR2_X4         4  0.009   0.043    0.194  
  g164906/ZN                -      A1->ZN  F     NAND2_X4        1  0.033   0.018    0.212  
  FE_OCPC2413_n_14692/Z     -      A->Z    F     BUF_X8         10  0.012   0.039    0.252  
  g164905/ZN                -      A->ZN   R     INV_X8         21  0.013   0.051    0.303  
  g154495/ZN                -      A1->ZN  F     AOI22_X2        1  0.040   0.020    0.323  
  FE_RC_261_0/ZN            -      A1->ZN  R     NAND2_X2        1  0.016   0.023    0.346  
  FE_RC_260_0/ZN            -      A1->ZN  F     NOR2_X4         1  0.014   0.011    0.357  
  FE_RC_2468_0/ZN           -      A4->ZN  R     NAND4_X4        1  0.008   0.027    0.384  
  g150466__171594/ZN        -      A1->ZN  F     NAND2_X2        1  0.017   0.022    0.406  
  FE_RC_2677_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.013   0.014    0.420  
  reg_op1_reg[9]/D          -      D       R     DFF_X1          1  0.007   0.000    0.420  
#-----------------------------------------------------------------------------------------
Path 45: VIOLATED (-0.348 ns) Setup Check with Pin reg_op2_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=    0.001
          Data Path:+    0.410
              Slack:=   -0.348

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.041    0.280  
  g156323/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.020    0.300  
  FE_RC_2244_0/ZN          -      A->ZN   F     INV_X1          1  0.012   0.011    0.311  
  FE_RC_2243_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.006   0.017    0.329  
  FE_RC_2092_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.014   0.010    0.339  
  FE_RC_2091_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.357  
  g153118/ZN               -      A1->ZN  F     NOR2_X2         2  0.012   0.016    0.373  
  FE_RC_2304_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.010   0.038    0.411  
  reg_op2_reg[0]/D         -      D       R     DFF_X1          1  0.028   0.000    0.411  
#----------------------------------------------------------------------------------------
Path 46: VIOLATED (-0.348 ns) Setup Check with Pin reg_op1_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.416
              Slack:=   -0.348

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[18]/Q   -      CK->Q   R     DFF_X1          2  0.072   0.111    0.112  
  FE_OCPC1964_n_25212/ZN    -      A->ZN   F     INV_X2          3  0.016   0.018    0.130  
  FE_OCPC1966_n_25212/Z     -      A->Z    F     BUF_X8          4  0.010   0.028    0.158  
  g166615/ZN                -      A2->ZN  R     NOR2_X4         2  0.006   0.035    0.194  
  g73/ZN                    -      A1->ZN  F     NAND2_X4        3  0.023   0.024    0.217  
  FE_OCPC1976_n_15283/Z     -      A->Z    F     BUF_X8          2  0.013   0.029    0.247  
  FE_OCPC1980_n_15283/ZN    -      A->ZN   R     INV_X8         16  0.006   0.028    0.275  
  g155753/ZN                -      A1->ZN  F     NAND2_X2        1  0.023   0.017    0.292  
  FE_RC_2307_0/ZN           -      A2->ZN  R     NAND3_X2        1  0.010   0.019    0.311  
  g153450/ZN                -      A2->ZN  F     NOR2_X2         1  0.012   0.013    0.324  
  FE_RC_972_0/ZN            -      A2->ZN  R     NAND2_X4        1  0.007   0.017    0.341  
  FE_RC_1079_0/ZN           -      A2->ZN  F     NOR2_X4         1  0.010   0.012    0.353  
  FE_RC_1078_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.007   0.027    0.380  
  g150480__181686/ZN        -      A1->ZN  F     NAND2_X2        1  0.019   0.020    0.401  
  FE_RC_552_0/ZN            -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.418  
  reg_op1_reg[16]/D         -      D       R     DFF_X1          1  0.009   0.000    0.418  
#-----------------------------------------------------------------------------------------
Path 47: VIOLATED (-0.348 ns) Setup Check with Pin reg_op2_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.032
      Required Time:=    0.067
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.348

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2340_n_2128/ZN    -      A->ZN   R     INV_X4         11  0.022   0.047    0.287  
  g156613/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.018    0.305  
  FE_RC_1941_0/ZN          -      A1->ZN  R     NAND4_X1        1  0.012   0.019    0.324  
  g153754/ZN               -      A1->ZN  F     NOR2_X1         1  0.015   0.013    0.337  
  g153168/ZN               -      A2->ZN  R     NAND2_X2        1  0.008   0.028    0.365  
  g153096/ZN               -      A1->ZN  F     NOR2_X4         1  0.019   0.015    0.380  
  FE_RC_1344_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.009   0.034    0.414  
  reg_op2_reg[29]/D        -      D       R     DFF_X1          1  0.025   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 48: VIOLATED (-0.347 ns) Setup Check with Pin alu_out_q_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.428
              Slack:=   -0.347

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_637_0/ZN                      -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.324  
  FE_RC_636_0/ZN                      -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.342  
  g166787_dup/ZN                      -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.358  
  FE_RC_550_0/ZN                      -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.371  
  FE_RC_2301_0/ZN                     -      A->ZN   R     INV_X1          1  0.007   0.017    0.388  
  FE_RC_2299_0/ZN                     -      B2->ZN  F     OAI21_X2        1  0.011   0.015    0.403  
  g154598/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.418  
  alu_out_q_reg[9]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------------------
Path 49: VIOLATED (-0.347 ns) Setup Check with Pin reg_op1_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.002
          Data Path:+    0.420
              Slack:=   -0.347

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK       -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN       -      CK->QN  R     DFF_X1          2  0.072   0.104    0.106  
  FE_OFC379_n_8132/ZN            -      A->ZN   F     INV_X4          7  0.029   0.023    0.129  
  FE_OCPC2411_FE_OFN88_n_8132/Z  -      A->Z    F     BUF_X2          1  0.013   0.028    0.156  
  g176654_dup/ZN                 -      A2->ZN  F     AND2_X4         2  0.005   0.031    0.188  
  g157203/ZN                     -      A1->ZN  R     NAND2_X4        2  0.008   0.015    0.203  
  FE_OCPC1617_n_2084/ZN          -      A->ZN   F     INV_X4          3  0.011   0.016    0.218  
  FE_OCPC1622_n_2084/ZN          -      A->ZN   R     INV_X8          5  0.009   0.021    0.239  
  g156176/ZN                     -      A1->ZN  F     NOR2_X2         1  0.012   0.010    0.249  
  FE_RC_2285_0/ZN                -      A1->ZN  R     NOR2_X2         1  0.006   0.022    0.272  
  FE_RC_2284_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.016   0.016    0.288  
  FE_RC_2168_0/ZN                -      A2->ZN  R     NOR2_X2         1  0.009   0.028    0.315  
  FE_RC_2167_0/ZN                -      A1->ZN  F     NAND2_X2        1  0.015   0.024    0.339  
  FE_RC_2166_0/ZN                -      B2->ZN  R     OAI21_X4        1  0.013   0.032    0.372  
  FE_RC_2155_0/ZN                -      A1->ZN  F     NAND2_X4        1  0.017   0.021    0.393  
  g150496__184909/ZN             -      A1->ZN  R     NAND2_X4        1  0.013   0.015    0.409  
  FE_RC_1870_0/ZN                -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.422  
  reg_op1_reg[25]/D              -      D       F     DFF_X1          1  0.007   0.000    0.422  
#----------------------------------------------------------------------------------------------
Path 50: VIOLATED (-0.346 ns) Setup Check with Pin alu_out_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.429
              Slack:=   -0.346

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.024    0.332  
  addinc_ADD_UNS_OP_2_g167639/ZN      -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.348  
  g166502/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.362  
  g166501/ZN                          -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.376  
  g166500/ZN                          -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.391  
  g158374/ZN                          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.404  
  g154602/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.418  
  alu_out_q_reg[13]/D                 -      D       R     DFF_X2          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------------------
Path 51: VIOLATED (-0.346 ns) Setup Check with Pin reg_op2_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.097        0.001

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=    0.001
          Data Path:+    0.413
              Slack:=   -0.346

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.256  
  FE_OCPC2018_n_2146/ZN    -      A->ZN   F     INV_X2          1  0.019   0.009    0.265  
  g156403/ZN               -      A1->ZN  R     NOR2_X2         1  0.006   0.022    0.287  
  g171505/ZN               -      A2->ZN  F     NOR2_X2         1  0.016   0.011    0.298  
  g171504/ZN               -      A1->ZN  R     NAND3_X1        1  0.006   0.019    0.317  
  g171503/ZN               -      A1->ZN  F     NOR2_X2         1  0.015   0.010    0.327  
  g153303/ZN               -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.345  
  g153059/ZN               -      A2->ZN  F     NOR2_X4         1  0.013   0.016    0.362  
  FE_RC_997_0/ZN           -      B1->ZN  R     OAI21_X2        1  0.008   0.029    0.391  
  g152087/ZN               -      A->ZN   F     INV_X2          1  0.021   0.009    0.400  
  g150562__177771/ZN       -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.414  
  reg_op2_reg[6]/D         -      D       R     DFF_X1          1  0.010   0.000    0.414  
#----------------------------------------------------------------------------------------
Path 52: VIOLATED (-0.346 ns) Setup Check with Pin alu_out_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.424
              Slack:=   -0.346

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X2          7  0.027   0.031    0.153  
  g164742/ZN                          -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.176  
  g46/ZN                              -      A2->ZN  F     NAND2_X4        2  0.013   0.014    0.189  
  g164442/ZN                          -      A1->ZN  R     NAND2_X2        3  0.007   0.018    0.207  
  g164441/ZN                          -      A->ZN   F     INV_X2          1  0.013   0.009    0.216  
  g165490/ZN                          -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.238  
  g167134/ZN                          -      A1->ZN  R     AND2_X2         1  0.016   0.037    0.275  
  g167133/ZN                          -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.292  
  FE_OCPC1479_n_17471/Z               -      A->Z    F     BUF_X4          4  0.009   0.026    0.318  
  g170935/ZN                          -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.331  
  g170934/ZN                          -      A1->ZN  F     NAND2_X1        2  0.011   0.017    0.348  
  FE_RC_1462_0/ZN                     -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.365  
  FE_RC_1461_0/ZN                     -      A->ZN   F     OAI211_X1       1  0.010   0.029    0.394  
  g154595/ZN                          -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.413  
  alu_out_q_reg[5]/D                  -      D       R     DFF_X1          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------------------
Path 53: VIOLATED (-0.345 ns) Setup Check with Pin reg_op1_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.002
          Data Path:+    0.419
              Slack:=   -0.345

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  F     DFF_X1          2  0.072   0.099    0.101  
  FE_OFC379_n_8132/ZN       -      A->ZN   R     INV_X4          7  0.021   0.034    0.134  
  g181510/ZN                -      A1->ZN  F     NOR2_X1         1  0.021   0.011    0.145  
  g181509/ZN                -      A1->ZN  F     AND2_X2         2  0.008   0.032    0.177  
  g175159/ZN                -      A1->ZN  R     NAND2_X4       14  0.009   0.047    0.224  
  FE_RC_152_0/ZN            -      A1->ZN  F     NOR2_X1         1  0.042   0.016    0.240  
  FE_RC_2272_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.013   0.029    0.269  
  FE_RC_2271_0/ZN           -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.289  
  g153680/ZN                -      A2->ZN  R     NOR2_X2         1  0.011   0.031    0.320  
  FE_RC_870_0/ZN            -      A2->ZN  F     NAND2_X2        1  0.017   0.019    0.340  
  g153078/ZN                -      A2->ZN  R     NOR2_X4         1  0.010   0.036    0.375  
  FE_RC_2423_0/ZN           -      B1->ZN  F     OAI21_X2        1  0.021   0.017    0.392  
  FE_RC_945_0/ZN            -      A->ZN   R     INV_X2          1  0.010   0.016    0.409  
  FE_RC_2093_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.420  
  reg_op1_reg[17]/D         -      D       F     DFF_X1          1  0.007   0.000    0.420  
#-----------------------------------------------------------------------------------------
Path 54: VIOLATED (-0.345 ns) Setup Check with Pin reg_op1_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.413
              Slack:=   -0.345

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN  -      CK->QN  R     DFF_X1          2  0.072   0.104    0.106  
  FE_RC_2287_0/Z            -      A->Z    R     BUF_X4          4  0.029   0.036    0.142  
  FE_RC_2060_0/ZN           -      A2->ZN  F     NAND3_X4        1  0.016   0.026    0.168  
  FE_RC_2061_0/ZN           -      A->ZN   R     INV_X8          5  0.013   0.023    0.191  
  g174674/ZN                -      A1->ZN  F     NAND2_X4        4  0.012   0.022    0.213  
  g182905/ZN                -      A->ZN   R     INV_X4         20  0.013   0.062    0.275  
  FE_RC_2318_0/ZN           -      B1->ZN  F     AOI22_X4        1  0.054   0.027    0.302  
  FE_RC_32_0/ZN             -      A2->ZN  F     AND2_X2         1  0.020   0.036    0.337  
  FE_RC_31_0/ZN             -      A2->ZN  R     NAND3_X2        1  0.006   0.017    0.355  
  FE_RC_1131_0/ZN           -      A->ZN   F     INV_X2          1  0.012   0.012    0.367  
  FE_RC_2475_0/ZN           -      A2->ZN  R     NAND3_X4        1  0.007   0.019    0.386  
  FE_RC_1129_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.013   0.012    0.399  
  FE_RC_1347_0/ZN           -      A2->ZN  R     NAND3_X1        1  0.006   0.016    0.415  
  reg_op1_reg[31]/D         -      D       R     DFF_X1          1  0.011   0.000    0.415  
#-----------------------------------------------------------------------------------------
Path 55: VIOLATED (-0.345 ns) Setup Check with Pin reg_op2_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.002

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.002
          Data Path:+    0.411
              Slack:=   -0.345

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1982_n_8130/ZN     -      A->ZN   R     INV_X1          3  0.015   0.040    0.130  
  g185518/ZN                -      A1->ZN  R     AND2_X4         8  0.028   0.067    0.197  
  g157182/ZN                -      A2->ZN  F     NAND2_X4        3  0.034   0.026    0.224  
  g156993/ZN                -      A->ZN   R     INV_X8         22  0.013   0.040    0.263  
  FE_OCPC2331_n_2125/Z      -      A->Z    R     BUF_X8          6  0.028   0.029    0.293  
  g156195/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.306  
  FE_RC_1549_0/ZN           -      A4->ZN  R     NAND4_X1        1  0.007   0.026    0.332  
  g153801/ZN                -      A2->ZN  F     NOR2_X2         1  0.018   0.012    0.344  
  g153317/ZN                -      A1->ZN  R     NAND2_X1        1  0.007   0.027    0.371  
  g153097/ZN                -      A1->ZN  F     NOR2_X4         1  0.022   0.015    0.386  
  FE_RC_1504_0/ZN           -      C1->ZN  R     OAI211_X4       1  0.009   0.026    0.413  
  reg_op2_reg[27]/D         -      D       R     DFF_X1          1  0.018   0.000    0.413  
#-----------------------------------------------------------------------------------------
Path 56: VIOLATED (-0.344 ns) Setup Check with Pin alu_out_q_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.424
              Slack:=   -0.344

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g166575/ZN                          -      A2->ZN  F     NAND2_X1        1  0.009   0.023    0.333  
  g167178/ZN                          -      A1->ZN  R     NAND2_X4        5  0.014   0.023    0.356  
  g167181/ZN                          -      A1->ZN  F     NAND2_X2        2  0.014   0.017    0.373  
  g166955/ZN                          -      A1->ZN  R     NAND2_X2        1  0.009   0.014    0.387  
  FE_RC_2728_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.008   0.013    0.399  
  FE_RC_1505_0/ZN                     -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.413  
  alu_out_q_reg[24]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.413  
#---------------------------------------------------------------------------------------------------
Path 57: VIOLATED (-0.344 ns) Setup Check with Pin reg_op1_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.002
          Data Path:+    0.417
              Slack:=   -0.344

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  decoded_imm_j_reg[16]/CK       -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[16]/QN       -      CK->QN  R     DFF_X1          2  0.072   0.104    0.106  
  FE_OFC379_n_8132/ZN            -      A->ZN   F     INV_X4          7  0.029   0.022    0.128  
  FE_OCPC1460_FE_OFN88_n_8132/Z  -      A->Z    F     BUF_X2          3  0.013   0.037    0.165  
  g166835/ZN                     -      A1->ZN  F     AND2_X4         1  0.011   0.028    0.193  
  FE_RC_2386_0/ZN                -      A2->ZN  R     NAND3_X4        7  0.006   0.031    0.224  
  g166842/ZN                     -      A1->ZN  F     NOR2_X1         1  0.024   0.012    0.236  
  g166841/ZN                     -      A->ZN   R     AOI21_X1        1  0.008   0.040    0.276  
  g154009/ZN                     -      A1->ZN  F     NAND2_X1        1  0.023   0.023    0.299  
  g153709/ZN                     -      A1->ZN  R     NOR2_X2         1  0.013   0.026    0.325  
  g153203/ZN                     -      A2->ZN  F     NAND2_X2        1  0.016   0.015    0.340  
  FE_RC_2449_0/ZN                -      A->ZN   R     INV_X2          1  0.008   0.014    0.354  
  FE_RC_2448_0/ZN                -      A1->ZN  F     NAND3_X2        1  0.008   0.025    0.380  
  g167123/ZN                     -      A1->ZN  R     NAND2_X2        1  0.017   0.023    0.402  
  FE_RC_1338_0/ZN                -      A1->ZN  F     NAND3_X2        1  0.013   0.017    0.419  
  reg_op1_reg[27]/D              -      D       F     DFF_X1          1  0.009   0.000    0.419  
#----------------------------------------------------------------------------------------------
Path 58: VIOLATED (-0.344 ns) Setup Check with Pin decoder_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[14]/CK
              Clock: (R) clk
           Endpoint: (R) decoder_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.117 (P)
            Arrival:=    0.096       -0.001

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.001
          Data Path:+    0.413
              Slack:=   -0.344

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op1_reg[14]/CK     -      CK      R     (arrival)      62  0.072       -   -0.001  
  reg_op1_reg[14]/QN     -      CK->QN  F     DFF_X1          2  0.072   0.091    0.090  
  FE_OCPC875_n_8365/Z    -      A->Z    F     BUF_X4          4  0.016   0.032    0.121  
  g167447/ZN             -      A1->ZN  R     NAND2_X4        3  0.007   0.016    0.137  
  g167445/ZN             -      A2->ZN  F     NAND2_X4        3  0.011   0.017    0.154  
  g2656/ZN               -      A2->ZN  R     NOR2_X2         1  0.009   0.024    0.178  
  FE_RC_2540_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.012   0.018    0.195  
  FE_RC_2541_0/ZN        -      A->ZN   R     INV_X2          1  0.009   0.019    0.214  
  FE_RC_2081_0/ZN        -      A2->ZN  F     NAND3_X4        2  0.012   0.024    0.238  
  g165349/ZN             -      A1->ZN  R     NAND2_X1        1  0.015   0.022    0.260  
  FE_RC_108_0/ZN         -      C2->ZN  F     OAI211_X2       1  0.013   0.024    0.284  
  g165900/ZN             -      A1->ZN  R     NAND2_X2        1  0.014   0.022    0.306  
  g175293/ZN             -      A1->ZN  F     NAND3_X4        3  0.013   0.030    0.336  
  g175296/ZN             -      A2->ZN  R     NOR2_X2         3  0.019   0.045    0.381  
  FE_RC_1300_0/ZN        -      A2->ZN  F     NAND2_X1        1  0.027   0.017    0.398  
  FE_RC_1299_0/ZN        -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.412  
  decoder_trigger_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.412  
#--------------------------------------------------------------------------------------
Path 59: VIOLATED (-0.344 ns) Setup Check with Pin reg_op1_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[18]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.002
          Data Path:+    0.412
              Slack:=   -0.344

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[18]/CK  -      CK      R     (arrival)      64  0.072       -    0.002  
  decoded_imm_j_reg[18]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.085    0.087  
  FE_OCPC1463_n_8134/Z      -      A->Z    F     BUF_X4          4  0.014   0.032    0.118  
  fopt131/ZN                -      A->ZN   R     INV_X2          2  0.008   0.024    0.142  
  FE_RC_2431_0/ZN           -      A2->ZN  F     NAND3_X4        2  0.017   0.024    0.167  
  FE_RC_900_0_dup/ZN        -      A->ZN   R     INV_X4          5  0.012   0.025    0.192  
  g181224/ZN                -      A1->ZN  R     AND2_X4        20  0.016   0.081    0.273  
  g154881/ZN                -      B1->ZN  F     AOI22_X2        1  0.054   0.029    0.302  
  FE_RC_1088_0/ZN           -      A1->ZN  F     AND2_X2         1  0.020   0.033    0.335  
  FE_RC_1087_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.006   0.020    0.355  
  FE_RC_2248_0/ZN           -      A2->ZN  F     NOR2_X4         1  0.017   0.012    0.367  
  FE_RC_2247_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.008   0.017    0.384  
  g150474__175626/ZN        -      A1->ZN  F     NAND2_X4        1  0.012   0.015    0.399  
  FE_RC_2704_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.414  
  reg_op1_reg[13]/D         -      D       R     DFF_X1          1  0.009   0.000    0.414  
#-----------------------------------------------------------------------------------------
Path 60: VIOLATED (-0.343 ns) Setup Check with Pin reg_op2_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.097        0.002

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.002
          Data Path:+    0.410
              Slack:=   -0.343

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.122    0.124  
  g186483/ZN               -      A1->ZN  R     AND2_X4         8  0.027   0.065    0.189  
  g168099/ZN               -      A2->ZN  F     NAND2_X2        2  0.034   0.025    0.213  
  FE_OCPC1007_n_18492/ZN   -      A->ZN   R     INV_X4          4  0.014   0.023    0.237  
  FE_OCPC2090_n_18493/Z    -      A->Z    R     BUF_X8         23  0.014   0.045    0.281  
  g168132/ZN               -      A1->ZN  F     NAND2_X1        1  0.026   0.018    0.299  
  g154383/ZN               -      A2->ZN  R     NAND3_X1        1  0.011   0.021    0.320  
  g153427/ZN               -      A1->ZN  F     NOR2_X1         1  0.013   0.011    0.331  
  FE_RC_1127_0/ZN          -      A2->ZN  F     AND2_X2         1  0.006   0.031    0.362  
  FE_RC_1485_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.007   0.024    0.386  
  FE_RC_1484_0/ZN          -      A1->ZN  F     NAND2_X4        1  0.015   0.014    0.400  
  FE_RC_1573_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.412  
  reg_op2_reg[7]/D         -      D       R     DFF_X1          1  0.008   0.000    0.412  
#----------------------------------------------------------------------------------------
Path 61: VIOLATED (-0.343 ns) Setup Check with Pin reg_op1_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[15]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.116 (P)
            Arrival:=    0.099       -0.002

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=   -0.002
          Data Path:+    0.416
              Slack:=   -0.343

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[15]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[15]/QN  -      CK->QN  F     DFF_X1          1  0.070   0.092    0.090  
  FE_OCPC753_n_8131/Z       -      A->Z    F     BUF_X8          7  0.017   0.036    0.126  
  FE_OFC391_n_8131/ZN       -      A->ZN   R     INV_X8          5  0.009   0.019    0.145  
  g167585/ZN                -      A1->ZN  F     NAND2_X4        3  0.011   0.017    0.162  
  FE_RC_2494_0/ZN           -      A->ZN   R     INV_X4          1  0.009   0.013    0.176  
  FE_RC_2493_0/ZN           -      A1->ZN  F     NAND2_X4        2  0.007   0.013    0.189  
  g165360/ZN                -      A1->ZN  F     OR2_X4          1  0.008   0.044    0.232  
  g74/ZN                    -      A->ZN   R     INV_X8         19  0.010   0.039    0.271  
  FE_RC_1034_0/ZN           -      B1->ZN  F     AOI22_X1        1  0.030   0.026    0.298  
  FE_RC_2232_0/ZN           -      A2->ZN  F     AND2_X2         1  0.015   0.033    0.331  
  FE_RC_2231_0/ZN           -      A1->ZN  R     NAND3_X2        1  0.006   0.019    0.350  
  FE_RC_315_0/ZN            -      A->ZN   F     INV_X4          1  0.016   0.012    0.362  
  FE_RC_2453_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.007   0.020    0.383  
  g150472__175874/ZN        -      A2->ZN  F     NAND2_X4        1  0.017   0.018    0.401  
  FE_RC_2656_0/ZN           -      A1->ZN  R     NAND2_X2        1  0.013   0.014    0.414  
  reg_op1_reg[12]/D         -      D       R     DFF_X1          1  0.007   0.000    0.414  
#-----------------------------------------------------------------------------------------
Path 62: VIOLATED (-0.343 ns) Setup Check with Pin alu_out_q_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.424
              Slack:=   -0.343

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g181038/ZN                          -      A2->ZN  R     NAND2_X4       10  0.009   0.028    0.355  
  g170825/ZN                          -      A->ZN   F     INV_X2          2  0.019   0.012    0.367  
  g257/ZN                             -      A1->ZN  R     NAND2_X1        1  0.007   0.015    0.382  
  g254/ZN                             -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.398  
  g153470/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.413  
  alu_out_q_reg[17]/D                 -      D       R     DFF_X2          1  0.010   0.000    0.413  
#---------------------------------------------------------------------------------------------------
Path 63: VIOLATED (-0.343 ns) Setup Check with Pin alu_out_q_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.422
              Slack:=   -0.343

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  FE_OCPC1479_n_17471/Z               -      A->Z    R     BUF_X4          4  0.011   0.024    0.318  
  addinc_ADD_UNS_OP_2_g2126/ZN        -      A1->ZN  F     NAND2_X1        2  0.009   0.016    0.335  
  addinc_ADD_UNS_OP_2_g2110_dup/ZN    -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.350  
  FE_RC_2539_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.362  
  FE_RC_2538_0/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.381  
  g158376/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.397  
  g154596/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.411  
  alu_out_q_reg[7]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.411  
#---------------------------------------------------------------------------------------------------
Path 64: VIOLATED (-0.343 ns) Setup Check with Pin reg_next_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.025
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.420
              Slack:=   -0.343

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_RC_2574_0/ZN                   -      A1->ZN  R     NAND2_X4        3  0.011   0.025    0.346  
  g166244/ZN                        -      A1->ZN  F     NAND2_X4        1  0.017   0.015    0.362  
  g167002/ZN                        -      A1->ZN  R     NAND2_X4        2  0.008   0.013    0.375  
  g167001/ZN                        -      A1->ZN  F     NAND2_X2        1  0.009   0.010    0.385  
  g167000/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.400  
  g166999/ZN                        -      A1->ZN  F     NAND3_X1        1  0.009   0.016    0.416  
  reg_next_pc_reg[19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.416  
#-------------------------------------------------------------------------------------------------
Path 65: VIOLATED (-0.343 ns) Setup Check with Pin reg_sh_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.097        0.001

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=    0.001
          Data Path:+    0.408
              Slack:=   -0.343

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.041    0.281  
  g156521/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.024    0.305  
  g155154/ZN               -      A2->ZN  F     NOR2_X2         1  0.016   0.011    0.316  
  g154046/ZN               -      A1->ZN  R     NAND2_X1        1  0.006   0.018    0.334  
  g153777/ZN               -      A2->ZN  F     NOR2_X1         1  0.013   0.013    0.347  
  g153300/ZN               -      A2->ZN  R     NAND2_X2        1  0.007   0.025    0.372  
  g153117/ZN               -      A1->ZN  F     NOR2_X4         2  0.017   0.013    0.385  
  g152512/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.409  
  reg_sh_reg[1]/D          -      D       R     DFF_X1          1  0.017   0.000    0.409  
#----------------------------------------------------------------------------------------
Path 66: VIOLATED (-0.342 ns) Setup Check with Pin reg_next_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.031
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.342

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2573_0/ZN                   -      A2->ZN  F     NAND2_X2        1  0.015   0.020    0.341  
  FE_RC_2572_0/ZN                   -      A1->ZN  R     NAND2_X4        3  0.012   0.025    0.365  
  FE_RC_2044_0_dup/ZN               -      A->ZN   F     INV_X4          2  0.017   0.012    0.378  
  FE_RC_1895_0/ZN                   -      B1->ZN  R     OAI21_X4        2  0.007   0.023    0.401  
  g162514/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.414  
  g162513/ZN                        -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.434  
  reg_next_pc_reg[20]/D             -      D       R     DFF_X1          1  0.020   0.000    0.434  
#-------------------------------------------------------------------------------------------------
Path 67: VIOLATED (-0.342 ns) Setup Check with Pin reg_next_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.342

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  FE_RC_570_0/ZN                    -      A1->ZN  R     NAND2_X4        9  0.013   0.029    0.373  
  FE_RC_2563_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.022   0.021    0.394  
  FE_RC_2578_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.012   0.017    0.411  
  reg_next_pc_reg[16]/D             -      D       R     DFF_X1          1  0.012   0.000    0.411  
#-------------------------------------------------------------------------------------------------
Path 68: VIOLATED (-0.342 ns) Setup Check with Pin reg_op1_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[19]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op1_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.116 (P)
            Arrival:=    0.099       -0.002

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.002
          Data Path:+    0.414
              Slack:=   -0.342

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[19]/CK  -      CK      R     (arrival)      63  0.070       -   -0.002  
  decoded_imm_j_reg[19]/QN  -      CK->QN  R     DFF_X1          2  0.070   0.096    0.094  
  FE_OCPC1961_n_8135/Z      -      A->Z    R     BUF_X4          4  0.022   0.033    0.127  
  g175161/ZN                -      A1->ZN  F     NAND2_X4        1  0.013   0.017    0.144  
  g175160_dup/ZN            -      A->ZN   R     INV_X8         12  0.009   0.031    0.175  
  FE_RC_1501_0/ZN           -      A1->ZN  F     NAND2_X4        1  0.023   0.015    0.190  
  FE_RC_1499_0/ZN           -      A1->ZN  R     NOR2_X4         1  0.009   0.030    0.220  
  FE_RC_1500_0/ZN           -      A->ZN   F     INV_X8         14  0.022   0.018    0.238  
  FE_OCPC1653_n_25926/Z     -      A->Z    F     BUF_X2          2  0.013   0.030    0.268  
  g155523/ZN                -      A1->ZN  R     NOR2_X2         1  0.007   0.022    0.290  
  g155090/ZN                -      A1->ZN  F     NOR2_X2         1  0.016   0.010    0.300  
  g181363/ZN                -      A->ZN   R     OAI221_X1       1  0.008   0.027    0.327  
  g153711/ZN                -      A1->ZN  F     NOR2_X2         1  0.047   0.008    0.336  
  g153296/ZN                -      A1->ZN  R     NAND2_X1        1  0.011   0.020    0.356  
  FE_RC_752_0/ZN            -      A->ZN   F     INV_X2          1  0.013   0.011    0.367  
  FE_RC_2347_0/ZN           -      A2->ZN  R     NAND2_X4        1  0.006   0.019    0.386  
  FE_RC_750_0/ZN            -      A1->ZN  F     NAND2_X4        1  0.012   0.012    0.398  
  FE_RC_33_0/ZN             -      A1->ZN  R     NAND3_X1        1  0.006   0.014    0.412  
  reg_op1_reg[28]/D         -      D       R     DFF_X1          1  0.011   0.000    0.412  
#-----------------------------------------------------------------------------------------
Path 69: VIOLATED (-0.342 ns) Setup Check with Pin reg_op2_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.342

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.040    0.280  
  g155323/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.025    0.305  
  FE_RC_1603_0/ZN          -      A2->ZN  F     NOR2_X2         1  0.016   0.012    0.317  
  FE_RC_1601_0/ZN          -      A2->ZN  R     NAND2_X2        1  0.008   0.018    0.334  
  FE_RC_1597_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.010   0.013    0.347  
  FE_RC_1583_0/ZN          -      A2->ZN  R     NAND4_X4        1  0.007   0.020    0.367  
  FE_RC_1584_0/ZN          -      A->ZN   F     INV_X4          2  0.015   0.013    0.380  
  FE_RC_1487_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.007   0.026    0.407  
  reg_op2_reg[4]/D         -      D       R     DFF_X1          1  0.019   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 70: VIOLATED (-0.341 ns) Setup Check with Pin reg_op2_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.002

              Setup:-    0.027
      Required Time:=    0.072
       Launch Clock:=    0.002
          Data Path:+    0.412
              Slack:=   -0.341

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1981_n_8130/Z      -      A->Z    F     BUF_X4          3  0.015   0.029    0.120  
  g186483/ZN                -      A2->ZN  F     AND2_X4         8  0.006   0.044    0.164  
  g157175/ZN                -      A2->ZN  R     NAND2_X4        3  0.016   0.037    0.201  
  FE_OFC452_n_2140/ZN       -      A->ZN   F     INV_X8         15  0.024   0.032    0.233  
  g156206/ZN                -      A1->ZN  R     NAND2_X2        1  0.021   0.021    0.254  
  FE_RC_1135_0/ZN           -      A3->ZN  F     NAND4_X2        1  0.011   0.031    0.286  
  g153783/ZN                -      A2->ZN  R     NOR2_X2         1  0.017   0.038    0.324  
  g153178/ZN                -      A2->ZN  F     NAND2_X2        1  0.021   0.021    0.344  
  g153080/ZN                -      A2->ZN  R     NOR2_X2         1  0.012   0.045    0.389  
  FE_RC_1561_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.029   0.024    0.414  
  reg_op2_reg[20]/D         -      D       F     DFF_X1          1  0.016   0.000    0.414  
#-----------------------------------------------------------------------------------------
Path 71: VIOLATED (-0.341 ns) Setup Check with Pin alu_out_q_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.028
      Required Time:=    0.072
       Launch Clock:=   -0.011
          Data Path:+    0.424
              Slack:=   -0.341

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g166575/ZN                          -      A2->ZN  F     NAND2_X1        1  0.009   0.023    0.333  
  g167178/ZN                          -      A1->ZN  R     NAND2_X4        5  0.014   0.023    0.356  
  fopt174193/ZN                       -      A->ZN   F     INV_X2          2  0.014   0.011    0.367  
  g162682/ZN                          -      A1->ZN  R     NAND2_X1        1  0.006   0.014    0.380  
  FE_RC_383_0/ZN                      -      A1->ZN  F     NAND3_X1        1  0.010   0.018    0.398  
  g153472/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.413  
  alu_out_q_reg[20]/D                 -      D       R     DFF_X1          1  0.009   0.000    0.413  
#---------------------------------------------------------------------------------------------------
Path 72: VIOLATED (-0.341 ns) Setup Check with Pin alu_out_q_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.422
              Slack:=   -0.341

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1932_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X4         21  0.014   0.054    0.162  
  g72269__164104/ZN                   -      A1->ZN  F     NAND2_X2        4  0.045   0.026    0.187  
  g181209/ZN                          -      A1->ZN  F     AND2_X2         2  0.017   0.033    0.220  
  FE_RC_1437_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.007   0.014    0.234  
  FE_RC_1436_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.251  
  g164312/ZN                          -      A2->ZN  R     NOR2_X4         1  0.010   0.026    0.277  
  g181261/ZN                          -      A2->ZN  R     AND2_X4         2  0.014   0.033    0.310  
  g169934/ZN                          -      A2->ZN  F     NAND2_X4        2  0.009   0.017    0.327  
  g167252/ZN                          -      A1->ZN  R     NAND2_X4        8  0.009   0.025    0.351  
  g525/ZN                             -      A1->ZN  F     NAND2_X2        1  0.018   0.015    0.367  
  g521/ZN                             -      A1->ZN  R     NAND2_X2        1  0.009   0.012    0.379  
  FE_RC_1075_0/ZN                     -      A->ZN   F     INV_X1          1  0.008   0.009    0.388  
  FE_RC_1073_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.411  
  alu_out_q_reg[19]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.411  
#---------------------------------------------------------------------------------------------------
Path 73: VIOLATED (-0.341 ns) Setup Check with Pin reg_op2_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.002

              Setup:-    0.026
      Required Time:=    0.072
       Launch Clock:=    0.002
          Data Path:+    0.411
              Slack:=   -0.341

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1981_n_8130/Z      -      A->Z    F     BUF_X4          3  0.015   0.029    0.120  
  g186483/ZN                -      A2->ZN  F     AND2_X4         8  0.006   0.044    0.164  
  g157175/ZN                -      A2->ZN  R     NAND2_X4        3  0.016   0.037    0.201  
  FE_OFC452_n_2140/ZN       -      A->ZN   F     INV_X8         15  0.024   0.031    0.232  
  g156735/ZN                -      A1->ZN  R     NAND2_X1        1  0.021   0.026    0.258  
  FE_RC_1047_0/ZN           -      A3->ZN  F     NAND4_X2        1  0.014   0.033    0.291  
  g153794/ZN                -      A2->ZN  R     NOR2_X2         1  0.018   0.040    0.331  
  g153175/ZN                -      A1->ZN  F     NAND2_X2        1  0.022   0.024    0.355  
  g153051/ZN                -      A2->ZN  R     NOR2_X4         1  0.013   0.038    0.393  
  FE_RC_1497_0/ZN           -      C1->ZN  F     OAI211_X2       1  0.022   0.020    0.413  
  reg_op2_reg[24]/D         -      D       F     DFF_X1          1  0.014   0.000    0.413  
#-----------------------------------------------------------------------------------------
Path 74: VIOLATED (-0.341 ns) Setup Check with Pin reg_op1_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op1_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=    0.001
          Data Path:+    0.416
              Slack:=   -0.341

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[17]/CK  -      CK      R     (arrival)      64  0.072       -    0.001  
  decoded_imm_j_reg[17]/QN  -      CK->QN  F     DFF_X1          1  0.072   0.091    0.092  
  FE_OCPC1936_n_8133/ZN     -      A->ZN   R     INV_X4          5  0.017   0.028    0.120  
  FE_OCPC1937_n_8133/ZN     -      A->ZN   F     INV_X4          3  0.016   0.012    0.133  
  g165886/ZN                -      A1->ZN  R     NAND2_X4        3  0.007   0.022    0.154  
  FE_OCPC2036_n_16011/ZN    -      A->ZN   F     INV_X4          1  0.017   0.010    0.164  
  g164906/ZN                -      A2->ZN  R     NAND2_X4        1  0.006   0.016    0.181  
  FE_OCPC2413_n_14692/Z     -      A->Z    R     BUF_X8         10  0.010   0.043    0.224  
  g164905/ZN                -      A->ZN   F     INV_X8         21  0.024   0.034    0.257  
  g154468/ZN                -      A1->ZN  R     AOI22_X4        1  0.025   0.034    0.291  
  FE_RC_2594_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.021   0.021    0.312  
  FE_RC_2383_0/ZN           -      A2->ZN  R     NOR2_X4         1  0.011   0.040    0.352  
  FE_RC_2176_0/ZN           -      A1->ZN  F     NAND4_X4        1  0.024   0.029    0.381  
  g150470__183596/ZN        -      A2->ZN  R     NAND2_X4        1  0.017   0.023    0.403  
  FE_RC_2695_0/ZN           -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.417  
  reg_op1_reg[11]/D         -      D       F     DFF_X1          1  0.007   0.000    0.417  
#-----------------------------------------------------------------------------------------
Path 75: VIOLATED (-0.341 ns) Setup Check with Pin reg_next_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.004
          Data Path:+    0.414
              Slack:=   -0.341

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118_dup/Z          -      A->Z    R     BUF_X4          6  0.015   0.030    0.351  
  fopt165611/ZN                     -      A->ZN   F     INV_X2          2  0.013   0.010    0.361  
  FE_RC_2581_0/ZN                   -      A2->ZN  R     NAND2_X2        1  0.006   0.015    0.376  
  FE_RC_2580_0/ZN                   -      A1->ZN  F     NAND2_X2        1  0.009   0.012    0.389  
  FE_RC_242_0/ZN                    -      B1->ZN  R     OAI21_X2        1  0.007   0.021    0.410  
  reg_next_pc_reg[12]/D             -      D       R     DFF_X2          1  0.014   0.000    0.410  
#-------------------------------------------------------------------------------------------------
Path 76: VIOLATED (-0.340 ns) Setup Check with Pin reg_next_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.113 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.004
          Data Path:+    0.414
              Slack:=   -0.340

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118_dup/Z          -      A->Z    R     BUF_X4          6  0.015   0.031    0.351  
  g169948/ZN                        -      A1->ZN  F     NAND2_X2        2  0.013   0.015    0.366  
  g165953/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.382  
  FE_RC_1041_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.395  
  FE_RC_1040_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.409  
  reg_next_pc_reg[15]/D             -      D       R     DFF_X1          1  0.012   0.000    0.409  
#-------------------------------------------------------------------------------------------------
Path 77: VIOLATED (-0.340 ns) Setup Check with Pin reg_next_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.415
              Slack:=   -0.340

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118_dup/Z          -      A->Z    R     BUF_X4          6  0.015   0.030    0.351  
  fopt165611/ZN                     -      A->ZN   F     INV_X2          2  0.013   0.010    0.361  
  g162699/ZN                        -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.375  
  FE_RC_2552_0/ZN                   -      A3->ZN  F     NAND3_X1        1  0.010   0.021    0.395  
  FE_RC_2551_0/ZN                   -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.411  
  reg_next_pc_reg[9]/D              -      D       R     DFF_X1          1  0.010   0.000    0.411  
#-------------------------------------------------------------------------------------------------
Path 78: VIOLATED (-0.340 ns) Setup Check with Pin reg_next_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.113 (P)
            Arrival:=    0.124       -0.004

              Setup:-    0.030
      Required Time:=    0.094
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.340

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_RC_2574_0/ZN                   -      A1->ZN  R     NAND2_X4        3  0.011   0.025    0.346  
  FE_RC_570_0/ZN                    -      A1->ZN  F     NAND2_X4        9  0.017   0.029    0.375  
  g366/ZN                           -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.393  
  g166965/ZN                        -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.406  
  FE_RC_951_0/ZN                    -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.434  
  reg_next_pc_reg[28]/D             -      D       R     DFF_X1          1  0.016   0.000    0.434  
#-------------------------------------------------------------------------------------------------
Path 79: VIOLATED (-0.340 ns) Setup Check with Pin mem_do_rinst_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rinst_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.117 (P)
            Arrival:=    0.094       -0.000

              Setup:-    0.032
      Required Time:=    0.063
       Launch Clock:=   -0.000
          Data Path:+    0.403
              Slack:=   -0.340

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[29]/CK    -      CK      R     (arrival)      63  0.070       -   -0.000  
  reg_op1_reg[29]/QN    -      CK->QN  R     DFFS_X1         2  0.070   0.098    0.097  
  FE_OCPC2288_n_8375/Z  -      A->Z    R     BUF_X4          2  0.022   0.029    0.126  
  g165532/ZN            -      A1->ZN  F     NAND2_X4        4  0.010   0.016    0.142  
  g165536/ZN            -      A->ZN   R     INV_X2          1  0.009   0.011    0.153  
  g156822/ZN            -      A1->ZN  F     NOR2_X1         1  0.006   0.009    0.162  
  g165539/ZN            -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.184  
  FE_RC_2126_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.201  
  FE_RC_2127_0/ZN       -      A->ZN   R     INV_X2          1  0.010   0.017    0.218  
  FE_RC_2065_0/ZN       -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.236  
  g169822/ZN            -      B1->ZN  R     AOI21_X4        2  0.010   0.029    0.265  
  FE_RC_2115_0/ZN       -      A->ZN   F     INV_X2          1  0.024   0.010    0.275  
  FE_RC_2114_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.298  
  FE_RC_2113_0/ZN       -      A3->ZN  F     NAND3_X2        1  0.017   0.028    0.326  
  FE_RC_609_0/ZN        -      A3->ZN  R     NAND3_X4        3  0.015   0.031    0.357  
  g175296/ZN            -      A1->ZN  F     NOR2_X2         3  0.018   0.015    0.372  
  FE_RC_1166_0/ZN       -      B1->ZN  R     OAI21_X1        1  0.009   0.031    0.403  
  mem_do_rinst_reg/D    -      D       R     DFF_X1          1  0.022   0.000    0.403  
#-------------------------------------------------------------------------------------
Path 80: VIOLATED (-0.340 ns) Setup Check with Pin reg_op2_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.001
          Data Path:+    0.409
              Slack:=   -0.340

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2340_n_2128/ZN    -      A->ZN   R     INV_X4         11  0.022   0.047    0.287  
  g156507/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.023    0.310  
  g154204/ZN               -      A2->ZN  R     NAND4_X2        1  0.014   0.027    0.338  
  g153791/ZN               -      A1->ZN  F     NOR2_X4         1  0.019   0.013    0.351  
  FE_RC_996_0/ZN           -      A3->ZN  R     NAND4_X4        1  0.007   0.030    0.380  
  FE_RC_1212_0/ZN          -      A2->ZN  F     NAND2_X4        1  0.020   0.017    0.397  
  FE_RC_2700_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.013    0.410  
  reg_op2_reg[23]/D        -      D       R     DFF_X1          1  0.008   0.000    0.410  
#----------------------------------------------------------------------------------------
Path 81: VIOLATED (-0.340 ns) Setup Check with Pin reg_op2_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.340

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.054    0.203  
  g157174/ZN               -      A1->ZN  F     NAND2_X4        2  0.042   0.024    0.228  
  FE_OCPC1953_n_2142/ZN    -      A->ZN   R     INV_X8         10  0.016   0.039    0.267  
  FE_OCPC1957_n_2142/Z     -      A->Z    R     BUF_X4          4  0.023   0.030    0.297  
  g156336/ZN               -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.311  
  FE_RC_1944_0/ZN          -      A1->ZN  R     NAND4_X1        1  0.007   0.021    0.332  
  g153778/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.013    0.345  
  g153180/ZN               -      A2->ZN  R     NAND2_X2        1  0.007   0.022    0.366  
  g153112/ZN               -      A2->ZN  F     NOR2_X2         1  0.014   0.014    0.381  
  FE_RC_1506_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.007   0.026    0.407  
  reg_op2_reg[19]/D        -      D       R     DFF_X1          1  0.019   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 82: VIOLATED (-0.340 ns) Setup Check with Pin reg_next_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.029
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.417
              Slack:=   -0.340

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_OCPC752_n_13118/Z              -      A->Z    F     BUF_X4          4  0.011   0.029    0.350  
  g163914/ZN                        -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.362  
  g199/ZN                           -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.374  
  FE_RC_955_0/ZN                    -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.388  
  FE_RC_954_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.400  
  g154319/ZN                        -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.412  
  reg_next_pc_reg[10]/D             -      D       R     DFF_X1          1  0.009   0.000    0.412  
#-------------------------------------------------------------------------------------------------
Path 83: VIOLATED (-0.339 ns) Setup Check with Pin reg_next_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.413
              Slack:=   -0.339

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118_dup/Z          -      A->Z    R     BUF_X4          6  0.015   0.031    0.351  
  g162608/ZN                        -      A1->ZN  F     NAND2_X2        2  0.013   0.014    0.365  
  FE_RC_2557_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.382  
  FE_RC_2556_0/ZN                   -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.394  
  FE_RC_1005_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.409  
  reg_next_pc_reg[13]/D             -      D       R     DFF_X1          1  0.011   0.000    0.409  
#-------------------------------------------------------------------------------------------------
Path 84: VIOLATED (-0.339 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.073
      Required Time:=    0.025
       Launch Clock:=    0.003
          Data Path:+    0.361
              Slack:=   -0.339

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  cpuregs_reg[11][31]/D   -      D       F     SDFFR_X2        5  0.015   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 85: VIOLATED (-0.339 ns) Setup Check with Pin reg_next_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.028
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.416
              Slack:=   -0.339

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN                   -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN      -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                            -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                            -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                        -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                       -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                       -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                        -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                            -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                            -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118/Z                  -      A->Z    R     BUF_X4          4  0.015   0.028    0.349  
  add_1564_33_Y_add_1555_32_g161403/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.035    0.384  
  FE_RC_1010_0/ZN                       -      A2->ZN  F     NAND2_X1        1  0.015   0.015    0.399  
  FE_RC_1009_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.412  
  reg_next_pc_reg[8]/D                  -      D       R     DFF_X2          1  0.009   0.000    0.412  
#-----------------------------------------------------------------------------------------------------
Path 86: VIOLATED (-0.339 ns) Setup Check with Pin reg_op2_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.339

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2023_n_2146/Z     -      A->Z    R     BUF_X8         12  0.019   0.037    0.294  
  g156504/ZN               -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.310  
  g154168/ZN               -      A2->ZN  R     NAND4_X1        1  0.009   0.025    0.335  
  g153729/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.011    0.346  
  g153184/ZN               -      A2->ZN  R     NAND2_X2        1  0.008   0.022    0.369  
  g153110/ZN               -      A2->ZN  F     NOR2_X4         1  0.014   0.014    0.382  
  FE_RC_1252_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.024    0.407  
  reg_op2_reg[16]/D        -      D       R     DFF_X1          1  0.016   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 87: VIOLATED (-0.339 ns) Setup Check with Pin reg_out_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.413
              Slack:=   -0.339

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK   -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q    -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO  -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN    -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN    -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.256  
  add_1801_23_g169378/ZN  -      A1->ZN  F     NAND2_X4        2  0.018   0.019    0.274  
  g296_dup/ZN             -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.300  
  g170048/ZN              -      A->ZN   F     INV_X8         12  0.019   0.018    0.318  
  add_1801_23_g981/ZN     -      B1->ZN  R     OAI21_X4        1  0.010   0.024    0.342  
  FE_RC_1335_0/ZN         -      A->ZN   R     XNOR2_X2        1  0.015   0.037    0.378  
  g78324__184999/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.016    0.395  
  g171469/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.410  
  reg_out_reg[19]/D       -      D       R     DFF_X1          1  0.009   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 88: VIOLATED (-0.339 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.075
      Required Time:=    0.026
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.339

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  cpuregs_reg[9][31]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 89: VIOLATED (-0.339 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.075
      Required Time:=    0.026
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.339

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  cpuregs_reg[3][31]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 90: VIOLATED (-0.338 ns) Setup Check with Pin reg_next_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.412
              Slack:=   -0.338

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118_dup/Z          -      A->Z    R     BUF_X4          6  0.015   0.031    0.351  
  g162614/ZN                        -      A1->ZN  F     NAND2_X2        2  0.013   0.014    0.365  
  g165412/ZN                        -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.379  
  g258/ZN                           -      A1->ZN  F     NAND2_X1        1  0.009   0.014    0.393  
  FE_RC_2257_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.008   0.015    0.408  
  reg_next_pc_reg[14]/D             -      D       R     DFF_X1          1  0.011   0.000    0.408  
#-------------------------------------------------------------------------------------------------
Path 91: VIOLATED (-0.338 ns) Setup Check with Pin reg_op2_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=    0.001
          Data Path:+    0.404
              Slack:=   -0.338

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2023_n_2146/Z     -      A->Z    R     BUF_X8         12  0.019   0.037    0.294  
  g156656/ZN               -      A1->ZN  F     NAND2_X2        1  0.016   0.015    0.309  
  g154218/ZN               -      A2->ZN  R     NAND4_X2        1  0.009   0.021    0.330  
  g153798/ZN               -      A1->ZN  F     NOR2_X2         1  0.016   0.011    0.341  
  g153174/ZN               -      A2->ZN  R     NAND2_X2        1  0.008   0.022    0.364  
  g153098/ZN               -      A2->ZN  F     NOR2_X4         1  0.015   0.015    0.379  
  FE_RC_1555_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.008   0.027    0.406  
  reg_op2_reg[25]/D        -      D       R     DFF_X1          1  0.019   0.000    0.406  
#----------------------------------------------------------------------------------------
Path 92: VIOLATED (-0.338 ns) Setup Check with Pin reg_op2_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.001
          Data Path:+    0.406
              Slack:=   -0.338

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2023_n_2146/Z     -      A->Z    R     BUF_X8         12  0.019   0.036    0.293  
  g156559/ZN               -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.309  
  g154193/ZN               -      A2->ZN  R     NAND4_X1        1  0.009   0.024    0.334  
  g153785/ZN               -      A1->ZN  F     NOR2_X2         1  0.019   0.014    0.347  
  g153177/ZN               -      A2->ZN  R     NAND2_X4        1  0.008   0.022    0.369  
  g153113/ZN               -      A2->ZN  F     NOR2_X4         1  0.013   0.013    0.382  
  FE_RC_1488_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.006   0.026    0.408  
  reg_op2_reg[21]/D        -      D       R     DFF_X1          1  0.019   0.000    0.408  
#----------------------------------------------------------------------------------------
Path 93: VIOLATED (-0.338 ns) Setup Check with Pin reg_next_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.113 (P)
            Arrival:=    0.125       -0.004

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=   -0.004
          Data Path:+    0.437
              Slack:=   -0.338

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_RC_2574_0/ZN                   -      A1->ZN  R     NAND2_X4        3  0.011   0.025    0.346  
  FE_RC_570_0/ZN                    -      A1->ZN  F     NAND2_X4        9  0.017   0.029    0.375  
  g165355/ZN                        -      A2->ZN  R     NAND2_X1        1  0.016   0.021    0.396  
  g165354/ZN                        -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.409  
  FE_RC_1866_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.433  
  reg_next_pc_reg[30]/D             -      D       R     DFF_X1          1  0.017   0.000    0.433  
#-------------------------------------------------------------------------------------------------
Path 94: VIOLATED (-0.338 ns) Setup Check with Pin alu_out_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.415
              Slack:=   -0.338

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X2          7  0.027   0.031    0.153  
  g164742/ZN                          -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.176  
  g46/ZN                              -      A2->ZN  F     NAND2_X4        2  0.013   0.014    0.189  
  g164442/ZN                          -      A1->ZN  R     NAND2_X2        3  0.007   0.018    0.207  
  g164441/ZN                          -      A->ZN   F     INV_X2          1  0.013   0.009    0.216  
  g165490/ZN                          -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.238  
  g167134/ZN                          -      A1->ZN  R     AND2_X2         1  0.016   0.037    0.275  
  g167133/ZN                          -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.292  
  FE_OCPC1479_n_17471/Z               -      A->Z    F     BUF_X4          4  0.009   0.026    0.318  
  g166795/ZN                          -      A1->ZN  R     NAND2_X1        2  0.006   0.019    0.336  
  FE_RC_1569_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.351  
  FE_RC_1568_0/ZN                     -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.365  
  FE_RC_2734_0/ZN                     -      A->ZN   F     INV_X1          1  0.009   0.011    0.376  
  FE_RC_2732_0/ZN                     -      B2->ZN  R     OAI21_X2        1  0.006   0.029    0.404  
  alu_out_q_reg[6]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------------------
Path 95: VIOLATED (-0.338 ns) Setup Check with Pin reg_op2_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.338

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.113    0.115  
  g158498/ZN               -      A1->ZN  F     NAND2_X2        2  0.018   0.019    0.134  
  g157802/ZN               -      A1->ZN  R     NOR2_X2         1  0.010   0.039    0.173  
  FE_OCPC2362_n_1708/Z     -      A->Z    R     BUF_X8          5  0.029   0.033    0.206  
  g157579/ZN               -      A1->ZN  F     NAND2_X4        9  0.013   0.027    0.234  
  FE_OCPC2079_n_1854/ZN    -      A->ZN   R     INV_X4          3  0.019   0.027    0.260  
  FE_OCPC2085_n_1854/ZN    -      A->ZN   F     INV_X1          2  0.017   0.014    0.274  
  g182933/ZN               -      A1->ZN  R     OAI22_X1        1  0.008   0.028    0.303  
  g182932/ZN               -      A->ZN   F     INV_X1          1  0.031   0.010    0.313  
  FE_RC_295_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.332  
  FE_RC_293_0/ZN           -      A2->ZN  F     NOR2_X2         1  0.013   0.014    0.346  
  FE_RC_1214_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.008   0.018    0.364  
  g153114/ZN               -      A2->ZN  F     NOR2_X4         2  0.010   0.013    0.377  
  FE_RC_1440_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.006   0.026    0.403  
  reg_op2_reg[2]/D         -      D       R     DFF_X1          1  0.019   0.000    0.403  
#----------------------------------------------------------------------------------------
Path 96: VIOLATED (-0.338 ns) Setup Check with Pin reg_next_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.113 (P)
            Arrival:=    0.124       -0.004

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=   -0.004
          Data Path:+    0.438
              Slack:=   -0.338

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN                   -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN      -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC775_FE_OFN19602_n_8148/ZN      -      A->ZN   R     INV_X8          3  0.015   0.017    0.171  
  g165795/ZN                            -      A1->ZN  F     NAND2_X2        1  0.009   0.016    0.187  
  g165197/ZN                            -      A1->ZN  R     NAND2_X4        2  0.009   0.020    0.207  
  g165199/ZN                            -      A1->ZN  F     NAND2_X4        3  0.013   0.019    0.226  
  g77712__161187/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.014    0.240  
  add_1564_33_Y_add_1555_32_g163304/ZN  -      A1->ZN  F     NAND2_X2        2  0.008   0.016    0.256  
  FE_RC_2067_0/ZN                       -      A->ZN   R     OAI21_X4        2  0.009   0.019    0.275  
  FE_RC_2554_0/ZN                       -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.294  
  g164535/ZN                            -      A1->ZN  R     NAND2_X4        3  0.010   0.020    0.315  
  g167255_dup/ZN                        -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.332  
  g167527_dup/ZN                        -      A1->ZN  R     NAND2_X4        6  0.010   0.022    0.354  
  fopt186744/ZN                         -      A->ZN   F     INV_X4          2  0.015   0.010    0.364  
  FE_RC_2051_0/ZN                       -      B1->ZN  R     OAI21_X4        1  0.006   0.021    0.385  
  add_1564_33_Y_add_1555_32_g164146/ZN  -      A->ZN   F     INV_X2          2  0.014   0.009    0.394  
  g165237/ZN                            -      A1->ZN  R     NAND2_X1        1  0.005   0.013    0.407  
  g165236/ZN                            -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.419  
  FE_RC_2133_0/ZN                       -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.433  
  reg_next_pc_reg[27]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.433  
#-----------------------------------------------------------------------------------------------------
Path 97: VIOLATED (-0.338 ns) Setup Check with Pin reg_next_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.113 (P)
            Arrival:=    0.124       -0.004

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=   -0.004
          Data Path:+    0.437
              Slack:=   -0.338

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  FE_RC_570_0/ZN                    -      A1->ZN  R     NAND2_X4        9  0.013   0.032    0.376  
  g164364/ZN                        -      A1->ZN  F     NAND2_X2        2  0.022   0.019    0.394  
  g164904/ZN                        -      A1->ZN  R     NAND2_X2        1  0.010   0.013    0.407  
  FE_RC_868_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.419  
  g165323/ZN                        -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.433  
  reg_next_pc_reg[26]/D             -      D       R     DFF_X1          1  0.011   0.000    0.433  
#-------------------------------------------------------------------------------------------------
Path 98: VIOLATED (-0.338 ns) Setup Check with Pin reg_next_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.162 (P)    0.113 (P)
            Arrival:=    0.144       -0.004

              Setup:-    0.039
      Required Time:=    0.105
       Launch Clock:=   -0.004
          Data Path:+    0.447
              Slack:=   -0.338

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_RC_2573_0/ZN                   -      A2->ZN  R     NAND2_X2        1  0.011   0.023    0.344  
  FE_RC_2572_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.014   0.022    0.366  
  FE_RC_2522_0/ZN                   -      A->ZN   R     INV_X4          3  0.012   0.021    0.388  
  g167040/ZN                        -      B1->ZN  F     OAI21_X2        2  0.013   0.017    0.405  
  g87/ZN                            -      A1->ZN  R     NAND2_X2        1  0.011   0.013    0.418  
  g86/ZN                            -      A->ZN   F     OAI211_X1       1  0.008   0.025    0.443  
  reg_next_pc_reg[17]/D             -      D       F     DFF_X1          1  0.013   0.000    0.443  
#-------------------------------------------------------------------------------------------------
Path 99: VIOLATED (-0.337 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.075
      Required Time:=    0.023
       Launch Clock:=    0.003
          Data Path:+    0.357
              Slack:=   -0.337

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.361  
  cpuregs_reg[11][30]/D   -      D       F     SDFFR_X1        5  0.017   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 100: VIOLATED (-0.337 ns) Setup Check with Pin reg_out_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.411
              Slack:=   -0.337

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK   -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q    -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO  -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN    -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN    -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.256  
  add_1801_23_g169378/ZN  -      A1->ZN  F     NAND2_X4        2  0.018   0.019    0.274  
  g296_dup/ZN             -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.300  
  g170048/ZN              -      A->ZN   F     INV_X8         12  0.019   0.020    0.320  
  add_1801_23_g962/ZN     -      B1->ZN  R     OAI21_X2        2  0.010   0.027    0.347  
  g167169/ZN              -      A->ZN   F     INV_X1          1  0.018   0.009    0.356  
  g167168/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.370  
  g186122/ZN              -      A1->ZN  F     NAND3_X1        1  0.010   0.022    0.391  
  g175613/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.017    0.408  
  reg_out_reg[23]/D       -      D       R     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 101: VIOLATED (-0.337 ns) Setup Check with Pin reg_op2_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.032
      Required Time:=    0.068
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.337

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.054    0.203  
  g157174/ZN               -      A1->ZN  F     NAND2_X4        2  0.042   0.024    0.228  
  FE_OCPC1953_n_2142/ZN    -      A->ZN   R     INV_X8         10  0.016   0.029    0.257  
  FE_OCPC1955_n_2142/ZN    -      A->ZN   F     INV_X8          2  0.021   0.015    0.271  
  FE_OCPC1959_n_2142/ZN    -      A->ZN   R     INV_X8          6  0.009   0.016    0.288  
  g156645/ZN               -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.300  
  FE_RC_1327_0/ZN          -      A2->ZN  R     NAND3_X1        1  0.008   0.022    0.322  
  g153747/ZN               -      A1->ZN  F     NOR2_X2         1  0.015   0.012    0.334  
  g153215/ZN               -      A2->ZN  R     NAND2_X2        1  0.007   0.022    0.356  
  g153057/ZN               -      A1->ZN  F     NOR2_X4         1  0.015   0.015    0.371  
  FE_RC_2265_0/ZN          -      C1->ZN  R     OAI211_X4       1  0.008   0.034    0.405  
  reg_op2_reg[8]/D         -      D       R     DFF_X1          1  0.024   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 102: VIOLATED (-0.337 ns) Setup Check with Pin reg_op2_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.097        0.001

              Setup:-    0.027
      Required Time:=    0.069
       Launch Clock:=    0.001
          Data Path:+    0.405
              Slack:=   -0.337

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.113    0.115  
  FE_OCPC1925_n_8125/ZN    -      A->ZN   F     INV_X1          1  0.018   0.019    0.133  
  FE_RC_1316_0/ZN          -      A1->ZN  R     NAND3_X4        1  0.010   0.020    0.154  
  FE_RC_1317_0/ZN          -      A->ZN   F     INV_X8          4  0.015   0.014    0.167  
  g157212/ZN               -      A1->ZN  R     NAND2_X4        6  0.007   0.025    0.192  
  g157031/ZN               -      A->ZN   F     INV_X8         27  0.019   0.029    0.221  
  g155789/ZN               -      A1->ZN  R     NAND2_X1        1  0.017   0.019    0.240  
  FE_RC_1536_0/ZN          -      A1->ZN  R     AND2_X2         1  0.010   0.027    0.267  
  FE_RC_1535_0/ZN          -      A3->ZN  F     NAND3_X1        1  0.007   0.026    0.293  
  FE_RC_1271_0/ZN          -      A2->ZN  R     NOR2_X2         1  0.015   0.030    0.323  
  FE_RC_1270_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.016   0.021    0.344  
  g153100/ZN               -      A1->ZN  R     NOR2_X4         1  0.011   0.037    0.382  
  FE_RC_1945_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.026   0.024    0.406  
  reg_op2_reg[5]/D         -      D       F     DFF_X1          1  0.017   0.000    0.406  
#----------------------------------------------------------------------------------------
Path 103: VIOLATED (-0.337 ns) Setup Check with Pin reg_next_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.113 (P)
            Arrival:=    0.124       -0.004

              Setup:-    0.029
      Required Time:=    0.096
       Launch Clock:=   -0.004
          Data Path:+    0.437
              Slack:=   -0.337

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN                   -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN      -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC775_FE_OFN19602_n_8148/ZN      -      A->ZN   R     INV_X8          3  0.015   0.017    0.171  
  g165795/ZN                            -      A1->ZN  F     NAND2_X2        1  0.009   0.016    0.187  
  g165197/ZN                            -      A1->ZN  R     NAND2_X4        2  0.009   0.020    0.207  
  g165199/ZN                            -      A1->ZN  F     NAND2_X4        3  0.013   0.019    0.226  
  g77712__161187/ZN                     -      A1->ZN  R     NAND2_X4        2  0.011   0.014    0.240  
  add_1564_33_Y_add_1555_32_g163304/ZN  -      A1->ZN  F     NAND2_X2        2  0.008   0.016    0.256  
  FE_RC_2067_0/ZN                       -      A->ZN   R     OAI21_X4        2  0.009   0.019    0.275  
  FE_RC_2554_0/ZN                       -      A2->ZN  F     NAND2_X2        1  0.016   0.019    0.294  
  g164535/ZN                            -      A1->ZN  R     NAND2_X4        3  0.010   0.020    0.315  
  g167255_dup/ZN                        -      A1->ZN  F     NAND2_X4        2  0.013   0.017    0.332  
  g167527_dup/ZN                        -      A1->ZN  R     NAND2_X4        6  0.010   0.022    0.354  
  g165653/ZN                            -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.368  
  FE_RC_1030_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.382  
  FE_RC_1031_0/ZN                       -      A->ZN   F     INV_X1          2  0.009   0.010    0.393  
  g133/ZN                               -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.406  
  g131/ZN                               -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.418  
  g163630/ZN                            -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.432  
  reg_next_pc_reg[31]/D                 -      D       R     DFF_X1          1  0.011   0.000    0.432  
#-----------------------------------------------------------------------------------------------------
Path 104: VIOLATED (-0.337 ns) Setup Check with Pin latched_branch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) latched_branch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.117 (P)
            Arrival:=    0.100       -0.000

              Setup:-    0.032
      Required Time:=    0.068
       Launch Clock:=   -0.000
          Data Path:+    0.405
              Slack:=   -0.337

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[29]/CK    -      CK      R     (arrival)      63  0.070       -   -0.000  
  reg_op1_reg[29]/QN    -      CK->QN  R     DFFS_X1         2  0.070   0.098    0.097  
  FE_OCPC2288_n_8375/Z  -      A->Z    R     BUF_X4          2  0.022   0.029    0.126  
  g165532/ZN            -      A1->ZN  F     NAND2_X4        4  0.010   0.016    0.142  
  g165536/ZN            -      A->ZN   R     INV_X2          1  0.009   0.011    0.153  
  g156822/ZN            -      A1->ZN  F     NOR2_X1         1  0.006   0.009    0.162  
  g165539/ZN            -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.184  
  FE_RC_2126_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.201  
  FE_RC_2127_0/ZN       -      A->ZN   R     INV_X2          1  0.010   0.017    0.218  
  FE_RC_2065_0/ZN       -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.236  
  g169822/ZN            -      B1->ZN  R     AOI21_X4        2  0.010   0.029    0.265  
  FE_RC_2115_0/ZN       -      A->ZN   F     INV_X2          1  0.024   0.010    0.275  
  FE_RC_2114_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.298  
  FE_RC_2113_0/ZN       -      A3->ZN  F     NAND3_X2        1  0.017   0.028    0.326  
  FE_RC_609_0/ZN        -      A3->ZN  R     NAND3_X4        3  0.015   0.031    0.357  
  g175296/ZN            -      A1->ZN  F     NOR2_X2         3  0.018   0.015    0.372  
  FE_RC_1233_0/ZN       -      B1->ZN  R     OAI21_X1        1  0.009   0.033    0.405  
  latched_branch_reg/D  -      D       R     DFF_X1          1  0.024   0.000    0.405  
#-------------------------------------------------------------------------------------
Path 105: VIOLATED (-0.337 ns) Setup Check with Pin reg_out_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.337

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  g170048/ZN                    -      A->ZN   R     INV_X8         12  0.014   0.030    0.333  
  g167173/ZN                    -      C1->ZN  F     OAI211_X1       1  0.019   0.022    0.355  
  g167170/ZN                    -      A2->ZN  R     NAND2_X1        1  0.014   0.021    0.375  
  g78220__183687/ZN             -      A1->ZN  F     NAND2_X1        1  0.011   0.015    0.391  
  g171451/ZN                    -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.407  
  reg_out_reg[24]/D             -      D       R     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------------
Path 106: VIOLATED (-0.336 ns) Setup Check with Pin reg_op2_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.031
      Required Time:=    0.068
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.336

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.054    0.203  
  g157174/ZN               -      A1->ZN  F     NAND2_X4        2  0.042   0.024    0.228  
  FE_OCPC1953_n_2142/ZN    -      A->ZN   R     INV_X8         10  0.016   0.029    0.257  
  FE_OCPC1955_n_2142/ZN    -      A->ZN   F     INV_X8          2  0.021   0.015    0.271  
  FE_OCPC1959_n_2142/ZN    -      A->ZN   R     INV_X8          6  0.009   0.017    0.288  
  g156680/ZN               -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.304  
  g153852/ZN               -      A1->ZN  R     NAND4_X2        1  0.010   0.018    0.322  
  g153752/ZN               -      A2->ZN  F     NOR2_X2         1  0.015   0.014    0.336  
  g153217/ZN               -      A1->ZN  R     NAND2_X2        1  0.008   0.024    0.360  
  g153108/ZN               -      A1->ZN  F     NOR2_X4         1  0.018   0.015    0.375  
  FE_RC_1446_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.029    0.405  
  reg_op2_reg[10]/D        -      D       R     DFF_X1          1  0.021   0.000    0.405  
#----------------------------------------------------------------------------------------
Path 107: VIOLATED (-0.336 ns) Setup Check with Pin reg_out_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.003

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.409
              Slack:=   -0.336

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK   -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q    -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO  -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN    -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN    -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.256  
  add_1801_23_g169378/ZN  -      A1->ZN  F     NAND2_X4        2  0.018   0.019    0.274  
  g296_dup/ZN             -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.300  
  g170048/ZN              -      A->ZN   F     INV_X8         12  0.019   0.018    0.318  
  add_1801_23_g182730/ZN  -      B1->ZN  R     OAI21_X4        2  0.010   0.025    0.343  
  g50/ZN                  -      A->ZN   F     INV_X1          1  0.017   0.009    0.352  
  g167130/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.016    0.369  
  g186141/ZN              -      A1->ZN  F     NAND3_X2        1  0.012   0.020    0.389  
  g171487/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.406  
  reg_out_reg[18]/D       -      D       R     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 108: VIOLATED (-0.336 ns) Setup Check with Pin reg_op2_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.031
      Required Time:=    0.068
       Launch Clock:=    0.001
          Data Path:+    0.403
              Slack:=   -0.336

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2021_n_2146/Z     -      A->Z    R     BUF_X4          5  0.019   0.028    0.285  
  g156476/ZN               -      A1->ZN  F     NAND2_X1        1  0.011   0.014    0.299  
  g153858/ZN               -      A2->ZN  R     NAND4_X1        1  0.009   0.025    0.324  
  g153750/ZN               -      A1->ZN  F     NOR2_X2         1  0.020   0.011    0.335  
  g153216/ZN               -      A2->ZN  R     NAND2_X2        1  0.007   0.023    0.358  
  g153103/ZN               -      A2->ZN  F     NOR2_X4         1  0.015   0.016    0.374  
  FE_RC_1498_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.008   0.030    0.404  
  reg_op2_reg[9]/D         -      D       R     DFF_X1          1  0.021   0.000    0.404  
#----------------------------------------------------------------------------------------
Path 109: VIOLATED (-0.336 ns) Setup Check with Pin reg_out_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.003

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.409
              Slack:=   -0.336

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK   -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q    -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO  -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN    -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN    -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN    -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.256  
  add_1801_23_g169378/ZN  -      A1->ZN  F     NAND2_X4        2  0.018   0.019    0.274  
  g296_dup/ZN             -      A1->ZN  R     NAND2_X4        5  0.010   0.026    0.300  
  g170048/ZN              -      A->ZN   F     INV_X8         12  0.019   0.018    0.318  
  add_1801_23_g980/ZN     -      B1->ZN  R     OAI21_X4        2  0.010   0.025    0.343  
  g167149/ZN              -      A->ZN   F     INV_X1          1  0.016   0.009    0.352  
  g167148/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.017    0.369  
  g186138/ZN              -      A1->ZN  F     NAND3_X2        1  0.013   0.021    0.390  
  g171463/ZN              -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.406  
  reg_out_reg[17]/D       -      D       R     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 110: VIOLATED (-0.336 ns) Setup Check with Pin reg_op2_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.027
      Required Time:=    0.071
       Launch Clock:=    0.002
          Data Path:+    0.405
              Slack:=   -0.336

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1981_n_8130/Z      -      A->Z    F     BUF_X4          3  0.015   0.029    0.120  
  g186483/ZN                -      A2->ZN  F     AND2_X4         8  0.006   0.044    0.164  
  g157175/ZN                -      A2->ZN  R     NAND2_X4        3  0.016   0.037    0.201  
  FE_OFC452_n_2140/ZN       -      A->ZN   F     INV_X8         15  0.024   0.025    0.226  
  g156625/ZN                -      A1->ZN  R     NAND2_X1        1  0.020   0.026    0.251  
  FE_RC_268_0/ZN            -      A4->ZN  F     NAND4_X2        1  0.014   0.038    0.289  
  g153799/ZN                -      A2->ZN  R     NOR2_X4         1  0.022   0.044    0.334  
  g153171/ZN                -      A2->ZN  F     NAND2_X4        1  0.024   0.017    0.350  
  g153058/ZN                -      A2->ZN  R     NOR2_X4         1  0.009   0.034    0.384  
  FE_RC_1638_0/ZN           -      C1->ZN  F     OAI211_X4       1  0.019   0.022    0.407  
  reg_op2_reg[26]/D         -      D       F     DFF_X1          1  0.017   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 111: VIOLATED (-0.336 ns) Setup Check with Pin reg_op2_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.119 (P)
            Arrival:=    0.099        0.002

              Setup:-    0.027
      Required Time:=    0.073
       Launch Clock:=    0.002
          Data Path:+    0.407
              Slack:=   -0.336

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoded_imm_j_reg[11]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[11]/QN  -      CK->QN  F     DFF_X1          2  0.073   0.089    0.091  
  FE_OCPC1981_n_8130/Z      -      A->Z    F     BUF_X4          3  0.015   0.029    0.120  
  g158506/ZN                -      A2->ZN  R     NAND2_X2        1  0.006   0.019    0.139  
  g158309/ZN                -      A->ZN   F     INV_X4          8  0.013   0.023    0.162  
  g157188/ZN                -      A2->ZN  R     NAND2_X4        3  0.016   0.028    0.190  
  FE_OCPC934_n_2114/Z       -      A->Z    R     BUF_X16        16  0.016   0.037    0.228  
  g156999/ZN                -      A->ZN   F     INV_X4         12  0.017   0.022    0.250  
  g155689/ZN                -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.267  
  FE_RC_380_0/ZN            -      A2->ZN  F     NAND4_X1        1  0.009   0.034    0.301  
  FE_RC_1352_0/ZN           -      A2->ZN  R     NOR2_X2         1  0.021   0.033    0.334  
  FE_RC_1351_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.015   0.018    0.352  
  g153109/ZN                -      A1->ZN  R     NOR2_X4         1  0.010   0.030    0.382  
  FE_RC_2605_0/ZN           -      C2->ZN  F     OAI211_X4       1  0.020   0.026    0.408  
  reg_op2_reg[15]/D         -      D       F     DFF_X1          1  0.015   0.000    0.408  
#-----------------------------------------------------------------------------------------
Path 112: VIOLATED (-0.336 ns) Setup Check with Pin reg_op2_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.119 (P)
            Arrival:=    0.100        0.002

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=    0.002
          Data Path:+    0.405
              Slack:=   -0.336

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.122    0.124  
  g186483/ZN               -      A1->ZN  R     AND2_X4         8  0.027   0.065    0.189  
  g168099/ZN               -      A2->ZN  F     NAND2_X2        2  0.034   0.025    0.213  
  FE_OCPC1007_n_18492/ZN   -      A->ZN   R     INV_X4          4  0.014   0.023    0.237  
  FE_OCPC2090_n_18493/Z    -      A->Z    R     BUF_X8         23  0.014   0.045    0.281  
  g168131/ZN               -      A1->ZN  F     NAND2_X1        1  0.026   0.017    0.298  
  g154399/ZN               -      A2->ZN  R     NAND3_X1        1  0.010   0.024    0.322  
  g153426/ZN               -      A2->ZN  F     NOR2_X2         1  0.016   0.012    0.333  
  FE_RC_28_0/ZN            -      A2->ZN  F     AND2_X4         1  0.007   0.030    0.363  
  FE_RC_882_0/ZN           -      A1->ZN  R     NAND3_X4        1  0.006   0.016    0.379  
  FE_RC_1115_0/ZN          -      A2->ZN  F     NAND2_X2        1  0.012   0.015    0.394  
  FE_RC_1114_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.007   0.013    0.407  
  reg_op2_reg[30]/D        -      D       R     DFF_X1          1  0.010   0.000    0.407  
#----------------------------------------------------------------------------------------
Path 113: VIOLATED (-0.335 ns) Setup Check with Pin alu_out_q_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.417
              Slack:=   -0.335

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g164742/ZN                          -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.176  
  g46/ZN                              -      A2->ZN  R     NAND2_X4        2  0.014   0.018    0.194  
  g164446/ZN                          -      A->ZN   F     INV_X1          1  0.009   0.010    0.204  
  g166112/ZN                          -      A1->ZN  R     NAND2_X2        3  0.005   0.017    0.221  
  g166111/ZN                          -      A1->ZN  F     NAND2_X2        2  0.013   0.017    0.239  
  g166110/ZN                          -      A->ZN   R     INV_X2          1  0.009   0.013    0.252  
  FE_RC_2523_0/ZN                     -      A1->ZN  F     NAND3_X2        1  0.007   0.022    0.274  
  g167133/ZN                          -      A1->ZN  R     NAND2_X4        2  0.015   0.020    0.294  
  g167641/ZN                          -      A1->ZN  F     NAND2_X4        2  0.011   0.014    0.308  
  FE_RC_638_0/ZN                      -      A1->ZN  R     NAND2_X4        7  0.007   0.023    0.331  
  addinc_ADD_UNS_OP_2_g167649/ZN      -      A->ZN   R     XNOR2_X1        1  0.018   0.042    0.373  
  g158371/ZN                          -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.388  
  g153467/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.017    0.406  
  alu_out_q_reg[8]/D                  -      D       R     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------------------
Path 114: VIOLATED (-0.335 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.075
      Required Time:=    0.026
       Launch Clock:=    0.003
          Data Path:+    0.358
              Slack:=   -0.335

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.027    0.362  
  cpuregs_reg[9][30]/D    -      D       F     SDFFR_X1        5  0.017   0.000    0.362  
#---------------------------------------------------------------------------------------
Path 115: VIOLATED (-0.335 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.075
      Required Time:=    0.026
       Launch Clock:=    0.003
          Data Path:+    0.358
              Slack:=   -0.335

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.027    0.361  
  cpuregs_reg[3][30]/D    -      D       F     SDFFR_X1        5  0.017   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 116: VIOLATED (-0.335 ns) Setup Check with Pin reg_op2_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=    0.001
          Data Path:+    0.401
              Slack:=   -0.335

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2023_n_2146/Z     -      A->Z    R     BUF_X8         12  0.019   0.033    0.290  
  g156575/ZN               -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.305  
  g154158/ZN               -      A2->ZN  R     NAND4_X1        1  0.008   0.024    0.328  
  g153804/ZN               -      A1->ZN  F     NOR2_X2         1  0.018   0.012    0.340  
  FE_RC_1275_0/ZN          -      A2->ZN  R     NAND2_X2        1  0.008   0.021    0.361  
  g153105/ZN               -      A2->ZN  F     NOR2_X4         1  0.014   0.014    0.376  
  FE_RC_2694_0/ZN          -      C1->ZN  R     OAI211_X4       1  0.008   0.027    0.402  
  reg_op2_reg[28]/D        -      D       R     DFF_X1          1  0.018   0.000    0.402  
#----------------------------------------------------------------------------------------
Path 117: VIOLATED (-0.334 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.073
      Required Time:=    0.029
       Launch Clock:=    0.003
          Data Path:+    0.360
              Slack:=   -0.334

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545_dup/ZN          -      A1->ZN  F     NAND2_X4        1  0.020   0.018    0.363  
  cpuregs_reg[3][28]/D    -      D       F     SDFFR_X1        1  0.010   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 118: VIOLATED (-0.334 ns) Setup Check with Pin reg_op2_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.098        0.001

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=    0.001
          Data Path:+    0.400
              Slack:=   -0.334

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2340_n_2128/ZN    -      A->ZN   R     INV_X4         11  0.022   0.047    0.287  
  g156542/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.023    0.309  
  g154196/ZN               -      A2->ZN  R     NAND4_X2        1  0.014   0.023    0.333  
  FE_RC_1313_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.015   0.013    0.346  
  FE_RC_1312_0/ZN          -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.364  
  g153055/ZN               -      A2->ZN  F     NOR2_X2         1  0.012   0.011    0.375  
  FE_RC_2688_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.006   0.026    0.401  
  reg_op2_reg[22]/D        -      D       R     DFF_X1          1  0.019   0.000    0.401  
#----------------------------------------------------------------------------------------
Path 119: VIOLATED (-0.334 ns) Setup Check with Pin reg_op2_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.031
      Required Time:=    0.070
       Launch Clock:=    0.001
          Data Path:+    0.402
              Slack:=   -0.334

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.053    0.202  
  g157172/ZN               -      A1->ZN  F     NAND2_X4        1  0.042   0.023    0.225  
  FE_OCPC1021_n_2146/ZN    -      A->ZN   R     INV_X8         12  0.015   0.032    0.257  
  FE_OCPC2023_n_2146/Z     -      A->Z    R     BUF_X8         12  0.019   0.033    0.290  
  g156289/ZN               -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.310  
  g154249/ZN               -      A2->ZN  R     NAND4_X2        1  0.011   0.021    0.331  
  g153811/ZN               -      A1->ZN  F     NOR2_X2         1  0.015   0.013    0.344  
  FE_RC_1279_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.008   0.020    0.364  
  g153083/ZN               -      A2->ZN  F     NOR2_X2         1  0.011   0.013    0.376  
  FE_RC_1442_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.007   0.027    0.403  
  reg_op2_reg[31]/D        -      D       R     DFF_X1          1  0.020   0.000    0.403  
#----------------------------------------------------------------------------------------
Path 120: VIOLATED (-0.333 ns) Setup Check with Pin reg_next_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.113 (P)
            Arrival:=    0.125       -0.004

              Setup:-    0.026
      Required Time:=    0.099
       Launch Clock:=   -0.004
          Data Path:+    0.437
              Slack:=   -0.333

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  g166244_dup/ZN                    -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.372  
  g167239/ZN                        -      A1->ZN  F     NAND3_X1        1  0.019   0.021    0.393  
  FE_RC_1104_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.012   0.018    0.410  
  FE_RC_2184_0/ZN                   -      A2->ZN  F     NAND3_X1        1  0.012   0.022    0.433  
  reg_next_pc_reg[29]/D             -      D       F     DFF_X1          1  0.012   0.000    0.433  
#-------------------------------------------------------------------------------------------------
Path 121: VIOLATED (-0.333 ns) Setup Check with Pin reg_out_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.022
          Data Path:+    0.408
              Slack:=   -0.333

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[21]/CK        -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[21]/Q         -      CK->Q   R     DFF_X1          5  0.068   0.125    0.147  
  FE_OCPC1570_reg_pc_21/Z  -      A->Z    R     BUF_X2          3  0.030   0.035    0.183  
  add_1801_23_g1223/ZN     -      A2->ZN  F     NAND2_X1        3  0.014   0.023    0.206  
  FE_RC_1635_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.019   0.020    0.225  
  FE_RC_1634_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.238  
  add_1801_23_g1375/ZN     -      A1->ZN  F     AND2_X2         1  0.007   0.029    0.267  
  add_1801_23_g1048/ZN     -      A2->ZN  R     NAND2_X4        8  0.007   0.031    0.298  
  add_1801_23_g1018/ZN     -      A1->ZN  F     NAND2_X1        1  0.022   0.014    0.312  
  add_1801_23_g1371/ZN     -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.340  
  add_1801_23_g968/ZN      -      A2->ZN  R     NAND2_X1        1  0.006   0.017    0.357  
  add_1801_23_g950/ZN      -      A->ZN   R     XNOR2_X1        1  0.011   0.040    0.397  
  g185002/ZN               -      A1->ZN  F     NAND2_X1        1  0.022   0.018    0.415  
  g153501/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.430  
  reg_out_reg[31]/D        -      D       R     DFF_X1          1  0.008   0.000    0.430  
#----------------------------------------------------------------------------------------
Path 122: VIOLATED (-0.333 ns) Setup Check with Pin reg_next_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.113 (P)
            Arrival:=    0.123       -0.004

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=   -0.004
          Data Path:+    0.432
              Slack:=   -0.333

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  g166244_dup/ZN                    -      A1->ZN  R     NAND2_X4        5  0.013   0.027    0.371  
  g219/ZN                           -      A1->ZN  F     NAND2_X2        2  0.019   0.016    0.387  
  g324/ZN                           -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.401  
  g322/ZN                           -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.414  
  g320/ZN                           -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.428  
  reg_next_pc_reg[23]/D             -      D       R     DFF_X1          1  0.011   0.000    0.428  
#-------------------------------------------------------------------------------------------------
Path 123: VIOLATED (-0.332 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.074
      Required Time:=    0.024
       Launch Clock:=    0.003
          Data Path:+    0.353
              Slack:=   -0.332

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.023    0.357  
  cpuregs_reg[11][26]/D   -      D       F     SDFFR_X1        5  0.015   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 124: VIOLATED (-0.332 ns) Setup Check with Pin mem_addr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.003
          Data Path:+    0.344
              Slack:=   -0.332

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77744__5703/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.042    0.288  
  g77736__6877/ZN                  -      A1->ZN  F     NAND2_X2        2  0.032   0.052    0.341  
  mem_addr_reg[28]/D               -      D       F     SDFFR_X2        2  0.032   0.000    0.341  
#------------------------------------------------------------------------------------------------
Path 125: VIOLATED (-0.331 ns) Setup Check with Pin reg_op2_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.096        0.001

              Setup:-    0.027
      Required Time:=    0.069
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.331

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[4]/Q   -      CK->Q   F     DFF_X1          1  0.073   0.104    0.106  
  g177582/ZN               -      A->ZN   R     INV_X4          3  0.010   0.021    0.126  
  g157802/ZN               -      A2->ZN  F     NOR2_X2         1  0.013   0.016    0.142  
  FE_OCPC2362_n_1708/Z     -      A->Z    F     BUF_X8          5  0.008   0.030    0.173  
  g157580/ZN               -      A1->ZN  R     NAND2_X4        6  0.008   0.034    0.207  
  FE_OCPC2075_n_1852/Z     -      A->Z    R     BUF_X4          4  0.028   0.031    0.238  
  FE_RC_2583_0/ZN          -      A->ZN   F     INV_X2          1  0.011   0.011    0.249  
  FE_RC_2582_0/ZN          -      A1->ZN  R     NAND2_X4        1  0.006   0.014    0.263  
  FE_RC_2575_0/ZN          -      A3->ZN  F     NAND4_X4        1  0.009   0.028    0.291  
  g153731/ZN               -      A1->ZN  R     NOR2_X2         1  0.014   0.038    0.329  
  g153210/ZN               -      A1->ZN  F     NAND2_X4        1  0.026   0.019    0.347  
  g153116/ZN               -      A1->ZN  R     NOR2_X4         2  0.011   0.031    0.378  
  FE_RC_1933_0/ZN          -      C1->ZN  F     OAI211_X2       1  0.020   0.022    0.400  
  reg_op2_reg[3]/D         -      D       F     DFF_X1          1  0.016   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 126: VIOLATED (-0.331 ns) Setup Check with Pin reg_next_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.029
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.408
              Slack:=   -0.331

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_OCPC752_n_13118/Z              -      A->Z    R     BUF_X4          4  0.015   0.028    0.349  
  g170/ZN                           -      A1->ZN  F     NAND2_X2        2  0.011   0.014    0.362  
  g169/ZN                           -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.377  
  g166137/ZN                        -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.389  
  FE_RC_2258_0/ZN                   -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.403  
  reg_next_pc_reg[11]/D             -      D       R     DFF_X1          1  0.011   0.000    0.403  
#-------------------------------------------------------------------------------------------------
Path 127: VIOLATED (-0.331 ns) Setup Check with Pin reg_out_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.331

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  g170048/ZN                    -      A->ZN   R     INV_X8         12  0.014   0.031    0.333  
  add_1801_23_g978/ZN           -      B1->ZN  F     OAI21_X4        2  0.019   0.014    0.347  
  g167151/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.363  
  g186137/ZN                    -      A2->ZN  F     NAND3_X1        1  0.010   0.023    0.386  
  g171439/ZN                    -      A1->ZN  R     NAND2_X1        1  0.015   0.017    0.402  
  reg_out_reg[20]/D             -      D       R     DFF_X2          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------------
Path 128: VIOLATED (-0.331 ns) Setup Check with Pin reg_sh_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.119 (P)
            Arrival:=    0.097        0.001

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=    0.001
          Data Path:+    0.396
              Slack:=   -0.331

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.041    0.280  
  g156323/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.020    0.300  
  FE_RC_2244_0/ZN          -      A->ZN   F     INV_X1          1  0.012   0.011    0.311  
  FE_RC_2243_0/ZN          -      A1->ZN  R     NAND3_X2        1  0.006   0.017    0.329  
  FE_RC_2092_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.014   0.010    0.339  
  FE_RC_2091_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.009   0.019    0.357  
  g153118/ZN               -      A1->ZN  F     NOR2_X2         2  0.012   0.015    0.373  
  g152509/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  reg_sh_reg[0]/D          -      D       R     DFF_X1          1  0.016   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 129: VIOLATED (-0.331 ns) Setup Check with Pin cpuregs_reg[2][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.331

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g169498/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[2][31]/D      -      D       F     DFF_X1          1  0.012   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 130: VIOLATED (-0.331 ns) Setup Check with Pin cpuregs_reg[12][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.331

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.025    0.390  
  g169499/ZN                -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.404  
  cpuregs_reg[12][31]/D     -      D       F     DFF_X1          1  0.010   0.000    0.404  
#-----------------------------------------------------------------------------------------
Path 131: VIOLATED (-0.331 ns) Setup Check with Pin reg_out_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.331

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  g170048/ZN                    -      A->ZN   R     INV_X8         12  0.014   0.031    0.333  
  add_1801_23_g967/ZN           -      B1->ZN  F     OAI21_X4        2  0.019   0.015    0.348  
  g167156/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.363  
  g186139/ZN                    -      A2->ZN  F     NAND3_X1        1  0.009   0.022    0.385  
  g171475/ZN                    -      A1->ZN  R     NAND2_X1        1  0.015   0.016    0.402  
  reg_out_reg[21]/D             -      D       R     DFF_X1          1  0.009   0.000    0.402  
#---------------------------------------------------------------------------------------------
Path 132: VIOLATED (-0.331 ns) Setup Check with Pin cpuregs_reg[6][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.331

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   R     XNOR2_X2        1  0.012   0.027    0.308  
  g158363/ZN                -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.328  
  g169492/ZN                -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.357  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   F     INV_X8         16  0.021   0.016    0.373  
  g169508/ZN                -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.399  
  cpuregs_reg[6][31]/D      -      D       R     DFF_X1          1  0.017   0.000    0.399  
#-----------------------------------------------------------------------------------------
Path 133: VIOLATED (-0.330 ns) Setup Check with Pin reg_sh_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.119 (P)
            Arrival:=    0.100        0.001

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.330

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.113    0.115  
  g158498/ZN               -      A1->ZN  F     NAND2_X2        2  0.018   0.019    0.134  
  g157802/ZN               -      A1->ZN  R     NOR2_X2         1  0.010   0.039    0.173  
  FE_OCPC2362_n_1708/Z     -      A->Z    R     BUF_X8          5  0.029   0.033    0.206  
  g157579/ZN               -      A1->ZN  F     NAND2_X4        9  0.013   0.027    0.234  
  FE_OCPC2079_n_1854/ZN    -      A->ZN   R     INV_X4          3  0.019   0.027    0.260  
  FE_OCPC2085_n_1854/ZN    -      A->ZN   F     INV_X1          2  0.017   0.014    0.274  
  g182933/ZN               -      A1->ZN  R     OAI22_X1        1  0.008   0.028    0.303  
  g182932/ZN               -      A->ZN   F     INV_X1          1  0.031   0.010    0.313  
  FE_RC_295_0/ZN           -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.332  
  FE_RC_293_0/ZN           -      A2->ZN  F     NOR2_X2         1  0.013   0.014    0.346  
  FE_RC_1214_0/ZN          -      A2->ZN  R     NAND2_X4        1  0.008   0.018    0.364  
  g153114/ZN               -      A2->ZN  F     NOR2_X4         2  0.010   0.012    0.377  
  g152508/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.400  
  reg_sh_reg[2]/D          -      D       R     DFF_X1          1  0.017   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 134: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[4][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.330

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   R     XNOR2_X2        1  0.012   0.027    0.308  
  g158363/ZN                -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.328  
  g169492/ZN                -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.357  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   F     INV_X8         16  0.021   0.018    0.375  
  FE_RC_2759_0/ZN           -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.401  
  cpuregs_reg[4][31]/D      -      D       R     DFF_X1          1  0.017   0.000    0.401  
#-----------------------------------------------------------------------------------------
Path 135: VIOLATED (-0.330 ns) Setup Check with Pin reg_next_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.113 (P)
            Arrival:=    0.124       -0.004

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=   -0.004
          Data Path:+    0.430
              Slack:=   -0.330

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  g165881/ZN                        -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.175  
  g165197/ZN                        -      A2->ZN  F     NAND2_X4        2  0.013   0.019    0.195  
  g165199/ZN                        -      A1->ZN  R     NAND2_X4        3  0.010   0.021    0.216  
  FE_RC_2119_0/ZN                   -      A->ZN   F     INV_X4          1  0.015   0.009    0.225  
  FE_RC_2117_0/ZN                   -      A2->ZN  R     NOR2_X4         1  0.005   0.026    0.251  
  FE_RC_2067_0/ZN                   -      B1->ZN  F     OAI21_X4        2  0.015   0.014    0.266  
  FE_RC_2554_0/ZN                   -      A2->ZN  R     NAND2_X2        1  0.008   0.021    0.286  
  g164535/ZN                        -      A1->ZN  F     NAND2_X4        3  0.013   0.019    0.305  
  g167255_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.324  
  g167527_dup/ZN                    -      A1->ZN  F     NAND2_X4        6  0.012   0.020    0.343  
  FE_OCPC1469_n_17578/Z             -      A->Z    F     BUF_X2          3  0.011   0.029    0.373  
  g174976/ZN                        -      A1->ZN  R     NOR2_X2         1  0.007   0.018    0.391  
  g174975/ZN                        -      A->ZN   F     OAI21_X1        1  0.012   0.019    0.410  
  g174974/ZN                        -      A1->ZN  R     NAND3_X1        1  0.010   0.016    0.426  
  reg_next_pc_reg[24]/D             -      D       R     DFF_X1          1  0.011   0.000    0.426  
#-------------------------------------------------------------------------------------------------
Path 136: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.074
      Required Time:=    0.028
       Launch Clock:=    0.003
          Data Path:+    0.355
              Slack:=   -0.330

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.358  
  cpuregs_reg[9][26]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 137: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[1][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.330

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g173604/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[1][31]/D      -      D       F     DFF_X1          1  0.010   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 138: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.074
      Required Time:=    0.028
       Launch Clock:=    0.003
          Data Path:+    0.354
              Slack:=   -0.330

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.357  
  cpuregs_reg[3][26]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 139: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[5][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.330

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.027    0.391  
  g169517/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.406  
  cpuregs_reg[5][31]/D      -      D       F     DFF_X1          1  0.011   0.000    0.406  
#-----------------------------------------------------------------------------------------
Path 140: VIOLATED (-0.330 ns) Setup Check with Pin reg_out_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.330

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  g170048/ZN                    -      A->ZN   R     INV_X8         12  0.014   0.031    0.333  
  add_1801_23_g959/ZN           -      B1->ZN  F     OAI21_X4        2  0.019   0.015    0.348  
  g167161/ZN                    -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.364  
  g186140/ZN                    -      A2->ZN  F     NAND3_X1        1  0.009   0.020    0.384  
  g171481/ZN                    -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.401  
  reg_out_reg[22]/D             -      D       R     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------------
Path 141: VIOLATED (-0.330 ns) Setup Check with Pin mem_addr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.003
          Data Path:+    0.342
              Slack:=   -0.330

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77740__7118/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.043    0.289  
  g77731__1474/ZN                  -      A1->ZN  F     NAND2_X2        2  0.033   0.050    0.339  
  mem_addr_reg[23]/D               -      D       F     SDFFR_X2        2  0.030   0.000    0.339  
#------------------------------------------------------------------------------------------------
Path 142: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[14][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.026
      Required Time:=    0.073
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.330

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.025    0.390  
  g169511/ZN                -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.403  
  cpuregs_reg[14][31]/D     -      D       F     DFF_X1          1  0.012   0.000    0.403  
#-----------------------------------------------------------------------------------------
Path 143: VIOLATED (-0.330 ns) Setup Check with Pin cpuregs_reg[8][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.330

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.027    0.391  
  g169504/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.406  
  cpuregs_reg[8][31]/D      -      D       F     DFF_X1          1  0.010   0.000    0.406  
#-----------------------------------------------------------------------------------------
Path 144: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.074
      Required Time:=    0.025
       Launch Clock:=    0.003
          Data Path:+    0.351
              Slack:=   -0.329

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.023    0.354  
  cpuregs_reg[11][22]/D   -      D       F     SDFFR_X1        5  0.014   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 145: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[13][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.329

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184164/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.398  
  cpuregs_reg[13][26]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 146: VIOLATED (-0.329 ns) Setup Check with Pin reg_out_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.118 (P)
            Arrival:=    0.125        0.000

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.000
          Data Path:+    0.426
              Slack:=   -0.329

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  decoded_imm_reg[8]/CK        -      CK      R     (arrival)      62  0.072       -    0.000  
  decoded_imm_reg[8]/Q         -      CK->Q   R     DFF_X1          2  0.072   0.111    0.111  
  FE_OCPC2062_decoded_imm_8/Z  -      A->Z    R     BUF_X4          6  0.016   0.036    0.147  
  add_1801_23_g172278/ZN       -      A2->ZN  R     AND2_X2         2  0.017   0.037    0.184  
  add_1801_23_g1150/ZN         -      A2->ZN  F     NAND2_X2        1  0.011   0.017    0.201  
  add_1801_23_g1139/ZN         -      A1->ZN  R     NAND2_X4        3  0.009   0.015    0.216  
  add_1801_23_g180751/ZN       -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.232  
  add_1801_23_g1077/ZN         -      A1->ZN  R     NAND2_X4        5  0.009   0.020    0.252  
  FE_RC_2602_0/ZN              -      B1->ZN  F     AOI21_X4        2  0.014   0.017    0.269  
  FE_OCPC2479_n_19813/Z        -      A->Z    F     BUF_X1          1  0.009   0.030    0.299  
  g169377/ZN                   -      A2->ZN  R     NAND2_X2        4  0.007   0.026    0.326  
  add_1801_23_g169381/ZN       -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.342  
  add_1801_23_g960/ZN          -      A1->ZN  R     NAND2_X1        2  0.009   0.019    0.361  
  FE_RC_349_0/ZN               -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.374  
  FE_RC_348_0/ZN               -      A->ZN   R     OAI21_X1        1  0.007   0.021    0.395  
  g183689/ZN                   -      A1->ZN  F     NAND2_X1        1  0.021   0.016    0.412  
  g153399/ZN                   -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.426  
  reg_out_reg[30]/D            -      D       R     DFF_X1          1  0.008   0.000    0.426  
#--------------------------------------------------------------------------------------------
Path 147: VIOLATED (-0.329 ns) Setup Check with Pin reg_op2_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.119 (P)
            Arrival:=    0.099        0.001

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=    0.001
          Data Path:+    0.398
              Slack:=   -0.329

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2340_n_2128/ZN    -      A->ZN   R     INV_X4         11  0.022   0.047    0.287  
  g156291/ZN               -      A1->ZN  F     NAND2_X1        1  0.032   0.022    0.309  
  FE_RC_1958_0/ZN          -      A1->ZN  R     NAND4_X2        1  0.014   0.027    0.336  
  g153771/ZN               -      A1->ZN  F     NOR2_X4         1  0.021   0.012    0.348  
  FE_RC_994_0/ZN           -      A1->ZN  R     NAND4_X4        1  0.008   0.023    0.371  
  FE_RC_1164_0/ZN          -      A1->ZN  F     NAND2_X2        1  0.020   0.014    0.385  
  FE_RC_2769_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.399  
  reg_op2_reg[17]/D        -      D       R     DFF_X1          1  0.009   0.000    0.399  
#----------------------------------------------------------------------------------------
Path 148: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[13][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.329

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  FE_RC_1962_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[13][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 149: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[10][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.329

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.027    0.391  
  g185210/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.406  
  cpuregs_reg[10][31]/D     -      D       F     DFF_X1          1  0.009   0.000    0.406  
#-----------------------------------------------------------------------------------------
Path 150: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[15][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.329

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.027    0.391  
  g169521/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.406  
  cpuregs_reg[15][31]/D     -      D       F     DFF_X1          1  0.009   0.000    0.406  
#-----------------------------------------------------------------------------------------
Path 151: VIOLATED (-0.329 ns) Setup Check with Pin reg_next_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.163 (P)    0.113 (P)
            Arrival:=    0.145       -0.004

              Setup:-    0.033
      Required Time:=    0.112
       Launch Clock:=   -0.004
          Data Path:+    0.445
              Slack:=   -0.329

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  FE_RC_570_0/ZN                    -      A1->ZN  R     NAND2_X4        9  0.013   0.030    0.374  
  g162809/ZN                        -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.390  
  g128/ZN                           -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.405  
  FE_RC_2047_0/ZN                   -      A->ZN   F     INV_X1          1  0.009   0.008    0.413  
  FE_RC_2045_0/ZN                   -      B2->ZN  R     OAI21_X1        1  0.004   0.028    0.441  
  reg_next_pc_reg[18]/D             -      D       R     DFF_X1          1  0.017   0.000    0.441  
#-------------------------------------------------------------------------------------------------
Path 152: VIOLATED (-0.329 ns) Setup Check with Pin cpuregs_reg[13][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.329

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   R     XNOR2_X2        1  0.012   0.027    0.308  
  g158363/ZN                -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.328  
  g169492/ZN                -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.357  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   F     INV_X8         16  0.021   0.017    0.374  
  FE_RC_1970_0/ZN           -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.400  
  cpuregs_reg[13][31]/D     -      D       R     DFF_X1          1  0.017   0.000    0.400  
#-----------------------------------------------------------------------------------------
Path 153: VIOLATED (-0.328 ns) Setup Check with Pin reg_out_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.422
              Slack:=   -0.328

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  FE_OCPC2479_n_19813/Z         -      A->Z    R     BUF_X1          1  0.025   0.032    0.307  
  g169377/ZN                    -      A2->ZN  F     NAND2_X2        4  0.012   0.024    0.331  
  add_1801_23_g184767/ZN        -      A1->ZN  R     NAND2_X1        2  0.014   0.022    0.353  
  FE_RC_2776_0/ZN               -      A3->ZN  F     NAND3_X1        1  0.014   0.022    0.375  
  g184769/ZN                    -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.391  
  g186148/ZN                    -      A1->ZN  F     NAND3_X1        1  0.009   0.019    0.409  
  g153395/ZN                    -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.425  
  reg_out_reg[29]/D             -      D       R     DFF_X1          1  0.009   0.000    0.425  
#---------------------------------------------------------------------------------------------
Path 154: VIOLATED (-0.328 ns) Setup Check with Pin cpuregs_reg[6][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.328

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  g175117/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[6][22]/D    -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 155: VIOLATED (-0.328 ns) Setup Check with Pin cpuregs_reg[6][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.328

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184150/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.397  
  cpuregs_reg[6][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 156: VIOLATED (-0.328 ns) Setup Check with Pin cpuregs_reg[12][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.328

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g175105/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[12][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 157: VIOLATED (-0.328 ns) Setup Check with Pin mem_addr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.003
          Data Path:+    0.340
              Slack:=   -0.328

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77926__175719/ZN                -      A1->ZN  R     AOI22_X1        1  0.016   0.043    0.289  
  g77865__5019/ZN                  -      A1->ZN  F     NAND2_X2        2  0.033   0.048    0.337  
  mem_addr_reg[29]/D               -      D       F     SDFFR_X1        2  0.028   0.000    0.337  
#------------------------------------------------------------------------------------------------
Path 158: VIOLATED (-0.328 ns) Setup Check with Pin reg_sh_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.102        0.001

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.328

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2342_n_2128/Z     -      A->Z    F     BUF_X4          5  0.022   0.040    0.280  
  g155323/ZN               -      A1->ZN  R     NOR2_X2         1  0.011   0.025    0.305  
  FE_RC_1603_0/ZN          -      A2->ZN  F     NOR2_X2         1  0.016   0.012    0.317  
  FE_RC_1601_0/ZN          -      A2->ZN  R     NAND2_X2        1  0.008   0.018    0.334  
  FE_RC_1597_0/ZN          -      A1->ZN  F     NOR2_X2         1  0.010   0.013    0.347  
  FE_RC_1583_0/ZN          -      A2->ZN  R     NAND4_X4        1  0.007   0.020    0.367  
  FE_RC_1584_0/ZN          -      A->ZN   F     INV_X4          2  0.015   0.013    0.380  
  g152513/ZN               -      B1->ZN  R     OAI21_X2        1  0.007   0.020    0.400  
  reg_sh_reg[4]/D          -      D       R     DFF_X1          1  0.014   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 159: VIOLATED (-0.328 ns) Setup Check with Pin mem_addr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.077
      Required Time:=    0.012
       Launch Clock:=   -0.003
          Data Path:+    0.343
              Slack:=   -0.328

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g186691/ZN                       -      B1->ZN  R     AOI22_X1        1  0.016   0.051    0.298  
  g77733__9682/ZN                  -      A1->ZN  F     NAND2_X2        2  0.031   0.042    0.340  
  mem_addr_reg[21]/D               -      D       F     SDFFR_X2        2  0.024   0.000    0.340  
#------------------------------------------------------------------------------------------------
Path 160: VIOLATED (-0.327 ns) Setup Check with Pin alu_out_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[29]/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.117 (P)
            Arrival:=    0.097       -0.000

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.000
          Data Path:+    0.394
              Slack:=   -0.327

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_op1_reg[29]/CK    -      CK      R     (arrival)      63  0.070       -   -0.000  
  reg_op1_reg[29]/QN    -      CK->QN  R     DFFS_X1         2  0.070   0.098    0.097  
  FE_OCPC2288_n_8375/Z  -      A->Z    R     BUF_X4          2  0.022   0.029    0.126  
  g165532/ZN            -      A1->ZN  F     NAND2_X4        4  0.010   0.016    0.142  
  g165536/ZN            -      A->ZN   R     INV_X2          1  0.009   0.011    0.153  
  g156822/ZN            -      A1->ZN  F     NOR2_X1         1  0.006   0.009    0.162  
  g165539/ZN            -      B1->ZN  R     OAI21_X2        1  0.006   0.021    0.184  
  FE_RC_2126_0/ZN       -      A1->ZN  F     NAND2_X1        1  0.015   0.018    0.201  
  FE_RC_2127_0/ZN       -      A->ZN   R     INV_X2          1  0.010   0.017    0.218  
  FE_RC_2065_0/ZN       -      A1->ZN  F     NAND2_X4        2  0.010   0.017    0.236  
  g169822/ZN            -      B1->ZN  R     AOI21_X4        2  0.010   0.029    0.265  
  FE_RC_2115_0/ZN       -      A->ZN   F     INV_X2          1  0.024   0.010    0.275  
  FE_RC_2114_0/ZN       -      A1->ZN  R     NOR2_X2         1  0.007   0.024    0.298  
  FE_RC_2113_0/ZN       -      A3->ZN  F     NAND3_X2        1  0.017   0.028    0.326  
  FE_RC_609_0/ZN        -      A3->ZN  R     NAND3_X4        3  0.015   0.030    0.356  
  g171346/ZN            -      A1->ZN  F     NOR2_X1         1  0.018   0.013    0.369  
  g149403__171345/ZN    -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.394  
  alu_out_q_reg[0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.394  
#-------------------------------------------------------------------------------------
Path 161: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.074
      Required Time:=    0.028
       Launch Clock:=    0.003
          Data Path:+    0.352
              Slack:=   -0.327

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.355  
  cpuregs_reg[3][22]/D    -      D       F     SDFFR_X1        5  0.014   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 162: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[5][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g185561/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.398  
  cpuregs_reg[5][30]/D     -      D       R     DFF_X1          1  0.017   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 163: VIOLATED (-0.327 ns) Setup Check with Pin reg_out_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.139 (P)
            Arrival:=    0.099        0.022

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.022
          Data Path:+    0.376
              Slack:=   -0.327

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[21]/CK     -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[21]/Q      -      CK->Q   F     DFF_X1          5  0.068   0.112    0.134  
  g181302/ZN            -      A2->ZN  F     OR2_X2          3  0.016   0.054    0.188  
  add_1801_23_g1151/ZN  -      A2->ZN  R     NAND2_X1        2  0.010   0.022    0.210  
  FE_RC_1635_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.225  
  FE_RC_1634_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.239  
  add_1801_23_g1375/ZN  -      A1->ZN  R     AND2_X2         1  0.009   0.034    0.273  
  add_1801_23_g1048/ZN  -      A2->ZN  F     NAND2_X4        8  0.012   0.026    0.300  
  FE_RC_2760_0/ZN       -      B1->ZN  R     AOI21_X4        3  0.015   0.028    0.328  
  g575/ZN               -      A->ZN   F     INV_X1          1  0.021   0.009    0.337  
  g571/ZN               -      A1->ZN  R     NAND2_X1        1  0.007   0.017    0.354  
  g171446/ZN            -      A1->ZN  F     NAND4_X2        1  0.013   0.026    0.380  
  g171445/ZN            -      A1->ZN  R     NAND2_X1        1  0.018   0.018    0.398  
  reg_out_reg[25]/D     -      D       R     DFF_X1          1  0.009   0.000    0.398  
#-------------------------------------------------------------------------------------
Path 164: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[8][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g185548/ZN               -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.398  
  cpuregs_reg[8][30]/D     -      D       R     DFF_X1          1  0.017   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 165: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[1][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g185564/ZN               -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.398  
  cpuregs_reg[1][30]/D     -      D       R     DFF_X1          1  0.017   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 166: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[13][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.121 (P)
            Arrival:=    0.097        0.003

              Setup:-    0.024
      Required Time:=    0.073
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.026    0.387  
  FE_RC_2648_0/ZN          -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.400  
  cpuregs_reg[13][30]/D    -      D       F     DFF_X1          1  0.008   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 167: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[7][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.017    0.371  
  g185562/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[7][30]/D     -      D       R     DFF_X1          1  0.017   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 168: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[14][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.026
      Required Time:=    0.073
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.027    0.387  
  g185556/ZN               -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.400  
  cpuregs_reg[14][30]/D    -      D       F     DFF_X1          1  0.012   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 169: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[15][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g185553/ZN               -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.398  
  cpuregs_reg[15][30]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 170: VIOLATED (-0.327 ns) Setup Check with Pin cpuregs_reg[12][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.121 (P)
            Arrival:=    0.097        0.003

              Setup:-    0.024
      Required Time:=    0.073
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.327

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.026    0.387  
  g185545/ZN               -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.399  
  cpuregs_reg[12][30]/D    -      D       F     DFF_X1          1  0.009   0.000    0.399  
#----------------------------------------------------------------------------------------
Path 171: VIOLATED (-0.326 ns) Setup Check with Pin reg_op2_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) reg_op2_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.101        0.001

              Setup:-    0.027
      Required Time:=    0.074
       Launch Clock:=    0.001
          Data Path:+    0.399
              Slack:=   -0.326

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[4]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[4]/Q   -      CK->Q   F     DFF_X1          1  0.073   0.104    0.106  
  g177582/ZN               -      A->ZN   R     INV_X4          3  0.010   0.021    0.126  
  g157802/ZN               -      A2->ZN  F     NOR2_X2         1  0.013   0.016    0.142  
  FE_OCPC2362_n_1708/Z     -      A->Z    F     BUF_X8          5  0.008   0.029    0.171  
  g157579/ZN               -      A1->ZN  R     NAND2_X4        9  0.008   0.031    0.202  
  FE_OCPC2083_n_1854/ZN    -      A->ZN   F     INV_X4          9  0.025   0.025    0.228  
  g156040/ZN               -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.246  
  g154256/ZN               -      A4->ZN  F     NAND4_X1        1  0.010   0.037    0.283  
  g153813/ZN               -      A2->ZN  R     NOR2_X2         1  0.021   0.040    0.323  
  g153220/ZN               -      A2->ZN  F     NAND2_X4        1  0.022   0.020    0.343  
  g153107/ZN               -      A2->ZN  R     NOR2_X2         1  0.011   0.036    0.379  
  FE_RC_1542_0/ZN          -      C1->ZN  F     OAI211_X1       1  0.021   0.022    0.400  
  reg_op2_reg[13]/D        -      D       F     DFF_X1          1  0.016   0.000    0.400  
#----------------------------------------------------------------------------------------
Path 172: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[10][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.031
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.326

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g185176/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.398  
  cpuregs_reg[10][26]/D   -      D       R     DFF_X1          1  0.018   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 173: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[1][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.326

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g175119/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.398  
  cpuregs_reg[1][22]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 174: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[10][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.326

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g185537/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[10][30]/D    -      D       R     DFF_X1          1  0.016   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 175: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[4][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.326

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.018    0.372  
  g150686__185551/ZN       -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.397  
  cpuregs_reg[4][30]/D     -      D       R     DFF_X1          1  0.017   0.000    0.397  
#----------------------------------------------------------------------------------------
Path 176: VIOLATED (-0.326 ns) Setup Check with Pin alu_out_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.405
              Slack:=   -0.326

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X2          7  0.027   0.031    0.153  
  g164742/ZN                          -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.176  
  g46/ZN                              -      A2->ZN  F     NAND2_X4        2  0.013   0.014    0.189  
  g164442/ZN                          -      A1->ZN  R     NAND2_X2        3  0.007   0.018    0.207  
  g164441/ZN                          -      A->ZN   F     INV_X2          1  0.013   0.009    0.216  
  g165490/ZN                          -      A2->ZN  R     NAND2_X2        2  0.005   0.022    0.238  
  g167134/ZN                          -      A1->ZN  R     AND2_X2         1  0.016   0.037    0.275  
  g167133/ZN                          -      A2->ZN  F     NAND2_X4        2  0.012   0.016    0.292  
  FE_OCPC1479_n_17471/Z               -      A->Z    F     BUF_X4          4  0.009   0.026    0.318  
  fopt167132/ZN                       -      A->ZN   R     INV_X2          2  0.006   0.012    0.330  
  FE_RC_1953_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.341  
  FE_RC_1952_0/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.361  
  g158120/ZN                          -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.378  
  g154594/ZN                          -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.394  
  alu_out_q_reg[4]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.394  
#---------------------------------------------------------------------------------------------------
Path 177: VIOLATED (-0.326 ns) Setup Check with Pin reg_out_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.400
              Slack:=   -0.326

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  add_1801_23_g1029/ZN            -      A->ZN   F     INV_X2          3  0.010   0.013    0.296  
  add_1801_23_g995/ZN             -      B1->ZN  R     OAI21_X2        2  0.007   0.026    0.322  
  FE_RC_1951_0/ZN                 -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.337  
  FE_RC_1950_0/ZN                 -      A->ZN   R     OAI21_X1        1  0.009   0.024    0.362  
  g186131/ZN                      -      A1->ZN  F     NAND2_X1        1  0.026   0.019    0.380  
  g153157/ZN                      -      A1->ZN  R     NAND3_X1        1  0.011   0.016    0.396  
  reg_out_reg[10]/D               -      D       R     DFF_X1          1  0.011   0.000    0.396  
#-----------------------------------------------------------------------------------------------
Path 178: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[7][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.326

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.026    0.390  
  FE_RC_2752_0/ZN           -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.403  
  cpuregs_reg[7][31]/D      -      D       F     DFF_X1          1  0.007   0.000    0.403  
#-----------------------------------------------------------------------------------------
Path 179: VIOLATED (-0.326 ns) Setup Check with Pin reg_out_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.420
              Slack:=   -0.326

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  FE_OCPC2479_n_19813/Z         -      A->Z    R     BUF_X1          1  0.025   0.032    0.307  
  g169377/ZN                    -      A2->ZN  F     NAND2_X2        4  0.012   0.024    0.331  
  g169376/ZN                    -      A1->ZN  R     NAND2_X1        1  0.014   0.017    0.349  
  g293/ZN                       -      A1->ZN  F     NAND4_X1        1  0.009   0.024    0.373  
  g290/ZN                       -      A2->ZN  R     NAND2_X1        1  0.016   0.021    0.393  
  g78222__183684/ZN             -      A1->ZN  F     NAND2_X1        1  0.010   0.014    0.408  
  g171457/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.423  
  reg_out_reg[28]/D             -      D       R     DFF_X1          1  0.009   0.000    0.423  
#---------------------------------------------------------------------------------------------
Path 180: VIOLATED (-0.326 ns) Setup Check with Pin cpuregs_reg[8][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.326

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  FE_RC_2763_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.398  
  cpuregs_reg[8][22]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 181: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[2][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g175107/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[2][22]/D    -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 182: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[14][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.357  
  FE_OFC427_n_35495/ZN    -      A->ZN   R     INV_X4         12  0.015   0.029    0.386  
  FE_RC_2724_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.401  
  cpuregs_reg[14][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 183: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[15][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  FE_RC_2757_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[15][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 184: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[12][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184155/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[12][26]/D   -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 185: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[14][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  g175116/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[14][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 186: VIOLATED (-0.325 ns) Setup Check with Pin reg_op2_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.119 (P)
            Arrival:=    0.104        0.001

              Setup:-    0.031
      Required Time:=    0.073
       Launch Clock:=    0.001
          Data Path:+    0.397
              Slack:=   -0.325

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.055    0.204  
  g157181/ZN               -      A1->ZN  F     NAND2_X4        7  0.042   0.036    0.240  
  FE_OCPC2339_n_2128/ZN    -      A->ZN   R     INV_X4         10  0.022   0.039    0.279  
  g156451/ZN               -      A1->ZN  F     NAND2_X1        1  0.023   0.022    0.300  
  FE_RC_384_0/ZN           -      A3->ZN  R     NAND4_X2        1  0.012   0.029    0.329  
  g153756/ZN               -      A1->ZN  F     NOR2_X4         1  0.019   0.015    0.344  
  g153218/ZN               -      A2->ZN  R     NAND2_X2        1  0.009   0.017    0.360  
  g153104/ZN               -      A1->ZN  F     NOR2_X2         1  0.009   0.011    0.372  
  FE_RC_2693_0/ZN          -      C1->ZN  R     OAI211_X2       1  0.007   0.026    0.398  
  reg_op2_reg[11]/D        -      D       R     DFF_X1          1  0.018   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 187: VIOLATED (-0.325 ns) Setup Check with Pin mem_addr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.080
      Required Time:=    0.010
       Launch Clock:=   -0.003
          Data Path:+    0.338
              Slack:=   -0.325

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.247  
  g77958__5795/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.042    0.289  
  g77884__5953/ZN                  -      A1->ZN  F     NAND2_X2        2  0.032   0.046    0.335  
  mem_addr_reg[27]/D               -      D       F     SDFFR_X1        2  0.027   0.000    0.335  
#------------------------------------------------------------------------------------------------
Path 188: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[2][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.357  
  FE_OFC427_n_35495/ZN    -      A->ZN   R     INV_X4         12  0.015   0.029    0.386  
  g184154/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.402  
  cpuregs_reg[2][26]/D    -      D       F     DFF_X1          1  0.013   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 189: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[5][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184149/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[5][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 190: VIOLATED (-0.325 ns) Setup Check with Pin cpuregs_reg[7][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.325

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184143/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[7][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 191: VIOLATED (-0.324 ns) Setup Check with Pin cpuregs_reg[1][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.324

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.371  
  g184135/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[1][26]/D    -      D       R     DFF_X1          1  0.017   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 192: VIOLATED (-0.324 ns) Setup Check with Pin cpuregs_reg[8][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.324

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g184156/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[8][26]/D    -      D       R     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 193: VIOLATED (-0.324 ns) Setup Check with Pin cpuregs_reg[6][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.324

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.025    0.386  
  g185550/ZN               -      B1->ZN  F     OAI21_X2        1  0.015   0.013    0.399  
  cpuregs_reg[6][30]/D     -      D       F     DFF_X1          1  0.008   0.000    0.399  
#----------------------------------------------------------------------------------------
Path 194: VIOLATED (-0.324 ns) Setup Check with Pin reg_op2_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_op2_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.101        0.001

              Setup:-    0.031
      Required Time:=    0.071
       Launch Clock:=    0.001
          Data Path:+    0.393
              Slack:=   -0.324

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[1]/CK  -      CK      R     (arrival)      65  0.073       -    0.001  
  decoded_imm_j_reg[1]/Q   -      CK->Q   F     DFF_X1          3  0.073   0.105    0.106  
  FE_OCPC1924_n_8125/ZN    -      A->ZN   R     INV_X1          1  0.011   0.025    0.131  
  g185530/ZN               -      A1->ZN  F     NAND2_X4        2  0.017   0.018    0.149  
  g158014/ZN               -      A1->ZN  R     NOR2_X4         4  0.010   0.054    0.203  
  g157174/ZN               -      A1->ZN  F     NAND2_X4        2  0.042   0.024    0.228  
  FE_OCPC1953_n_2142/ZN    -      A->ZN   R     INV_X8         10  0.016   0.029    0.257  
  FE_OCPC1955_n_2142/ZN    -      A->ZN   F     INV_X8          2  0.021   0.015    0.271  
  FE_OCPC1959_n_2142/ZN    -      A->ZN   R     INV_X8          6  0.009   0.017    0.288  
  g156745/ZN               -      A1->ZN  F     NAND2_X1        1  0.009   0.016    0.305  
  g153840/ZN               -      A1->ZN  R     NAND4_X2        1  0.010   0.024    0.329  
  g153759/ZN               -      A1->ZN  F     NOR2_X4         1  0.020   0.012    0.341  
  g153219/ZN               -      A1->ZN  R     NAND2_X4        1  0.008   0.016    0.356  
  g153106/ZN               -      A2->ZN  F     NOR2_X4         1  0.010   0.012    0.369  
  FE_RC_1493_0/ZN          -      C1->ZN  R     OAI211_X1       1  0.006   0.026    0.395  
  reg_op2_reg[12]/D        -      D       R     DFF_X1          1  0.019   0.000    0.395  
#----------------------------------------------------------------------------------------
Path 195: VIOLATED (-0.324 ns) Setup Check with Pin cpuregs_reg[15][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.324

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.305  
  g158386/ZN              -      A1->ZN  F     NAND2_X2        1  0.019   0.019    0.324  
  g184134/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.353  
  FE_OFC427_n_35495/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g184145/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.396  
  cpuregs_reg[15][26]/D   -      D       R     DFF_X1          1  0.016   0.000    0.396  
#---------------------------------------------------------------------------------------
Path 196: VIOLATED (-0.324 ns) Setup Check with Pin reg_out_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[21]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.139 (P)
            Arrival:=    0.099        0.022

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.022
          Data Path:+    0.373
              Slack:=   -0.324

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  reg_pc_reg[21]/CK     -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[21]/Q      -      CK->Q   F     DFF_X1          5  0.068   0.112    0.134  
  g181302/ZN            -      A2->ZN  F     OR2_X2          3  0.016   0.054    0.188  
  add_1801_23_g1151/ZN  -      A2->ZN  R     NAND2_X1        2  0.010   0.022    0.210  
  FE_RC_1635_0/ZN       -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.225  
  FE_RC_1634_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.239  
  add_1801_23_g1375/ZN  -      A1->ZN  R     AND2_X2         1  0.009   0.034    0.273  
  add_1801_23_g1048/ZN  -      A2->ZN  F     NAND2_X4        8  0.012   0.026    0.300  
  FE_RC_2762_0/ZN       -      B1->ZN  R     AOI21_X4        3  0.015   0.026    0.326  
  g166924/ZN            -      A->ZN   F     INV_X1          1  0.020   0.009    0.336  
  g166923/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.349  
  FE_RC_1963_0/ZN       -      A1->ZN  F     NAND4_X1        1  0.009   0.027    0.376  
  FE_RC_1704_0/ZN       -      A1->ZN  R     NAND2_X1        1  0.019   0.018    0.395  
  reg_out_reg[26]/D     -      D       R     DFF_X1          1  0.010   0.000    0.395  
#-------------------------------------------------------------------------------------
Path 197: VIOLATED (-0.323 ns) Setup Check with Pin reg_sh_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) reg_sh_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.119 (P)
            Arrival:=    0.100        0.002

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.002
          Data Path:+    0.390
              Slack:=   -0.323

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[3]/CK  -      CK      R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[3]/Q   -      CK->Q   R     DFF_X1          3  0.073   0.122    0.124  
  g186483/ZN               -      A1->ZN  R     AND2_X4         8  0.027   0.065    0.188  
  g157184/ZN               -      A2->ZN  F     NAND2_X2        2  0.034   0.032    0.220  
  FE_OCPC979_n_2122/ZN     -      A->ZN   R     INV_X8         29  0.018   0.046    0.266  
  FE_OCPC980_n_2122/ZN     -      A->ZN   F     INV_X4          3  0.035   0.015    0.282  
  g155415/ZN               -      A1->ZN  R     NOR2_X4         1  0.011   0.019    0.301  
  FE_RC_2568_0/ZN          -      A->ZN   F     INV_X2          1  0.012   0.008    0.309  
  FE_RC_2567_0/ZN          -      A1->ZN  R     NAND3_X1        1  0.004   0.014    0.324  
  FE_RC_1349_0/ZN          -      A1->ZN  F     NOR2_X1         1  0.012   0.012    0.336  
  FE_RC_1348_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.007   0.018    0.354  
  g153116/ZN               -      A2->ZN  F     NOR2_X4         2  0.013   0.014    0.367  
  g152511/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.392  
  reg_sh_reg[3]/D          -      D       R     DFF_X1          1  0.018   0.000    0.392  
#----------------------------------------------------------------------------------------
Path 198: VIOLATED (-0.322 ns) Setup Check with Pin reg_next_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.004

              Setup:-    0.029
      Required Time:=    0.150
       Launch Clock:=   -0.004
          Data Path:+    0.476
              Slack:=   -0.322

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                        -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                        -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2574_0/ZN                   -      A1->ZN  F     NAND2_X4        3  0.015   0.023    0.344  
  FE_RC_570_0/ZN                    -      A1->ZN  R     NAND2_X4        9  0.013   0.029    0.373  
  FE_OCPC2329_n_26613/Z             -      A->Z    R     BUF_X2          3  0.022   0.037    0.410  
  g146/ZN                           -      A1->ZN  F     NAND2_X1        2  0.016   0.019    0.429  
  g144/ZN                           -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.445  
  FE_RC_889_0/ZN                    -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.458  
  g165318/ZN                        -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.472  
  reg_next_pc_reg[22]/D             -      D       R     DFF_X1          1  0.011   0.000    0.472  
#-------------------------------------------------------------------------------------------------
Path 199: VIOLATED (-0.322 ns) Setup Check with Pin reg_out_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.003

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.003
          Data Path:+    0.394
              Slack:=   -0.322

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  g181421/ZN                      -      A1->ZN  F     NAND3_X2        1  0.010   0.016    0.299  
  add_1801_23_g997/ZN             -      A1->ZN  R     NAND2_X1        2  0.010   0.021    0.319  
  FE_RC_387_0/ZN                  -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.333  
  FE_RC_386_0/ZN                  -      A->ZN   R     OAI21_X1        1  0.008   0.024    0.357  
  g186133/ZN                      -      A1->ZN  F     NAND2_X1        1  0.026   0.018    0.375  
  g153491/ZN                      -      A1->ZN  R     NAND3_X1        1  0.011   0.016    0.391  
  reg_out_reg[15]/D               -      D       R     DFF_X1          1  0.011   0.000    0.391  
#-----------------------------------------------------------------------------------------------
Path 200: VIOLATED (-0.322 ns) Setup Check with Pin cpuregs_reg[4][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.024
      Required Time:=    0.078
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.322

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.357  
  FE_OFC427_n_35495/ZN    -      A->ZN   R     INV_X4         12  0.015   0.029    0.386  
  g150676__184159/ZN      -      B1->ZN  F     OAI21_X2        1  0.018   0.014    0.400  
  cpuregs_reg[4][26]/D    -      D       F     DFF_X1          1  0.008   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 201: VIOLATED (-0.322 ns) Setup Check with Pin cpuregs_reg[5][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.073
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.322

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.019    0.372  
  g175129/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.394  
  cpuregs_reg[5][22]/D    -      D       R     DFF_X1          1  0.014   0.000    0.394  
#---------------------------------------------------------------------------------------
Path 202: VIOLATED (-0.321 ns) Setup Check with Pin reg_out_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.394
              Slack:=   -0.321

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  add_1801_23_g1022/ZN            -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.296  
  add_1801_23_g996/ZN             -      A2->ZN  R     NAND2_X1        1  0.007   0.022    0.318  
  add_1801_23_g977/ZN             -      A->ZN   R     XNOR2_X2        1  0.015   0.039    0.358  
  g186130/ZN                      -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.375  
  g153158/ZN                      -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.391  
  reg_out_reg[13]/D               -      D       R     DFF_X1          1  0.012   0.000    0.391  
#-----------------------------------------------------------------------------------------------
Path 203: VIOLATED (-0.321 ns) Setup Check with Pin cpuregs_reg[16][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.321

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.390  
  g151166/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.416  
  cpuregs_reg[16][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 204: VIOLATED (-0.321 ns) Setup Check with Pin cpuregs_reg[19][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.126        0.022

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.321

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.390  
  FE_RC_407_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.416  
  cpuregs_reg[19][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 205: VIOLATED (-0.320 ns) Setup Check with Pin reg_out_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.393
              Slack:=   -0.320

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  add_1801_23_g1029/ZN            -      A->ZN   F     INV_X2          3  0.010   0.013    0.296  
  add_1801_23_g1011/ZN            -      B1->ZN  R     OAI21_X2        2  0.007   0.028    0.324  
  FE_RC_2766_0/ZN                 -      A->ZN   F     INV_X1          1  0.020   0.010    0.334  
  FE_RC_2765_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.017    0.350  
  FE_RC_2764_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.012   0.022    0.372  
  g153159/ZN                      -      A1->ZN  R     NAND3_X1        1  0.013   0.017    0.390  
  reg_out_reg[12]/D               -      D       R     DFF_X2          1  0.011   0.000    0.390  
#-----------------------------------------------------------------------------------------------
Path 206: VIOLATED (-0.320 ns) Setup Check with Pin cpuregs_reg[22][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.126        0.022

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.320

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  g150720__1786/ZN        -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[22][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 207: VIOLATED (-0.319 ns) Setup Check with Pin cpuregs_reg[20][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.139 (P)
            Arrival:=    0.126        0.022

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.319

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  g150631__180512/ZN      -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[20][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 208: VIOLATED (-0.319 ns) Setup Check with Pin reg_out_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.003
          Data Path:+    0.392
              Slack:=   -0.319

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  add_1801_23_g1023/ZN            -      A1->ZN  F     NAND2_X1        2  0.010   0.017    0.300  
  add_1801_23_g993/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.018    0.317  
  FE_RC_406_0/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.016    0.333  
  FE_RC_405_0/ZN                  -      A->ZN   R     OAI21_X2        1  0.009   0.021    0.354  
  g185018/ZN                      -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.371  
  g153160/ZN                      -      A1->ZN  R     NAND3_X1        1  0.009   0.017    0.388  
  reg_out_reg[14]/D               -      D       R     DFF_X1          1  0.012   0.000    0.388  
#-----------------------------------------------------------------------------------------------
Path 209: VIOLATED (-0.319 ns) Setup Check with Pin cpuregs_reg[17][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.139 (P)
            Arrival:=    0.126        0.022

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.319

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  g151196/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.414  
  cpuregs_reg[17][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 210: VIOLATED (-0.318 ns) Setup Check with Pin cpuregs_reg[23][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.139 (P)
            Arrival:=    0.127        0.022

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.397
              Slack:=   -0.318

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   R     INV_X8         28  0.014   0.036    0.403  
  g150766/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.419  
  cpuregs_reg[23][25]/D   -      D       F     DFF_X1          1  0.014   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 211: VIOLATED (-0.318 ns) Setup Check with Pin mem_addr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.073
      Required Time:=    0.015
       Launch Clock:=   -0.003
          Data Path:+    0.337
              Slack:=   -0.318

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77747__2250/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.035    0.281  
  FE_OCPC1738_n_8834/Z             -      A->Z    R     BUF_X2          1  0.026   0.030    0.311  
  g77732__4547/ZN                  -      A1->ZN  F     NAND2_X4        2  0.010   0.023    0.333  
  mem_addr_reg[22]/D               -      D       F     SDFFR_X2        2  0.014   0.000    0.333  
#------------------------------------------------------------------------------------------------
Path 212: VIOLATED (-0.317 ns) Setup Check with Pin reg_out_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.317

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  add_1801_23_g169384/ZN        -      A->ZN   R     XNOR2_X1        1  0.014   0.051    0.353  
  g78297__185013/ZN             -      A1->ZN  F     NAND2_X1        1  0.038   0.019    0.372  
  g77818__5953/ZN               -      A1->ZN  R     NAND2_X1        1  0.013   0.015    0.387  
  reg_out_reg[16]/D             -      D       R     DFF_X1          1  0.009   0.000    0.387  
#---------------------------------------------------------------------------------------------
Path 213: VIOLATED (-0.317 ns) Setup Check with Pin reg_next_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.191 (P)    0.113 (P)
            Arrival:=    0.174       -0.004

              Setup:-    0.030
      Required Time:=    0.143
       Launch Clock:=   -0.004
          Data Path:+    0.465
              Slack:=   -0.317

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.027    0.155  
  g78215__161544/ZN                 -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g166601/ZN                        -      A2->ZN  F     NAND2_X4        2  0.009   0.019    0.191  
  g166600_dup/ZN                    -      A1->ZN  R     NAND2_X4        2  0.009   0.017    0.207  
  g166904/ZN                        -      A1->ZN  F     NAND3_X4        3  0.011   0.022    0.229  
  FE_RC_1918_0/ZN                   -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.250  
  g167121/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.013    0.263  
  g167120/ZN                        -      A->ZN   R     INV_X2          1  0.007   0.016    0.279  
  g166824/ZN                        -      A2->ZN  F     NAND2_X4        1  0.010   0.014    0.293  
  g163722/ZN                        -      A->ZN   R     INV_X4          1  0.006   0.011    0.304  
  g163721/ZN                        -      A1->ZN  F     NAND2_X4        4  0.006   0.017    0.321  
  FE_RC_2574_0/ZN                   -      A1->ZN  R     NAND2_X4        3  0.011   0.025    0.346  
  FE_RC_570_0/ZN                    -      A1->ZN  F     NAND2_X4        9  0.017   0.026    0.372  
  FE_OCPC2329_n_26613/Z             -      A->Z    F     BUF_X2          3  0.016   0.037    0.409  
  g165445/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.424  
  g171306/ZN                        -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.436  
  FE_RC_1035_0/ZN                   -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.461  
  reg_next_pc_reg[25]/D             -      D       R     DFF_X1          1  0.017   0.000    0.461  
#-------------------------------------------------------------------------------------------------
Path 214: VIOLATED (-0.317 ns) Setup Check with Pin cpuregs_reg[18][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.024
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.317

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   R     INV_X8         28  0.014   0.037    0.404  
  g151226/ZN              -      B1->ZN  F     OAI21_X2        1  0.024   0.014    0.418  
  cpuregs_reg[18][25]/D   -      D       F     DFF_X1          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 215: VIOLATED (-0.315 ns) Setup Check with Pin cpuregs_reg[21][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.139 (P)
            Arrival:=    0.127        0.022

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.315

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   R     INV_X8         28  0.014   0.036    0.403  
  g150677__9906/ZN        -      B1->ZN  F     OAI21_X2        1  0.024   0.015    0.417  
  cpuregs_reg[21][25]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 216: VIOLATED (-0.314 ns) Setup Check with Pin reg_out_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.003

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.388
              Slack:=   -0.314

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK           -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q            -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO          -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN            -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1053/ZN            -      A1->ZN  F     NAND2_X2        1  0.014   0.019    0.231  
  add_1801_23_g1037/ZN            -      A1->ZN  R     NAND3_X4        3  0.010   0.024    0.255  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    R     BUF_X4          5  0.018   0.028    0.283  
  add_1801_23_g1029/ZN            -      A->ZN   F     INV_X2          3  0.010   0.013    0.296  
  add_1801_23_g994/ZN             -      B1->ZN  R     OAI21_X2        2  0.007   0.027    0.323  
  FE_RC_2782_0/ZN                 -      A->ZN   F     INV_X1          1  0.020   0.009    0.332  
  FE_RC_2781_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.017    0.349  
  FE_RC_2780_0/ZN                 -      A1->ZN  F     NAND3_X2        1  0.012   0.020    0.369  
  g153156/ZN                      -      A1->ZN  R     NAND3_X1        1  0.011   0.016    0.385  
  reg_out_reg[9]/D                -      D       R     DFF_X1          1  0.011   0.000    0.385  
#-----------------------------------------------------------------------------------------------
Path 217: VIOLATED (-0.314 ns) Setup Check with Pin mem_addr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.330
              Slack:=   -0.314

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.246  
  g77943__1309/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.046    0.291  
  g77871__1474/ZN                  -      A1->ZN  F     NAND2_X2        2  0.036   0.035    0.327  
  mem_addr_reg[13]/D               -      D       F     SDFFR_X2        2  0.021   0.000    0.327  
#------------------------------------------------------------------------------------------------
Path 218: VIOLATED (-0.313 ns) Setup Check with Pin cpuregs_reg[18][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.139 (P)
            Arrival:=    0.123        0.022

              Setup:-    0.030
      Required Time:=    0.093
       Launch Clock:=    0.022
          Data Path:+    0.384
              Slack:=   -0.313

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g151230/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.406  
  cpuregs_reg[18][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 219: VIOLATED (-0.313 ns) Setup Check with Pin reg_next_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.031
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.313

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  FE_OCPC2283_n_20696/Z             -      A->Z    R     BUF_X2          5  0.016   0.033    0.310  
  g170210/ZN                        -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.324  
  g190/ZN                           -      A1->ZN  R     NAND2_X1        2  0.008   0.019    0.343  
  g189/ZN                           -      A1->ZN  F     NAND3_X1        1  0.014   0.019    0.362  
  g188/ZN                           -      A->ZN   R     OAI211_X1       1  0.011   0.022    0.384  
  reg_next_pc_reg[7]/D              -      D       R     DFF_X1          1  0.019   0.000    0.384  
#-------------------------------------------------------------------------------------------------
Path 220: VIOLATED (-0.313 ns) Setup Check with Pin mem_addr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.074
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.331
              Slack:=   -0.313

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g186698/ZN                       -      B1->ZN  R     AOI22_X2        1  0.016   0.052    0.298  
  g77729__4296/ZN                  -      A1->ZN  F     NAND2_X4        2  0.032   0.029    0.327  
  mem_addr_reg[20]/D               -      D       F     SDFFR_X2        2  0.017   0.000    0.327  
#------------------------------------------------------------------------------------------------
Path 221: VIOLATED (-0.313 ns) Setup Check with Pin reg_next_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.388
              Slack:=   -0.313

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN                   -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN      -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                            -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                            -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                        -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                       -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                       -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                        -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  FE_OCPC2283_n_20696/Z                 -      A->Z    R     BUF_X2          5  0.016   0.033    0.310  
  add_1564_33_Y_add_1555_32_g184760/ZN  -      A->ZN   R     XNOR2_X1        1  0.015   0.040    0.350  
  g158518/ZN                            -      A->ZN   F     INV_X1          1  0.020   0.009    0.359  
  g173676/ZN                            -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.383  
  reg_next_pc_reg[4]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.383  
#-----------------------------------------------------------------------------------------------------
Path 222: VIOLATED (-0.312 ns) Setup Check with Pin mem_addr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.329
              Slack:=   -0.312

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.245  
  g186708/ZN                       -      B1->ZN  R     AOI22_X1        1  0.016   0.052    0.297  
  g77885__5703/ZN                  -      A1->ZN  F     NAND2_X2        2  0.032   0.029    0.326  
  mem_addr_reg[7]/D                -      D       F     SDFFR_X1        2  0.016   0.000    0.326  
#------------------------------------------------------------------------------------------------
Path 223: VIOLATED (-0.312 ns) Setup Check with Pin reg_next_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.004

              Setup:-    0.031
      Required Time:=    0.148
       Launch Clock:=   -0.004
          Data Path:+    0.465
              Slack:=   -0.312

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN                   -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN      -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                            -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                            -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                        -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                       -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                       -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                        -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  g163701/ZN                            -      A1->ZN  F     NAND2_X2        1  0.016   0.019    0.296  
  g163721/ZN                            -      A2->ZN  R     NAND2_X4        4  0.010   0.025    0.320  
  FE_RC_2573_0/ZN                       -      A2->ZN  F     NAND2_X2        1  0.015   0.020    0.341  
  FE_RC_2572_0/ZN                       -      A1->ZN  R     NAND2_X4        3  0.012   0.025    0.365  
  FE_RC_2044_0_dup/ZN                   -      A->ZN   F     INV_X4          2  0.017   0.012    0.378  
  FE_OCPC2420_FE_RN_41/Z                -      A->Z    F     BUF_X2          1  0.007   0.027    0.404  
  add_1564_33_Y_add_1555_32_g161930/ZN  -      B1->ZN  R     OAI21_X4        2  0.007   0.023    0.428  
  g162519/ZN                            -      A1->ZN  F     NAND2_X2        1  0.016   0.012    0.440  
  g162518/ZN                            -      A->ZN   R     OAI211_X1       1  0.007   0.020    0.460  
  reg_next_pc_reg[21]/D                 -      D       R     DFF_X1          1  0.020   0.000    0.460  
#-----------------------------------------------------------------------------------------------------
Path 224: VIOLATED (-0.312 ns) Setup Check with Pin mem_addr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.329
              Slack:=   -0.312

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.246  
  g77904__167598/ZN                -      A1->ZN  R     AOI22_X1        1  0.016   0.044    0.290  
  g77874__2683/ZN                  -      A1->ZN  F     NAND2_X2        2  0.034   0.035    0.325  
  mem_addr_reg[14]/D               -      D       F     SDFFR_X2        2  0.020   0.000    0.325  
#------------------------------------------------------------------------------------------------
Path 225: VIOLATED (-0.312 ns) Setup Check with Pin cpuregs_reg[23][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.022
          Data Path:+    0.385
              Slack:=   -0.312

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150773/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.407  
  cpuregs_reg[23][29]/D   -      D       R     DFF_X1          1  0.018   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 226: VIOLATED (-0.312 ns) Setup Check with Pin mem_addr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.118 (P)
            Arrival:=    0.089       -0.000

              Setup:-    0.078
      Required Time:=    0.011
       Launch Clock:=   -0.000
          Data Path:+    0.323
              Slack:=   -0.312

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.022    0.255  
  g78015__168173/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.028    0.283  
  g77728__8780/ZN                  -      A2->ZN  F     NAND2_X2        2  0.020   0.039    0.323  
  mem_addr_reg[25]/D               -      D       F     SDFFR_X2        2  0.025   0.000    0.323  
#------------------------------------------------------------------------------------------------
Path 227: VIOLATED (-0.311 ns) Setup Check with Pin mem_addr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.328
              Slack:=   -0.311

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.246  
  g77948__165690/ZN                -      A1->ZN  R     AOI22_X1        1  0.016   0.044    0.290  
  g77867__9906/ZN                  -      A1->ZN  F     NAND2_X2        2  0.034   0.034    0.324  
  mem_addr_reg[12]/D               -      D       F     SDFFR_X2        2  0.020   0.000    0.324  
#------------------------------------------------------------------------------------------------
Path 228: VIOLATED (-0.311 ns) Setup Check with Pin cpuregs_reg[21][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.311

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   R     XNOR2_X2        1  0.021   0.043    0.293  
  g157541/ZN                        -      B1->ZN  F     AOI21_X4        1  0.028   0.021    0.313  
  FE_OFC223_n_998/ZN                -      A->ZN   R     INV_X4          2  0.014   0.025    0.338  
  FE_OFC523_n_998/ZN                -      A->ZN   F     INV_X8         20  0.015   0.018    0.356  
  FE_RC_403_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.383  
  cpuregs_reg[21][19]/D             -      D       R     DFF_X1          1  0.017   0.000    0.383  
#-------------------------------------------------------------------------------------------------
Path 229: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[20][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.139 (P)
            Arrival:=    0.123        0.022

              Setup:-    0.029
      Required Time:=    0.093
       Launch Clock:=    0.022
          Data Path:+    0.382
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150636__180488/ZN      -      B1->ZN  R     OAI21_X2        1  0.009   0.022    0.404  
  cpuregs_reg[20][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 230: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[24][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.020    0.382  
  g182672/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[24][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 231: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[17][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.019    0.380  
  g182660/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.406  
  cpuregs_reg[17][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 232: VIOLATED (-0.310 ns) Setup Check with Pin reg_next_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.029
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.389
              Slack:=   -0.310

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN                   -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN      -      A->ZN   F     INV_X4          9  0.030   0.026    0.154  
  g78218__171322/ZN                     -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.172  
  g71/ZN                                -      A->ZN   F     OAI21_X4        2  0.010   0.022    0.194  
  g49/ZN                                -      A1->ZN  R     NAND2_X4        2  0.013   0.019    0.212  
  g167194/ZN                            -      A1->ZN  F     NAND3_X4        3  0.011   0.020    0.232  
  FE_RC_769_0/ZN                        -      A2->ZN  R     NAND2_X2        1  0.012   0.018    0.250  
  FE_RC_766_0/ZN                        -      A2->ZN  F     NAND3_X2        2  0.010   0.026    0.276  
  FE_OCPC2283_n_20696/Z                 -      A->Z    F     BUF_X2          5  0.015   0.034    0.310  
  add_1564_33_Y_add_1555_32_g170212/ZN  -      A1->ZN  R     NAND2_X1        2  0.009   0.019    0.330  
  FE_RC_1979_0/ZN                       -      A->ZN   F     INV_X1          1  0.014   0.009    0.338  
  FE_RC_1978_0/ZN                       -      A1->ZN  R     NAND2_X1        1  0.005   0.012    0.351  
  FE_RC_1977_0/ZN                       -      A1->ZN  F     NAND3_X1        1  0.009   0.018    0.369  
  g154315/ZN                            -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.385  
  reg_next_pc_reg[6]/D                  -      D       R     DFF_X1          1  0.010   0.000    0.385  
#-----------------------------------------------------------------------------------------------------
Path 233: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[22][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.019    0.381  
  g150715__182659/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[22][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 234: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[16][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.310

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   R     XNOR2_X2        1  0.021   0.043    0.293  
  g157541/ZN                        -      B1->ZN  F     AOI21_X4        1  0.028   0.021    0.313  
  FE_OFC223_n_998/ZN                -      A->ZN   R     INV_X4          2  0.014   0.025    0.338  
  FE_OFC523_n_998/ZN                -      A->ZN   F     INV_X8         20  0.015   0.018    0.356  
  g151160/ZN                        -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.382  
  cpuregs_reg[16][19]/D             -      D       R     DFF_X1          1  0.017   0.000    0.382  
#-------------------------------------------------------------------------------------------------
Path 235: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[27][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.098
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.020    0.382  
  g182664/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[27][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 236: VIOLATED (-0.310 ns) Setup Check with Pin mem_addr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.327
              Slack:=   -0.310

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.245  
  g77953__7114/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.046    0.291  
  g77886__168200/ZN                -      A1->ZN  F     NAND2_X2        2  0.036   0.032    0.324  
  mem_addr_reg[11]/D               -      D       F     SDFFR_X2        2  0.019   0.000    0.324  
#------------------------------------------------------------------------------------------------
Path 237: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[16][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.019    0.381  
  g182661/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.406  
  cpuregs_reg[16][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 238: VIOLATED (-0.310 ns) Setup Check with Pin cpuregs_reg[5][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.124        0.003

              Setup:-    0.030
      Required Time:=    0.094
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.310

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g150750__182646/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.404  
  cpuregs_reg[5][21]/D    -      D       R     DFF_X1          1  0.018   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 239: VIOLATED (-0.309 ns) Setup Check with Pin cpuregs_reg[20][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.309

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.019    0.381  
  g150625__183987/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.406  
  cpuregs_reg[20][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 240: VIOLATED (-0.309 ns) Setup Check with Pin cpuregs_reg[13][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.030
      Required Time:=    0.094
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.309

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g182648/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.404  
  cpuregs_reg[13][21]/D   -      D       R     DFF_X1          1  0.018   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 241: VIOLATED (-0.309 ns) Setup Check with Pin count_cycle_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.110 (P)    0.139 (P)
            Arrival:=    0.092        0.022

              Setup:-    0.023
      Required Time:=    0.069
       Launch Clock:=    0.022
          Data Path:+    0.356
              Slack:=   -0.309

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169264/ZN  -      A1->ZN  F     NAND2_X2        1  0.016   0.014    0.316  
  inc_add_1428_40_g936/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.352  
  g160613/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.378  
  count_cycle_reg[45]/D       -      D       F     DFF_X1          1  0.007   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 242: VIOLATED (-0.308 ns) Setup Check with Pin count_instr_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.143 (P)
            Arrival:=    0.096        0.025

              Setup:-    0.028
      Required Time:=    0.067
       Launch Clock:=    0.025
          Data Path:+    0.351
              Slack:=   -0.308

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173546/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_1709_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_1708_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.358  
  g156892/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.376  
  count_instr_reg[41]/D       -      D       R     DFF_X1          1  0.010   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 243: VIOLATED (-0.308 ns) Setup Check with Pin mem_addr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.118 (P)
            Arrival:=    0.089       -0.000

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.000
          Data Path:+    0.321
              Slack:=   -0.308

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.022    0.254  
  g78014__168172/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.033    0.287  
  g77730__3772/ZN                  -      A2->ZN  F     NAND2_X2        2  0.024   0.034    0.321  
  mem_addr_reg[17]/D               -      D       F     SDFFR_X2        2  0.020   0.000    0.321  
#------------------------------------------------------------------------------------------------
Path 244: VIOLATED (-0.308 ns) Setup Check with Pin mem_addr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.324
              Slack:=   -0.308

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77963__9906/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.041    0.287  
  g77881__7118/ZN                  -      A1->ZN  F     NAND2_X4        2  0.031   0.033    0.320  
  mem_addr_reg[30]/D               -      D       F     SDFFR_X1        2  0.019   0.000    0.320  
#------------------------------------------------------------------------------------------------
Path 245: VIOLATED (-0.308 ns) Setup Check with Pin cpuregs_reg[23][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.026
      Required Time:=    0.099
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.308

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.033    0.391  
  g150764/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[23][23]/D   -      D       F     DFF_X1          1  0.014   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 246: VIOLATED (-0.307 ns) Setup Check with Pin cpuregs_reg[17][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.029
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.381
              Slack:=   -0.307

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g151200/ZN              -      B1->ZN  R     OAI21_X2        1  0.009   0.022    0.403  
  cpuregs_reg[17][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 247: VIOLATED (-0.307 ns) Setup Check with Pin cpuregs_reg[22][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.029
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.381
              Slack:=   -0.307

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150726__6083/ZN        -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.403  
  cpuregs_reg[22][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 248: VIOLATED (-0.307 ns) Setup Check with Pin count_cycle_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.023
      Required Time:=    0.070
       Launch Clock:=    0.022
          Data Path:+    0.355
              Slack:=   -0.307

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169272/ZN  -      A1->ZN  F     NAND2_X2        1  0.016   0.014    0.315  
  inc_add_1428_40_g934/ZN     -      A->ZN   F     XNOR2_X1        1  0.008   0.036    0.351  
  g160638/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.377  
  count_cycle_reg[37]/D       -      D       F     DFF_X1          1  0.007   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 249: VIOLATED (-0.307 ns) Setup Check with Pin count_instr_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.097        0.025

              Setup:-    0.028
      Required Time:=    0.069
       Launch Clock:=    0.025
          Data Path:+    0.351
              Slack:=   -0.307

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173543/ZN  -      A1->ZN  F     NAND2_X1        2  0.018   0.019    0.317  
  FE_RC_430_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.029    0.346  
  g157076/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.016    0.362  
  g156894/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.376  
  count_instr_reg[43]/D       -      D       R     DFF_X1          1  0.009   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 250: VIOLATED (-0.307 ns) Setup Check with Pin count_instr_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.143 (P)
            Arrival:=    0.096        0.025

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.025
          Data Path:+    0.350
              Slack:=   -0.307

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173541/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.018    0.316  
  FE_RC_1744_0/ZN             -      A2->ZN  R     NAND2_X2        1  0.010   0.015    0.331  
  FE_RC_1743_0/ZN             -      A->ZN   F     OAI211_X1       1  0.008   0.027    0.358  
  g156857/ZN                  -      A1->ZN  R     NAND2_X1        1  0.015   0.016    0.375  
  count_instr_reg[42]/D       -      D       R     DFF_X1          1  0.009   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 251: VIOLATED (-0.307 ns) Setup Check with Pin cpuregs_reg[23][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.307

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.313  
  g158422/ZN              -      A1->ZN  R     NAND2_X2        2  0.012   0.024    0.338  
  FE_RC_2792_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.025    0.363  
  FE_OFC425_n_33868/ZN    -      A->ZN   R     INV_X8         17  0.014   0.031    0.394  
  g182655/ZN              -      B1->ZN  F     OAI21_X2        1  0.019   0.014    0.408  
  cpuregs_reg[23][21]/D   -      D       F     DFF_X1          1  0.013   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 252: VIOLATED (-0.307 ns) Setup Check with Pin mem_addr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.324
              Slack:=   -0.307

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77750__5795/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.041    0.287  
  g77737__2900/ZN                  -      A1->ZN  F     NAND2_X4        2  0.031   0.034    0.320  
  mem_addr_reg[26]/D               -      D       F     SDFFR_X2        2  0.019   0.000    0.320  
#------------------------------------------------------------------------------------------------
Path 253: VIOLATED (-0.307 ns) Setup Check with Pin count_cycle_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.024
      Required Time:=    0.069
       Launch Clock:=    0.022
          Data Path:+    0.354
              Slack:=   -0.307

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.301  
  inc_add_1428_40_g169250/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.316  
  FE_RC_450_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.330  
  FE_RC_449_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.347  
  g160599/ZN                  -      A1->ZN  F     AND2_X1         1  0.012   0.029    0.376  
  count_cycle_reg[40]/D       -      D       F     DFF_X1          1  0.007   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 254: VIOLATED (-0.307 ns) Setup Check with Pin cpuregs_reg[21][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.029
      Required Time:=    0.096
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.307

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.019    0.381  
  g150671__182650/ZN      -      B1->ZN  R     OAI21_X2        1  0.012   0.022    0.403  
  cpuregs_reg[21][21]/D   -      D       R     DFF_X1          1  0.014   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 255: VIOLATED (-0.307 ns) Setup Check with Pin cpuregs_reg[5][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.307

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.019    0.351  
  g150733__180782/ZN                 -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.378  
  cpuregs_reg[5][15]/D               -      D       R     DFF_X1          1  0.018   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 256: VIOLATED (-0.307 ns) Setup Check with Pin mem_addr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.323
              Slack:=   -0.307

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.247  
  g77922__5795/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.041    0.288  
  g77875__1309/ZN                  -      A1->ZN  F     NAND2_X4        2  0.031   0.032    0.320  
  mem_addr_reg[31]/D               -      D       F     SDFFR_X1        2  0.018   0.000    0.320  
#------------------------------------------------------------------------------------------------
Path 257: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[19][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.029
      Required Time:=    0.098
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.020    0.382  
  g150588__182656/ZN      -      B1->ZN  R     OAI21_X2        1  0.012   0.022    0.404  
  cpuregs_reg[19][21]/D   -      D       R     DFF_X1          1  0.014   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 258: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[18][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.029
      Required Time:=    0.098
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.020    0.382  
  g182662/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.022    0.404  
  cpuregs_reg[18][21]/D   -      D       R     DFF_X1          1  0.014   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 259: VIOLATED (-0.306 ns) Setup Check with Pin mem_addr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.322
              Slack:=   -0.306

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.245  
  g77956__185890/ZN                -      A1->ZN  R     AOI22_X1        1  0.016   0.042    0.288  
  g77883__1786/ZN                  -      A1->ZN  F     NAND2_X2        2  0.033   0.031    0.319  
  mem_addr_reg[8]/D                -      D       F     SDFFR_X1        2  0.018   0.000    0.319  
#------------------------------------------------------------------------------------------------
Path 260: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[17][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.033    0.391  
  g151194/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[17][23]/D   -      D       F     DFF_X1          1  0.011   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 261: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[19][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.029
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.380
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.381  
  g150596__176715/ZN      -      B1->ZN  R     OAI21_X2        1  0.009   0.021    0.402  
  cpuregs_reg[19][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 262: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[22][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.026
      Required Time:=    0.100
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.390  
  g150718__7118/ZN        -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[22][23]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 263: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[2][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.306

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.033    0.365  
  g178349/ZN                         -      B1->ZN  F     OAI21_X1        1  0.026   0.017    0.382  
  cpuregs_reg[2][15]/D               -      D       F     DFF_X1          1  0.012   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 264: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[19][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.026
      Required Time:=    0.100
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.390  
  g150590__176725/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[19][23]/D   -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 265: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[17][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.141 (P)    0.121 (P)
            Arrival:=    0.123        0.003

              Setup:-    0.024
      Required Time:=    0.098
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.390  
  g175114/ZN              -      B1->ZN  F     OAI21_X2        1  0.023   0.014    0.404  
  cpuregs_reg[17][22]/D   -      D       F     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 266: VIOLATED (-0.306 ns) Setup Check with Pin cpuregs_reg[21][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.306

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.033    0.390  
  g150673__7344/ZN        -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[21][23]/D   -      D       F     DFF_X1          1  0.011   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 267: VIOLATED (-0.305 ns) Setup Check with Pin cpuregs_reg[6][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.305

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.379  
  g175085/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.401  
  cpuregs_reg[6][20]/D    -      D       R     DFF_X1          1  0.014   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 268: VIOLATED (-0.305 ns) Setup Check with Pin cpuregs_reg[16][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.305

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.391  
  g151164/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[16][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 269: VIOLATED (-0.305 ns) Setup Check with Pin mem_addr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.077
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.321
              Slack:=   -0.305

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77782__178050/ZN                -      A1->ZN  R     AOI22_X2        1  0.016   0.034    0.280  
  g77741__8757/ZN                  -      A1->ZN  F     NAND2_X2        2  0.025   0.038    0.318  
  mem_addr_reg[16]/D               -      D       F     SDFFR_X2        2  0.023   0.000    0.318  
#------------------------------------------------------------------------------------------------
Path 270: VIOLATED (-0.305 ns) Setup Check with Pin cpuregs_reg[14][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.305

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.032    0.364  
  g180785/ZN                         -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.381  
  cpuregs_reg[14][15]/D              -      D       F     DFF_X1          1  0.013   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 271: VIOLATED (-0.305 ns) Setup Check with Pin count_cycle_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.031
      Required Time:=    0.062
       Launch Clock:=    0.022
          Data Path:+    0.345
              Slack:=   -0.305

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169267/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.319  
  FE_RC_1828_0/ZN             -      A->ZN   R     INV_X2          1  0.009   0.011    0.329  
  FE_RC_1826_0/ZN             -      A2->ZN  F     NAND2_X1        1  0.005   0.013    0.342  
  FE_RC_1824_0/ZN             -      B1->ZN  R     AOI21_X1        1  0.007   0.025    0.367  
  count_cycle_reg[44]/D       -      D       R     DFF_X1          1  0.021   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 272: VIOLATED (-0.305 ns) Setup Check with Pin cpuregs_reg[25][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.305

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.313  
  g158422/ZN              -      A1->ZN  R     NAND2_X2        2  0.012   0.024    0.338  
  FE_RC_2792_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.025    0.363  
  FE_OFC425_n_33868/ZN    -      A->ZN   R     INV_X8         17  0.014   0.031    0.394  
  g182663/ZN              -      B1->ZN  F     OAI21_X4        1  0.019   0.013    0.407  
  cpuregs_reg[25][21]/D   -      D       F     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 273: VIOLATED (-0.305 ns) Setup Check with Pin cpuregs_reg[20][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.024
      Required Time:=    0.103
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.305

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.391  
  g150628__183979/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[20][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 274: VIOLATED (-0.304 ns) Setup Check with Pin cpuregs_reg[18][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.024
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.304

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.390  
  g151225/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[18][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 275: VIOLATED (-0.304 ns) Setup Check with Pin cpuregs_reg[6][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.124        0.003

              Setup:-    0.029
      Required Time:=    0.095
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.304

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g182658/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.023    0.400  
  cpuregs_reg[6][21]/D    -      D       R     DFF_X1          1  0.014   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 276: VIOLATED (-0.304 ns) Setup Check with Pin cpuregs_reg[15][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=    0.003
          Data Path:+    0.372
              Slack:=   -0.304

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.018    0.350  
  FE_RC_2800_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.375  
  cpuregs_reg[15][15]/D              -      D       R     DFF_X1          1  0.016   0.000    0.375  
#--------------------------------------------------------------------------------------------------
Path 277: VIOLATED (-0.304 ns) Setup Check with Pin count_instr_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=    0.025
          Data Path:+    0.354
              Slack:=   -0.304

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173540/ZN  -      A1->ZN  F     NAND2_X1        2  0.018   0.020    0.317  
  FE_RC_1656_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.333  
  FE_RC_1655_0/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.351  
  g157079/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.368  
  g156897/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.379  
  count_instr_reg[46]/D       -      D       F     DFF_X1          1  0.006   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 278: VIOLATED (-0.304 ns) Setup Check with Pin mem_addr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.322
              Slack:=   -0.304

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77745__7114/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.041    0.287  
  g77734__2683/ZN                  -      A1->ZN  F     NAND2_X4        2  0.031   0.031    0.318  
  mem_addr_reg[24]/D               -      D       F     SDFFR_X2        2  0.018   0.000    0.318  
#------------------------------------------------------------------------------------------------
Path 279: VIOLATED (-0.304 ns) Setup Check with Pin reg_out_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.304

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  decoded_imm_reg[11]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  decoded_imm_reg[11]/Q         -      CK->Q   F     DFF_X1          5  0.073   0.118    0.121  
  FE_OCPC2370_decoded_imm_11/Z  -      A->Z    F     BUF_X1          1  0.020   0.033    0.154  
  add_1801_23_g1281/ZN          -      A1->ZN  R     NAND2_X1        2  0.006   0.016    0.169  
  add_1801_23_g1254/ZN          -      A->ZN   F     INV_X1          1  0.012   0.015    0.184  
  add_1801_23_g1132/ZN          -      A->ZN   R     AOI21_X4        1  0.008   0.039    0.223  
  add_1801_23_g1077/ZN          -      A2->ZN  F     NAND2_X4        5  0.021   0.021    0.244  
  FE_RC_2602_0/ZN               -      B1->ZN  R     AOI21_X4        2  0.010   0.031    0.275  
  g296_dup/ZN                   -      A2->ZN  F     NAND2_X4        5  0.025   0.027    0.302  
  add_1801_23_g169383/ZN        -      A2->ZN  R     NAND2_X1        2  0.014   0.024    0.326  
  FE_RC_2799_0/ZN               -      A1->ZN  F     NAND3_X1        1  0.014   0.019    0.345  
  FE_RC_1293_0/ZN               -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.361  
  FE_RC_2795_0/ZN               -      A2->ZN  F     NAND2_X1        1  0.010   0.017    0.378  
  g185033/ZN                    -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.393  
  g153397/ZN                    -      A1->ZN  F     NAND2_X1        1  0.011   0.012    0.405  
  reg_out_reg[27]/D             -      D       F     DFF_X1          1  0.006   0.000    0.405  
#---------------------------------------------------------------------------------------------
Path 280: VIOLATED (-0.304 ns) Setup Check with Pin count_instr_reg[40]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[40]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.069
       Launch Clock:=    0.025
          Data Path:+    0.348
              Slack:=   -0.304

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173536/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.313  
  FE_RC_1674_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_1673_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.357  
  g175903/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.373  
  count_instr_reg[40]/D       -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 281: VIOLATED (-0.304 ns) Setup Check with Pin count_instr_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.349
              Slack:=   -0.304

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.299  
  inc_add_1559_34_g173532/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_1693_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.331  
  FE_RC_1692_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.358  
  g156884/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.374  
  count_instr_reg[34]/D       -      D       R     DFF_X1          1  0.009   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 282: VIOLATED (-0.302 ns) Setup Check with Pin cpuregs_reg[13][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.024
      Required Time:=    0.074
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.302

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185692/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[13][13]/D              -      D       F     DFF_X1          1  0.009   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 283: VIOLATED (-0.302 ns) Setup Check with Pin cpuregs_reg[8][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.116 (P)
            Arrival:=    0.103       -0.002

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=   -0.002
          Data Path:+    0.377
              Slack:=   -0.302

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1955_0/ZN          -      B1->ZN  R     OAI21_X4        3  0.021   0.038    0.295  
  g182420/ZN               -      A1->ZN  F     NAND2_X2        1  0.024   0.020    0.316  
  g182419/ZN               -      A1->ZN  R     NAND2_X4        2  0.013   0.025    0.341  
  FE_OCPC2392_n_33592/ZN   -      A->ZN   F     INV_X1          1  0.016   0.009    0.350  
  g150982/ZN               -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.375  
  cpuregs_reg[8][17]/D     -      D       R     DFF_X1          1  0.017   0.000    0.375  
#----------------------------------------------------------------------------------------
Path 284: VIOLATED (-0.302 ns) Setup Check with Pin reg_out_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.376
              Slack:=   -0.302

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  decoded_imm_reg[2]/CK           -      CK      R     (arrival)      63  0.073       -   -0.004  
  decoded_imm_reg[2]/Q            -      CK->Q   F     DFF_X1          2  0.073   0.103    0.099  
  FE_OCPC2158_decoded_imm_2/Z     -      A->Z    F     BUF_X4          3  0.009   0.029    0.128  
  FE_RC_2789_0/ZN                 -      A1->ZN  R     NOR2_X2         1  0.008   0.022    0.151  
  FE_RC_2790_0/ZN                 -      A->ZN   F     INV_X2          3  0.015   0.013    0.163  
  FE_RC_1948_0/ZN                 -      A3->ZN  R     NAND3_X2        1  0.007   0.019    0.182  
  add_1801_23_g1079/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.021    0.204  
  add_1801_23_g1053/ZN            -      A1->ZN  R     NAND2_X2        1  0.013   0.022    0.225  
  add_1801_23_g1037/ZN            -      A1->ZN  F     NAND3_X4        3  0.013   0.027    0.252  
  FE_OCPC961_add_1801_23_n_677/Z  -      A->Z    F     BUF_X4          5  0.017   0.031    0.284  
  add_1801_23_g1024/ZN            -      A1->ZN  R     NAND2_X1        2  0.007   0.018    0.302  
  FE_RC_1425_0/ZN                 -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.316  
  FE_RC_1424_0/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.330  
  FE_RC_1423_0/ZN                 -      A1->ZN  F     NAND3_X1        1  0.009   0.024    0.354  
  g153155/ZN                      -      A1->ZN  R     NAND3_X1        1  0.016   0.019    0.372  
  reg_out_reg[11]/D               -      D       R     DFF_X1          1  0.011   0.000    0.372  
#-----------------------------------------------------------------------------------------------
Path 285: VIOLATED (-0.302 ns) Setup Check with Pin count_instr_reg[44]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[44]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.143 (P)
            Arrival:=    0.096        0.025

              Setup:-    0.023
      Required Time:=    0.073
       Launch Clock:=    0.025
          Data Path:+    0.350
              Slack:=   -0.302

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173545/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.313  
  FE_RC_1659_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.327  
  FE_RC_1658_0/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.346  
  g157077/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.363  
  g156895/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  count_instr_reg[44]/D       -      D       F     DFF_X1          1  0.006   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 286: VIOLATED (-0.302 ns) Setup Check with Pin count_cycle_reg[43]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[43]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.139 (P)
            Arrival:=    0.094        0.022

              Setup:-    0.031
      Required Time:=    0.064
       Launch Clock:=    0.022
          Data Path:+    0.344
              Slack:=   -0.302

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169265/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.017    0.319  
  FE_RC_1786_0/ZN             -      A->ZN   R     INV_X2          1  0.009   0.011    0.330  
  FE_RC_1784_0/ZN             -      A2->ZN  F     NAND2_X1        1  0.006   0.012    0.342  
  FE_RC_1782_0/ZN             -      B1->ZN  R     AOI21_X1        1  0.006   0.023    0.365  
  count_cycle_reg[43]/D       -      D       R     DFF_X1          1  0.020   0.000    0.365  
#-------------------------------------------------------------------------------------------
Path 287: VIOLATED (-0.302 ns) Setup Check with Pin cpuregs_reg[2][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.026
      Required Time:=    0.075
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.302

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185698/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.014    0.377  
  cpuregs_reg[2][13]/D               -      D       F     DFF_X1          1  0.013   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 288: VIOLATED (-0.302 ns) Setup Check with Pin count_instr_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.346
              Slack:=   -0.302

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.298  
  inc_add_1559_34_g173539/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_1664_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.028    0.342  
  g157071/ZN                  -      A1->ZN  F     NAND2_X1        1  0.020   0.015    0.357  
  g156887/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.371  
  count_instr_reg[38]/D       -      D       R     DFF_X1          1  0.009   0.000    0.371  
#-------------------------------------------------------------------------------------------
Path 289: VIOLATED (-0.302 ns) Setup Check with Pin cpuregs_reg[4][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.302

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.032    0.364  
  g150643__180777/ZN                 -      B1->ZN  F     OAI21_X2        1  0.026   0.015    0.379  
  cpuregs_reg[4][15]/D               -      D       F     DFF_X1          1  0.009   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 290: VIOLATED (-0.302 ns) Setup Check with Pin cpuregs_reg[3][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.116 (P)
            Arrival:=    0.103       -0.002

              Setup:-    0.024
      Required Time:=    0.079
       Launch Clock:=   -0.002
          Data Path:+    0.382
              Slack:=   -0.302

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g177484/ZN               -      B1->ZN  R     AOI21_X2        1  0.016   0.032    0.336  
  FE_OCPC1170_n_28329/Z    -      A->Z    R     BUF_X4          4  0.025   0.032    0.368  
  FE_RC_2820_0/ZN          -      B1->ZN  F     OAI21_X2        1  0.012   0.012    0.380  
  cpuregs_reg[3][17]/D     -      D       F     DFF_X1          1  0.008   0.000    0.380  
#----------------------------------------------------------------------------------------
Path 291: VIOLATED (-0.302 ns) Setup Check with Pin count_instr_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.143 (P)
            Arrival:=    0.099        0.025

              Setup:-    0.023
      Required Time:=    0.076
       Launch Clock:=    0.025
          Data Path:+    0.352
              Slack:=   -0.302

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.295  
  inc_add_1559_34_g173518/ZN  -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.312  
  inc_add_1559_34_g939/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.350  
  g157089/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.366  
  g156908/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.378  
  count_instr_reg[56]/D       -      D       F     DFF_X1          1  0.006   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 292: VIOLATED (-0.302 ns) Setup Check with Pin count_instr_reg[45]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[45]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.347
              Slack:=   -0.302

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.029    0.297  
  inc_add_1559_34_g173542/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.312  
  FE_RC_1732_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.329  
  FE_RC_1731_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.026    0.355  
  g156896/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.372  
  count_instr_reg[45]/D       -      D       R     DFF_X1          1  0.009   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 293: VIOLATED (-0.301 ns) Setup Check with Pin cpuregs_reg[4][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.031
      Required Time:=    0.070
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.301

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1667_n_20808/ZN  -      A->ZN   F     INV_X4          5  0.010   0.011    0.342  
  g150639__185695/ZN      -      B2->ZN  R     OAI21_X1        1  0.005   0.030    0.372  
  cpuregs_reg[4][13]/D    -      D       R     DFF_X1          1  0.018   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 294: VIOLATED (-0.301 ns) Setup Check with Pin count_instr_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.143 (P)
            Arrival:=    0.099        0.025

              Setup:-    0.023
      Required Time:=    0.076
       Launch Clock:=    0.025
          Data Path:+    0.352
              Slack:=   -0.301

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.295  
  inc_add_1559_34_g173520/ZN  -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.312  
  inc_add_1559_34_g932/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.350  
  g157085/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.365  
  g156905/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.377  
  count_instr_reg[53]/D       -      D       F     DFF_X1          1  0.006   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 295: VIOLATED (-0.301 ns) Setup Check with Pin cpuregs_reg[13][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.301

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.031    0.363  
  g178348/ZN                         -      B1->ZN  F     OAI21_X2        1  0.025   0.015    0.378  
  cpuregs_reg[13][15]/D              -      D       F     DFF_X1          1  0.009   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 296: VIOLATED (-0.301 ns) Setup Check with Pin cpuregs_reg[5][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.301

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g150729__185700/ZN                 -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[5][13]/D               -      D       F     DFF_X1          1  0.011   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 297: VIOLATED (-0.301 ns) Setup Check with Pin cpuregs_reg[6][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.301

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185693/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[6][13]/D               -      D       F     DFF_X1          1  0.009   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 298: VIOLATED (-0.300 ns) Setup Check with Pin count_instr_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.099        0.025

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=    0.025
          Data Path:+    0.351
              Slack:=   -0.300

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.299  
  inc_add_1559_34_g173538/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_1663_0/ZN             -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.329  
  FE_RC_1662_0/ZN             -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.348  
  g157066/ZN                  -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.364  
  g156862/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  count_instr_reg[33]/D       -      D       F     DFF_X1          1  0.006   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 299: VIOLATED (-0.300 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.069
      Required Time:=    0.032
       Launch Clock:=   -0.005
          Data Path:+    0.337
              Slack:=   -0.300

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.332  
  cpuregs_reg[3][31]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 300: VIOLATED (-0.300 ns) Setup Check with Pin cpuregs_reg[15][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.300

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185702/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.014    0.377  
  cpuregs_reg[15][13]/D              -      D       F     DFF_X1          1  0.009   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 301: VIOLATED (-0.300 ns) Setup Check with Pin count_instr_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.099        0.025

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=    0.025
          Data Path:+    0.350
              Slack:=   -0.300

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.298  
  inc_add_1559_34_g173548/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_427_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.329  
  FE_RC_426_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.347  
  g157068/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.363  
  g156882/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.375  
  count_instr_reg[35]/D       -      D       F     DFF_X1          1  0.006   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 302: VIOLATED (-0.300 ns) Setup Check with Pin mem_addr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.076
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.317
              Slack:=   -0.300

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  g77928__179274/ZN                -      A1->ZN  R     AOI22_X2        1  0.016   0.033    0.279  
  g77873__9682/ZN                  -      A1->ZN  F     NAND2_X2        2  0.024   0.034    0.314  
  mem_addr_reg[15]/D               -      D       F     SDFFR_X2        2  0.020   0.000    0.314  
#------------------------------------------------------------------------------------------------
Path 303: VIOLATED (-0.300 ns) Setup Check with Pin cpuregs_reg[3][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.101        0.003

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.300

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185669/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[3][13]/D               -      D       F     DFF_X1          1  0.009   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 304: VIOLATED (-0.300 ns) Setup Check with Pin count_instr_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.345
              Slack:=   -0.300

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.298  
  inc_add_1559_34_g173544/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_428_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.341  
  g157072/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.356  
  g156888/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.370  
  count_instr_reg[39]/D       -      D       R     DFF_X1          1  0.009   0.000    0.370  
#-------------------------------------------------------------------------------------------
Path 305: VIOLATED (-0.300 ns) Setup Check with Pin count_instr_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.023
      Required Time:=    0.075
       Launch Clock:=    0.025
          Data Path:+    0.349
              Slack:=   -0.300

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.299  
  inc_add_1559_34_g173535/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_440_0/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.329  
  FE_RC_439_0/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.347  
  g157069/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.363  
  g156883/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.374  
  count_instr_reg[36]/D       -      D       F     DFF_X1          1  0.006   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 306: VIOLATED (-0.300 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.069
      Required Time:=    0.033
       Launch Clock:=   -0.005
          Data Path:+    0.337
              Slack:=   -0.300

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.332  
  cpuregs_reg[3][30]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 307: VIOLATED (-0.300 ns) Setup Check with Pin cpuregs_reg[11][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.300

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  FE_RC_417_0/ZN                     -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[11][13]/D              -      D       F     DFF_X1          1  0.012   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 308: VIOLATED (-0.299 ns) Setup Check with Pin count_instr_reg[37]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[37]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.344
              Slack:=   -0.299

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.031    0.299  
  inc_add_1559_34_g173547/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.314  
  FE_RC_1660_0/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.340  
  g157070/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.356  
  g156885/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.369  
  count_instr_reg[37]/D       -      D       R     DFF_X1          1  0.009   0.000    0.369  
#-------------------------------------------------------------------------------------------
Path 309: VIOLATED (-0.299 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.069
      Required Time:=    0.033
       Launch Clock:=   -0.005
          Data Path:+    0.337
              Slack:=   -0.299

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.332  
  cpuregs_reg[3][28]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.332  
#---------------------------------------------------------------------------------------
Path 310: VIOLATED (-0.299 ns) Setup Check with Pin cpuregs_reg[12][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.025
      Required Time:=    0.078
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.299

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185694/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.014    0.377  
  cpuregs_reg[12][13]/D              -      D       F     DFF_X1          1  0.010   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 311: VIOLATED (-0.299 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.069
      Required Time:=    0.033
       Launch Clock:=   -0.005
          Data Path:+    0.337
              Slack:=   -0.299

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][26]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 312: VIOLATED (-0.299 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.069
      Required Time:=    0.034
       Launch Clock:=   -0.005
          Data Path:+    0.337
              Slack:=   -0.299

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][22]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 313: VIOLATED (-0.299 ns) Setup Check with Pin cpuregs_reg[17][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.299

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173774/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[17][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 314: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[19][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.298

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g150584__176703/ZN      -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.400  
  cpuregs_reg[19][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 315: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[28][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.298

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  g173780/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[28][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 316: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[23][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.298

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173791/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[23][18]/D   -      D       F     DFF_X1          1  0.014   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 317: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[17][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.298

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.014    0.368  
  g184213/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[17][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 318: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[10][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.024
      Required Time:=    0.078
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.298

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185687/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[10][13]/D              -      D       F     DFF_X1          1  0.009   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 319: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[22][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.298

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g150710__173775/ZN      -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[22][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 320: VIOLATED (-0.298 ns) Setup Check with Pin count_instr_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.343
              Slack:=   -0.298

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.029    0.297  
  inc_add_1559_34_g173537/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.312  
  FE_RC_424_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.339  
  g157080/ZN                  -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.355  
  g156898/ZN                  -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.368  
  count_instr_reg[47]/D       -      D       R     DFF_X1          1  0.009   0.000    0.368  
#-------------------------------------------------------------------------------------------
Path 321: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[24][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.298

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173782/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[24][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 322: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[2][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.298

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.014    0.368  
  g184214/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[2][24]/D     -      D       R     DFF_X1          1  0.017   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 323: VIOLATED (-0.298 ns) Setup Check with Pin cpuregs_reg[21][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.298

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.014    0.368  
  g150675__184204/ZN       -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[21][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 324: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[25][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.297

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173772/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[25][18]/D   -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 325: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[23][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.297

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  FE_RC_1541_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.394  
  cpuregs_reg[23][24]/D    -      D       R     DFF_X1          1  0.018   0.000    0.394  
#----------------------------------------------------------------------------------------
Path 326: VIOLATED (-0.297 ns) Setup Check with Pin mem_addr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.315
              Slack:=   -0.297

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.246  
  g77751__7344/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.033    0.279  
  g77735__1309/ZN                  -      A1->ZN  F     NAND2_X2        2  0.024   0.032    0.311  
  mem_addr_reg[19]/D               -      D       F     SDFFR_X2        2  0.018   0.000    0.311  
#------------------------------------------------------------------------------------------------
Path 327: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[20][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.297

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  g150630__184194/ZN       -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[20][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 328: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[20][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.297

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g150621__183985/ZN      -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[20][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 329: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[16][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.297

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173771/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[16][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 330: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[16][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.126        0.003

              Setup:-    0.030
      Required Time:=    0.096
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.297

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  g184218/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[16][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 331: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[18][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.103
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.297

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173770/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[18][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 332: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[18][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.297

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  g184217/ZN               -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.394  
  cpuregs_reg[18][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.394  
#----------------------------------------------------------------------------------------
Path 333: VIOLATED (-0.297 ns) Setup Check with Pin cpuregs_reg[22][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.030
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.297

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  g150719__184211/ZN       -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.393  
  cpuregs_reg[22][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 334: VIOLATED (-0.296 ns) Setup Check with Pin cpuregs_reg[14][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.026
      Required Time:=    0.074
       Launch Clock:=    0.003
          Data Path:+    0.367
              Slack:=   -0.296

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1058_n_28381/Z              -      A->Z    R     BUF_X2          2  0.031   0.029    0.358  
  g185701/ZN                         -      B1->ZN  F     OAI21_X1        1  0.008   0.012    0.371  
  cpuregs_reg[14][13]/D              -      D       F     DFF_X1          1  0.013   0.000    0.371  
#--------------------------------------------------------------------------------------------------
Path 335: VIOLATED (-0.296 ns) Setup Check with Pin cpuregs_reg[5][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.296

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g150774/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.415  
  cpuregs_reg[5][29]/D    -      D       R     DFF_X1          1  0.016   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 336: VIOLATED (-0.296 ns) Setup Check with Pin cpuregs_reg[21][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.145 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.296

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g150667__173781/ZN      -      B1->ZN  F     OAI21_X2        1  0.023   0.015    0.398  
  cpuregs_reg[21][18]/D   -      D       F     DFF_X1          1  0.011   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 337: VIOLATED (-0.296 ns) Setup Check with Pin cpuregs_reg[7][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.296

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g150864/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.415  
  cpuregs_reg[7][29]/D    -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 338: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[6][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.388  
  g150802/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.415  
  cpuregs_reg[6][25]/D    -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 339: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[13][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.166 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.388  
  g151076/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[13][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 340: VIOLATED (-0.295 ns) Setup Check with Pin mem_addr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.015
       Launch Clock:=   -0.003
          Data Path:+    0.313
              Slack:=   -0.295

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.245  
  g77955__2250/ZN                  -      A1->ZN  R     AOI22_X2        1  0.016   0.034    0.279  
  g77882__8757/ZN                  -      A1->ZN  F     NAND2_X2        2  0.025   0.030    0.310  
  mem_addr_reg[9]/D                -      D       F     SDFFR_X2        2  0.017   0.000    0.310  
#------------------------------------------------------------------------------------------------
Path 341: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.069
      Required Time:=    0.030
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.025    0.325  
  cpuregs_reg[11][30]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 342: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.069
      Required Time:=    0.030
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][26]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 343: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[12][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.388  
  g151466/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[12][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 344: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[7][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  FE_RC_1961_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[7][25]/D    -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 345: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.069
      Required Time:=    0.030
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][22]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 346: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[5][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.388  
  g150763/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.414  
  cpuregs_reg[5][25]/D    -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 347: VIOLATED (-0.295 ns) Setup Check with Pin count_instr_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.143 (P)
            Arrival:=    0.099        0.025

              Setup:-    0.028
      Required Time:=    0.071
       Launch Clock:=    0.025
          Data Path:+    0.341
              Slack:=   -0.295

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.297  
  inc_add_1559_34_g173525/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.313  
  FE_RC_2810_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_2806_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.009   0.021    0.351  
  g156916/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.366  
  count_instr_reg[63]/D       -      D       R     DFF_X1          1  0.009   0.000    0.366  
#-------------------------------------------------------------------------------------------
Path 348: VIOLATED (-0.295 ns) Setup Check with Pin cpuregs_reg[12][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.295

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g151470/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.416  
  cpuregs_reg[12][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 349: VIOLATED (-0.294 ns) Setup Check with Pin alu_out_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.011
          Data Path:+    0.372
              Slack:=   -0.294

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  F     DFF_X1          1  0.075   0.092    0.081  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   R     INV_X4         11  0.017   0.041    0.121  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   F     INV_X2          7  0.027   0.031    0.153  
  g72273__175981/ZN                   -      A1->ZN  R     NAND2_X2        1  0.018   0.023    0.175  
  g42/ZN                              -      A1->ZN  F     NAND2_X4        4  0.012   0.016    0.191  
  FE_RC_744_0/ZN                      -      A->ZN   R     OAI21_X4        1  0.009   0.020    0.211  
  FE_RC_743_0/ZN                      -      A1->ZN  F     NAND2_X4        2  0.018   0.017    0.227  
  g167742/ZN                          -      A1->ZN  R     NAND2_X4        2  0.009   0.016    0.243  
  g167740/ZN                          -      A1->ZN  F     NAND2_X1        2  0.012   0.020    0.263  
  addinc_ADD_UNS_OP_2_g2132/ZN        -      A1->ZN  R     NAND2_X1        1  0.012   0.017    0.280  
  addinc_ADD_UNS_OP_2_g2131/ZN        -      A1->ZN  F     NAND2_X1        2  0.010   0.018    0.298  
  FE_RC_1841_0/ZN                     -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.314  
  FE_RC_1840_0/ZN                     -      A->ZN   F     OAI211_X1       1  0.010   0.028    0.342  
  g154593/ZN                          -      A1->ZN  R     NAND2_X1        1  0.016   0.020    0.362  
  alu_out_q_reg[3]/D                  -      D       R     DFF_X1          1  0.011   0.000    0.362  
#---------------------------------------------------------------------------------------------------
Path 350: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.068
      Required Time:=    0.031
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.294

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][31]/SE  -      SE      F     SDFFR_X2       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 351: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[29][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.294

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g151380/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.416  
  cpuregs_reg[29][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 352: VIOLATED (-0.294 ns) Setup Check with Pin mem_addr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.003
          Data Path:+    0.311
              Slack:=   -0.294

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.026    0.246  
  FE_RC_2819_0/ZN                  -      A1->ZN  R     AOI22_X4        1  0.016   0.036    0.282  
  g77738__2391/ZN                  -      A1->ZN  F     NAND2_X4        2  0.026   0.026    0.308  
  mem_addr_reg[18]/D               -      D       F     SDFFR_X1        2  0.014   0.000    0.308  
#------------------------------------------------------------------------------------------------
Path 353: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[14][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.168 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.294

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.021    0.388  
  g151106/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[14][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 354: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[29][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.294

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  g151376/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.415  
  cpuregs_reg[29][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 355: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[17][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.116 (P)
            Arrival:=    0.124       -0.002

              Setup:-    0.025
      Required Time:=    0.099
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.294

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  FE_RC_1959_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[17][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 356: VIOLATED (-0.294 ns) Setup Check with Pin cpuregs_reg[24][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.168 (P)    0.139 (P)
            Arrival:=    0.151        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.294

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.017    0.389  
  g151260/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.414  
  cpuregs_reg[24][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 357: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[31][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.151        0.022

              Setup:-    0.030
      Required Time:=    0.121
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  g151436/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[31][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 358: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[28][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  g151346/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.415  
  cpuregs_reg[28][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 359: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[25][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  FE_RC_398_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[25][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 360: VIOLATED (-0.293 ns) Setup Check with Pin reg_out_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.372
              Slack:=   -0.293

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_op1_reg[8]/CK         -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[8]/QN         -      CK->QN  R     DFF_X1          5  0.073   0.109    0.105  
  FE_OFC169_n_75/ZN         -      A->ZN   F     INV_X1          4  0.033   0.027    0.132  
  FE_OCPC2324_pcpi_rs1_8/Z  -      A->Z    F     BUF_X1          2  0.016   0.048    0.180  
  FE_RC_2818_0/ZN           -      C1->ZN  R     AOI222_X2       1  0.017   0.084    0.264  
  FE_OCPC1747_n_37332/Z     -      A->Z    R     BUF_X2          1  0.043   0.036    0.300  
  FE_RC_2824_0/ZN           -      A1->ZN  F     NAND2_X2        1  0.013   0.018    0.318  
  g186127/ZN                -      A->ZN   R     AOI21_X2        1  0.010   0.035    0.353  
  g153490/ZN                -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.368  
  reg_out_reg[8]/D          -      D       F     DFF_X1          1  0.009   0.000    0.368  
#-----------------------------------------------------------------------------------------
Path 361: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[13][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.029
      Required Time:=    0.119
       Launch Clock:=    0.022
          Data Path:+    0.390
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.018    0.390  
  g151080/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.023    0.412  
  cpuregs_reg[13][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 362: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[21][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.116 (P)
            Arrival:=    0.125       -0.002

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.293

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  FE_RC_1640_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[21][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 363: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[24][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  g151256/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[24][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 364: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[19][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.121 (P)
            Arrival:=    0.127        0.003

              Setup:-    0.029
      Required Time:=    0.097
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.293

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN     -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN     -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555_dup/ZN  -      A->ZN   F     INV_X8          9  0.026   0.015    0.369  
  g150591__184220/ZN       -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.390  
  cpuregs_reg[19][24]/D    -      D       R     DFF_X1          1  0.014   0.000    0.390  
#----------------------------------------------------------------------------------------
Path 365: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[10][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.168 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.391
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.016    0.388  
  g185196/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[10][29]/D   -      D       R     DFF_X1          1  0.016   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 366: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[23][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.127       -0.002

              Setup:-    0.026
      Required Time:=    0.100
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.293

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g150754/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[23][17]/D    -      D       F     DFF_X1          1  0.014   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 367: VIOLATED (-0.293 ns) Setup Check with Pin reg_next_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.023
      Required Time:=    0.077
       Launch Clock:=   -0.004
          Data Path:+    0.374
              Slack:=   -0.293

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN                 -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN    -      A->ZN   F     INV_X4          9  0.030   0.026    0.154  
  g171325/ZN                          -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.171  
  g167607/ZN                          -      A2->ZN  F     NAND2_X4        2  0.010   0.017    0.188  
  g178841/ZN                          -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.203  
  g178840/ZN                          -      A1->ZN  F     NAND2_X4        3  0.010   0.014    0.217  
  FE_OCPC2305_n_29784/Z               -      A->Z    F     BUF_X2          1  0.008   0.023    0.241  
  g178839/ZN                          -      A->ZN   R     INV_X1          1  0.005   0.010    0.251  
  g171355/ZN                          -      A1->ZN  F     NAND2_X1        2  0.006   0.015    0.266  
  g175768/ZN                          -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.282  
  g171358/ZN                          -      A1->ZN  F     NAND2_X1        1  0.012   0.016    0.298  
  add_1564_33_Y_add_1555_32_g1005/ZN  -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.335  
  g154312/ZN                          -      B1->ZN  R     AOI21_X1        1  0.009   0.026    0.362  
  g154126/ZN                          -      A->ZN   F     INV_X1          1  0.022   0.008    0.370  
  reg_next_pc_reg[3]/D                -      D       F     DFF_X1          1  0.006   0.000    0.370  
#---------------------------------------------------------------------------------------------------
Path 368: VIOLATED (-0.293 ns) Setup Check with Pin cpuregs_reg[26][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.293

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.018    0.389  
  g151321/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.414  
  cpuregs_reg[26][29]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 369: VIOLATED (-0.292 ns) Setup Check with Pin mem_addr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.118 (P)
            Arrival:=    0.089       -0.000

              Setup:-    0.075
      Required Time:=    0.014
       Launch Clock:=   -0.000
          Data Path:+    0.307
              Slack:=   -0.292

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.019    0.252  
  g78044__168194/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.029    0.281  
  g77889__6083/ZN                  -      A2->ZN  F     NAND2_X2        2  0.020   0.026    0.307  
  mem_addr_reg[5]/D                -      D       F     SDFFR_X1        2  0.014   0.000    0.307  
#------------------------------------------------------------------------------------------------
Path 370: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[14][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.168 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.391
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.016    0.388  
  g151110/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.413  
  cpuregs_reg[14][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 371: VIOLATED (-0.292 ns) Setup Check with Pin mem_addr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.118 (P)
            Arrival:=    0.088       -0.000

              Setup:-    0.074
      Required Time:=    0.014
       Launch Clock:=   -0.000
          Data Path:+    0.307
              Slack:=   -0.292

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.020    0.252  
  g78050__168199/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.031    0.283  
  g77777__7114/ZN                  -      A2->ZN  F     NAND2_X2        2  0.022   0.023    0.307  
  mem_addr_reg[2]/D                -      D       F     SDFFR_X1        2  0.012   0.000    0.307  
#------------------------------------------------------------------------------------------------
Path 372: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[26][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.153        0.022

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  g151317/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[26][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 373: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[30][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.022    0.389  
  g151406/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.415  
  cpuregs_reg[30][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 374: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[27][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.139 (P)
            Arrival:=    0.152        0.022

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.018    0.389  
  g150862/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.414  
  cpuregs_reg[27][29]/D   -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 375: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[19][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.127       -0.002

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.292

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.031    0.377  
  g150583__176721/ZN       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[19][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 376: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[22][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.126       -0.002

              Setup:-    0.026
      Required Time:=    0.101
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.292

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g150709__1474/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[22][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 377: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[31][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.026
      Required Time:=    0.124
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.316  
  g158408/ZN              -      A1->ZN  R     NAND2_X2        2  0.017   0.030    0.346  
  g156966/ZN              -      A1->ZN  F     NAND2_X4        4  0.020   0.028    0.374  
  FE_OFC430_n_2992/ZN     -      A->ZN   R     INV_X8         15  0.017   0.029    0.403  
  g151440/ZN              -      B1->ZN  F     OAI21_X2        1  0.016   0.013    0.416  
  cpuregs_reg[31][29]/D   -      D       F     DFF_X1          1  0.012   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 378: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[6][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.149        0.022

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.390
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g150806/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.412  
  cpuregs_reg[6][29]/D    -      D       R     DFF_X1          1  0.014   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 379: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[27][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.127       -0.002

              Setup:-    0.025
      Required Time:=    0.102
       Launch Clock:=   -0.002
          Data Path:+    0.396
              Slack:=   -0.292

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.031    0.377  
  g150844/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.394  
  cpuregs_reg[27][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.394  
#----------------------------------------------------------------------------------------
Path 380: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[30][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.029
      Required Time:=    0.120
       Launch Clock:=    0.022
          Data Path:+    0.390
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g151410/ZN              -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.412  
  cpuregs_reg[30][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.412  
#---------------------------------------------------------------------------------------
Path 381: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[27][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.139 (P)
            Arrival:=    0.153        0.022

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.022
          Data Path:+    0.393
              Slack:=   -0.292

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.389  
  g150857/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.415  
  cpuregs_reg[27][25]/D   -      D       R     DFF_X1          1  0.016   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 382: VIOLATED (-0.292 ns) Setup Check with Pin cpuregs_reg[16][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.126       -0.002

              Setup:-    0.025
      Required Time:=    0.101
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.292

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151158/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[16][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 383: VIOLATED (-0.291 ns) Setup Check with Pin cpuregs_reg[20][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.126       -0.002

              Setup:-    0.024
      Required Time:=    0.102
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.291

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g150618__180513/ZN       -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[20][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 384: VIOLATED (-0.291 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.070
      Required Time:=    0.032
       Launch Clock:=   -0.005
          Data Path:+    0.328
              Slack:=   -0.291

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.027    0.323  
  cpuregs_reg[9][26]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.323  
#---------------------------------------------------------------------------------------
Path 385: VIOLATED (-0.291 ns) Setup Check with Pin cpuregs_reg[24][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.144 (P)    0.116 (P)
            Arrival:=    0.127       -0.002

              Setup:-    0.024
      Required Time:=    0.102
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.291

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151248/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[24][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 386: VIOLATED (-0.290 ns) Setup Check with Pin mem_addr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.118 (P)
            Arrival:=    0.088       -0.000

              Setup:-    0.073
      Required Time:=    0.015
       Launch Clock:=   -0.000
          Data Path:+    0.306
              Slack:=   -0.290

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.020    0.252  
  g78048__168197/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.031    0.283  
  g77891__5795/ZN                  -      A2->ZN  F     NAND2_X2        2  0.022   0.023    0.306  
  mem_addr_reg[3]/D                -      D       F     SDFFR_X2        2  0.013   0.000    0.306  
#------------------------------------------------------------------------------------------------
Path 387: VIOLATED (-0.290 ns) Setup Check with Pin cpuregs_reg[28][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.139 (P)
            Arrival:=    0.150        0.022

              Setup:-    0.029
      Required Time:=    0.121
       Launch Clock:=    0.022
          Data Path:+    0.389
              Slack:=   -0.290

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.019    0.390  
  g151350/ZN              -      B1->ZN  R     OAI21_X4        1  0.011   0.020    0.411  
  cpuregs_reg[28][29]/D   -      D       R     DFF_X1          1  0.012   0.000    0.411  
#---------------------------------------------------------------------------------------
Path 388: VIOLATED (-0.290 ns) Setup Check with Pin count_instr_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.143 (P)
            Arrival:=    0.098        0.025

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.025
          Data Path:+    0.335
              Slack:=   -0.290

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.025    0.293  
  inc_add_1559_34_g173514/ZN  -      A1->ZN  F     NAND2_X4        2  0.018   0.015    0.308  
  FE_RC_2830_0/ZN             -      A2->ZN  R     NAND2_X2        1  0.008   0.018    0.326  
  FE_RC_2826_0/ZN             -      A2->ZN  F     NAND3_X2        1  0.010   0.020    0.346  
  g156899/ZN                  -      A1->ZN  R     NAND2_X1        1  0.010   0.014    0.360  
  count_instr_reg[48]/D       -      D       R     DFF_X1          1  0.009   0.000    0.360  
#-------------------------------------------------------------------------------------------
Path 389: VIOLATED (-0.290 ns) Setup Check with Pin cpuregs_reg[3][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.290

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.023    0.332  
  g152743/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.350  
  FE_RC_1657_0/ZN         -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.367  
  cpuregs_reg[3][11]/D    -      D       F     DFF_X1          1  0.011   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 390: VIOLATED (-0.289 ns) Setup Check with Pin count_cycle_reg[38]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[38]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.118        0.022

              Setup:-    0.025
      Required Time:=    0.093
       Launch Clock:=    0.022
          Data Path:+    0.360
              Slack:=   -0.289

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169255/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.318  
  inc_add_1428_40_g947/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.356  
  g160612/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.382  
  count_cycle_reg[38]/D       -      D       F     DFF_X2          1  0.007   0.000    0.382  
#-------------------------------------------------------------------------------------------
Path 391: VIOLATED (-0.289 ns) Setup Check with Pin cpuregs_reg[25][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.139 (P)
            Arrival:=    0.151        0.022

              Setup:-    0.029
      Required Time:=    0.122
       Launch Clock:=    0.022
          Data Path:+    0.389
              Slack:=   -0.289

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966/ZN              -      A1->ZN  R     NAND2_X4        4  0.018   0.032    0.371  
  FE_OFC430_n_2992/ZN     -      A->ZN   F     INV_X8         15  0.022   0.017    0.389  
  FE_RC_1336_0/ZN         -      B1->ZN  R     OAI21_X2        1  0.011   0.022    0.410  
  cpuregs_reg[25][29]/D   -      D       R     DFF_X1          1  0.014   0.000    0.410  
#---------------------------------------------------------------------------------------
Path 392: VIOLATED (-0.289 ns) Setup Check with Pin cpuregs_reg[5][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.289

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.030    0.314  
  FE_OCPC1784_FE_OFN36384_n_19601/ZN  -      A->ZN   F     INV_X8         18  0.017   0.018    0.332  
  g150703__5019/ZN                    -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.359  
  cpuregs_reg[5][3]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.359  
#---------------------------------------------------------------------------------------------------
Path 393: VIOLATED (-0.288 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.070
      Required Time:=    0.031
       Launch Clock:=   -0.005
          Data Path:+    0.325
              Slack:=   -0.288

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.024    0.320  
  cpuregs_reg[9][30]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.320  
#---------------------------------------------------------------------------------------
Path 394: VIOLATED (-0.288 ns) Setup Check with Pin cpuregs_reg[30][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.150        0.003

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.288

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.021    0.383  
  FE_RC_1965_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[30][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 395: VIOLATED (-0.288 ns) Setup Check with Pin cpuregs_reg[10][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.288

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  g185214/ZN                         -      B1->ZN  F     OAI21_X1        1  0.038   0.019    0.365  
  cpuregs_reg[10][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.365  
#--------------------------------------------------------------------------------------------------
Path 396: VIOLATED (-0.288 ns) Setup Check with Pin mem_addr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.075
      Required Time:=    0.021
       Launch Clock:=   -0.003
          Data Path:+    0.313
              Slack:=   -0.288

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.025    0.245  
  g77954__5266/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.035    0.280  
  g77880__7675/ZN                  -      A1->ZN  F     NAND2_X1        2  0.025   0.029    0.309  
  mem_addr_reg[10]/D               -      D       F     SDFFR_X1        2  0.017   0.000    0.309  
#------------------------------------------------------------------------------------------------
Path 397: VIOLATED (-0.288 ns) Setup Check with Pin reg_next_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.027
      Required Time:=    0.074
       Launch Clock:=   -0.004
          Data Path:+    0.366
              Slack:=   -0.288

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_RC_247_0/ZN                    -      A1->ZN  F     NAND3_X2        1  0.011   0.018    0.207  
  FE_RC_1105_0/ZN                   -      A->ZN   R     OAI21_X2        2  0.010   0.024    0.231  
  FE_RC_2100_0/ZN                   -      A3->ZN  F     NAND3_X2        1  0.025   0.024    0.255  
  FE_RC_766_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.011   0.022    0.277  
  FE_OCPC2283_n_20696/Z             -      A->Z    R     BUF_X2          5  0.016   0.033    0.310  
  g184761/ZN                        -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.324  
  FE_RC_1809_0/ZN                   -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.340  
  FE_RC_1808_0/ZN                   -      A1->ZN  F     NAND4_X1        1  0.009   0.022    0.362  
  reg_next_pc_reg[5]/D              -      D       F     DFF_X1          1  0.015   0.000    0.362  
#-------------------------------------------------------------------------------------------------
Path 398: VIOLATED (-0.288 ns) Setup Check with Pin cpuregs_reg[5][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.288

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.030    0.314  
  FE_OCPC1784_FE_OFN36384_n_19601/ZN  -      A->ZN   F     INV_X8         18  0.017   0.019    0.333  
  g151483/ZN                          -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.359  
  cpuregs_reg[5][2]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.359  
#---------------------------------------------------------------------------------------------------
Path 399: VIOLATED (-0.288 ns) Setup Check with Pin count_cycle_reg[36]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[36]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.031
      Required Time:=    0.062
       Launch Clock:=    0.022
          Data Path:+    0.328
              Slack:=   -0.288

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169249/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.016    0.317  
  FE_RC_2813_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.009   0.033    0.350  
  count_cycle_reg[36]/D       -      D       R     DFF_X1          1  0.021   0.000    0.350  
#-------------------------------------------------------------------------------------------
Path 400: VIOLATED (-0.287 ns) Setup Check with Pin cpuregs_reg[14][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.361
              Slack:=   -0.287

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.345  
  g174328/ZN                         -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.364  
  cpuregs_reg[14][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.364  
#--------------------------------------------------------------------------------------------------
Path 401: VIOLATED (-0.287 ns) Setup Check with Pin cpuregs_reg[13][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.361
              Slack:=   -0.287

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.345  
  g174318/ZN                         -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.364  
  cpuregs_reg[13][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.364  
#--------------------------------------------------------------------------------------------------
Path 402: VIOLATED (-0.287 ns) Setup Check with Pin count_cycle_reg[42]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[42]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.031
      Required Time:=    0.062
       Launch Clock:=    0.022
          Data Path:+    0.328
              Slack:=   -0.287

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169260/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.016    0.317  
  FE_RC_2801_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.009   0.032    0.349  
  count_cycle_reg[42]/D       -      D       R     DFF_X1          1  0.020   0.000    0.349  
#-------------------------------------------------------------------------------------------
Path 403: VIOLATED (-0.287 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.070
      Required Time:=    0.031
       Launch Clock:=   -0.005
          Data Path:+    0.323
              Slack:=   -0.287

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.022    0.318  
  cpuregs_reg[9][31]/SE   -      SE      F     SDFFR_X1       18  0.017   0.000    0.318  
#---------------------------------------------------------------------------------------
Path 404: VIOLATED (-0.287 ns) Setup Check with Pin cpuregs_reg[12][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.360
              Slack:=   -0.287

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.345  
  g174309/ZN                         -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.363  
  cpuregs_reg[12][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.363  
#--------------------------------------------------------------------------------------------------
Path 405: VIOLATED (-0.287 ns) Setup Check with Pin count_cycle_reg[39]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[39]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.135 (P)    0.139 (P)
            Arrival:=    0.117        0.022

              Setup:-    0.024
      Required Time:=    0.094
       Launch Clock:=    0.022
          Data Path:+    0.359
              Slack:=   -0.287

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169266/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g931/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.353  
  g160626/ZN                  -      A1->ZN  F     AND2_X2         1  0.013   0.027    0.381  
  count_cycle_reg[39]/D       -      D       F     DFF_X1          1  0.007   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 406: VIOLATED (-0.287 ns) Setup Check with Pin cpuregs_reg[11][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.121 (P)
            Arrival:=    0.102        0.003

              Setup:-    0.026
      Required Time:=    0.076
       Launch Clock:=    0.003
          Data Path:+    0.360
              Slack:=   -0.287

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.345  
  FE_RC_2823_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.363  
  cpuregs_reg[11][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.363  
#--------------------------------------------------------------------------------------------------
Path 407: VIOLATED (-0.287 ns) Setup Check with Pin count_cycle_reg[41]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[41]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.031
      Required Time:=    0.062
       Launch Clock:=    0.022
          Data Path:+    0.327
              Slack:=   -0.287

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.301  
  inc_add_1428_40_g169271/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.016    0.317  
  FE_RC_1767_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.009   0.032    0.349  
  count_cycle_reg[41]/D       -      D       R     DFF_X1          1  0.020   0.000    0.349  
#-------------------------------------------------------------------------------------------
Path 408: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[12][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.121 (P)
            Arrival:=    0.125        0.003

              Setup:-    0.025
      Required Time:=    0.100
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.286

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  g151460/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[12][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 409: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[26][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.286

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.021    0.382  
  FE_RC_404_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[26][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 410: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[5][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.286

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.029    0.314  
  FE_OCPC2406_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X4          7  0.017   0.016    0.329  
  g152312/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.344  
  g168012/ZN                          -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.362  
  cpuregs_reg[5][0]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.362  
#---------------------------------------------------------------------------------------------------
Path 411: VIOLATED (-0.286 ns) Setup Check with Pin count_cycle_reg[47]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[47]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.110 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.031
      Required Time:=    0.062
       Launch Clock:=    0.022
          Data Path:+    0.326
              Slack:=   -0.286

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169252/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.317  
  FE_RC_1721_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.008   0.031    0.348  
  count_cycle_reg[47]/D       -      D       R     DFF_X1          1  0.020   0.000    0.348  
#-------------------------------------------------------------------------------------------
Path 412: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[5][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.286

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.029    0.314  
  FE_OCPC2406_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X4          7  0.017   0.016    0.329  
  g152317/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.344  
  g150693__5953/ZN                    -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.362  
  cpuregs_reg[5][1]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.362  
#---------------------------------------------------------------------------------------------------
Path 413: VIOLATED (-0.286 ns) Setup Check with Pin mem_addr_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.088       -0.006

              Setup:-    0.081
      Required Time:=    0.007
       Launch Clock:=   -0.006
          Data Path:+    0.299
              Slack:=   -0.286

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.026    0.293  
  mem_addr_reg[2]/SE      -      SE      R     SDFFR_X1       17  0.016   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 414: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[28][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.286

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.021    0.383  
  g182666/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.408  
  cpuregs_reg[28][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 415: VIOLATED (-0.286 ns) Setup Check with Pin mem_addr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.073
      Required Time:=    0.023
       Launch Clock:=   -0.003
          Data Path:+    0.313
              Slack:=   -0.286

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_store_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q              -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                       -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC844_n_17615/ZN            -      A->ZN   F     INV_X8          3  0.020   0.015    0.141  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16         8  0.008   0.024    0.165  
  FE_OCPC2280_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         6  0.019   0.011    0.176  
  FE_OCPC2285_FE_OFN72_n_17615/Z   -      A->Z    F     BUF_X4          3  0.007   0.026    0.202  
  g171657/ZN                       -      A1->ZN  R     NAND2_X4        1  0.007   0.018    0.220  
  g170277/ZN                       -      A->ZN   F     INV_X8         30  0.013   0.024    0.245  
  g77959__7344/ZN                  -      A1->ZN  R     AOI22_X1        1  0.016   0.042    0.287  
  g77879__2391/ZN                  -      A1->ZN  F     NAND2_X2        2  0.032   0.023    0.309  
  mem_addr_reg[6]/D                -      D       F     SDFFR_X2        2  0.014   0.000    0.309  
#------------------------------------------------------------------------------------------------
Path 416: VIOLATED (-0.286 ns) Setup Check with Pin cpuregs_reg[31][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.286

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.021    0.383  
  g182669/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.408  
  cpuregs_reg[31][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 417: VIOLATED (-0.285 ns) Setup Check with Pin cpuregs_reg[29][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.285

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.021    0.383  
  g182652/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.408  
  cpuregs_reg[29][21]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 418: VIOLATED (-0.285 ns) Setup Check with Pin cpuregs_reg[3][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=   -0.005
          Data Path:+    0.366
              Slack:=   -0.285

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.022    0.331  
  g152731/ZN              -      A1->ZN  R     NAND2_X4        1  0.014   0.013    0.344  
  g168035/ZN              -      A->ZN   F     OAI21_X1        1  0.007   0.017    0.361  
  cpuregs_reg[3][0]/D     -      D       F     DFF_X1          1  0.010   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 419: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[29][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.150        0.003

              Setup:-    0.026
      Required Time:=    0.124
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.035    0.392  
  g151374/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[29][23]/D   -      D       F     DFF_X1          1  0.013   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 420: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[27][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.284

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK         -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN         -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                  -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN              -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN             -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN             -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN      -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                       -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1715_n_20545/ZN      -      A->ZN   R     INV_X4          3  0.022   0.029    0.318  
  FE_OCPC1716_n_20545_dup/ZN  -      A->ZN   F     INV_X2          2  0.016   0.010    0.328  
  g152452/ZN                  -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.341  
  g150822/ZN                  -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.359  
  cpuregs_reg[27][1]/D        -      D       F     DFF_X1          1  0.011   0.000    0.359  
#-------------------------------------------------------------------------------------------
Path 421: VIOLATED (-0.284 ns) Setup Check with Pin count_cycle_reg[35]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[35]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.134 (P)    0.139 (P)
            Arrival:=    0.117        0.022

              Setup:-    0.023
      Required Time:=    0.093
       Launch Clock:=    0.022
          Data Path:+    0.356
              Slack:=   -0.284

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.025    0.299  
  inc_add_1428_40_g169273/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.315  
  inc_add_1428_40_g928/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.352  
  g160637/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.377  
  count_cycle_reg[35]/D       -      D       F     DFF_X1          1  0.007   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 422: VIOLATED (-0.284 ns) Setup Check with Pin count_cycle_reg[46]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[46]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.139 (P)
            Arrival:=    0.095        0.022

              Setup:-    0.031
      Required Time:=    0.064
       Launch Clock:=    0.022
          Data Path:+    0.326
              Slack:=   -0.284

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.302  
  inc_add_1428_40_g169259/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.317  
  FE_RC_2784_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.009   0.031    0.348  
  count_cycle_reg[46]/D       -      D       R     DFF_X1          1  0.019   0.000    0.348  
#-------------------------------------------------------------------------------------------
Path 423: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.071
      Required Time:=    0.107
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  FE_OCPC2354_n_24532/ZN  -      A->ZN   F     INV_X1          1  0.023   0.009    0.391  
  cpuregs_reg[9][18]/D    -      D       F     SDFFR_X1        1  0.007   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 424: VIOLATED (-0.284 ns) Setup Check with Pin mem_addr_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.298
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.026    0.293  
  mem_addr_reg[22]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 425: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[27][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.363
              Slack:=   -0.284

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK         -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN         -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                  -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN              -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN             -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN             -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN      -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                       -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1715_n_20545/ZN      -      A->ZN   R     INV_X4          3  0.022   0.029    0.318  
  FE_OCPC1716_n_20545_dup/ZN  -      A->ZN   F     INV_X2          2  0.016   0.010    0.328  
  g152450/ZN                  -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.341  
  g168017/ZN                  -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.358  
  cpuregs_reg[27][0]/D        -      D       F     DFF_X1          1  0.011   0.000    0.358  
#-------------------------------------------------------------------------------------------
Path 426: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.071
      Required Time:=    0.108
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  FE_OCPC2355_n_24532/ZN  -      A->ZN   F     INV_X1          1  0.023   0.009    0.391  
  cpuregs_reg[3][18]/D    -      D       F     SDFFR_X1        1  0.007   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 427: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[11][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.022    0.320  
  g168003/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.352  
  cpuregs_reg[11][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 428: VIOLATED (-0.284 ns) Setup Check with Pin cpuregs_reg[14][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.165 (P)    0.121 (P)
            Arrival:=    0.147        0.003

              Setup:-    0.026
      Required Time:=    0.121
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.284

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g151104/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[14][23]/D   -      D       F     DFF_X1          1  0.013   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 429: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.298
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.026    0.293  
  mem_addr_reg[23]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 430: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[19]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[19]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.298
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.026    0.293  
  mem_addr_reg[19]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 431: VIOLATED (-0.283 ns) Setup Check with Pin cpuregs_reg[11][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.022    0.320  
  g152514/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.352  
  cpuregs_reg[11][2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 432: VIOLATED (-0.283 ns) Setup Check with Pin cpuregs_reg[11][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.022    0.320  
  g152595/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.352  
  cpuregs_reg[11][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 433: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.298
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.025    0.292  
  mem_addr_reg[24]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 434: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.298
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.025    0.292  
  mem_addr_reg[21]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 435: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.297
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.026    0.291  
  mem_addr_reg[30]/SE     -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 436: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[18]/SE     -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 437: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[8]/SE      -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 438: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[7]/SE      -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 439: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[31]/SE     -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 440: VIOLATED (-0.283 ns) Setup Check with Pin mem_addr_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.283

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[29]/SE     -      SE      R     SDFFR_X1       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 441: VIOLATED (-0.283 ns) Setup Check with Pin instr_jalr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jalr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.031
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.359
              Slack:=   -0.283

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g156955/ZN            -      A1->ZN  R     AND2_X2         1  0.028   0.040    0.268  
  g154760/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.285  
  g154109/ZN            -      A1->ZN  R     NOR2_X4         3  0.011   0.023    0.308  
  g175595/ZN            -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.322  
  g153047/ZN            -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.348  
  instr_jalr_reg/D      -      D       R     DFF_X1          1  0.018   0.000    0.348  
#-------------------------------------------------------------------------------------
Path 442: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[7][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.150        0.003

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.021    0.375  
  g184205/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.402  
  cpuregs_reg[7][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 443: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[6][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.149        0.003

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.021    0.375  
  g184219/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.401  
  cpuregs_reg[6][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 444: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.071
      Required Time:=    0.109
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2356_n_24532/ZN  -      A->ZN   F     INV_X1          1  0.023   0.008    0.391  
  cpuregs_reg[11][18]/D   -      D       F     SDFFR_X1        1  0.007   0.000    0.391  
#---------------------------------------------------------------------------------------
Path 445: VIOLATED (-0.282 ns) Setup Check with Pin mem_addr_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.290  
  mem_addr_reg[5]/SE      -      SE      R     SDFFR_X1       19  0.016   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 446: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[14][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.166 (P)    0.121 (P)
            Arrival:=    0.149        0.003

              Setup:-    0.026
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  FE_DBTC1_n_35555/ZN     -      A->ZN   R     INV_X8         19  0.019   0.032    0.390  
  g184210/ZN              -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.405  
  cpuregs_reg[14][24]/D   -      D       F     DFF_X1          1  0.013   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 447: VIOLATED (-0.282 ns) Setup Check with Pin count_instr_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.025
          Data Path:+    0.351
              Slack:=   -0.282

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.296  
  inc_add_1559_34_g173529/ZN  -      A1->ZN  F     NAND2_X1        2  0.018   0.020    0.316  
  FE_RC_1761_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.334  
  FE_RC_1760_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.360  
  g156909/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.376  
  count_instr_reg[57]/D       -      D       R     DFF_X1          1  0.009   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 448: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[12][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.150        0.003

              Setup:-    0.030
      Required Time:=    0.120
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.021    0.375  
  g184216/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[12][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 449: VIOLATED (-0.282 ns) Setup Check with Pin count_cycle_reg[57]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[57]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.023
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.359
              Slack:=   -0.282

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.300  
  inc_add_1428_40_g169274/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g930/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.354  
  g160608/ZN                  -      A1->ZN  F     AND2_X2         1  0.012   0.027    0.381  
  count_cycle_reg[57]/D       -      D       F     DFF_X1          1  0.007   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 450: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[5][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.149        0.003

              Setup:-    0.030
      Required Time:=    0.119
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.021    0.375  
  g184198/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.401  
  cpuregs_reg[5][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 451: VIOLATED (-0.282 ns) Setup Check with Pin count_cycle_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.359
              Slack:=   -0.282

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169256/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1428_40_g953/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g160621/ZN                  -      A1->ZN  F     AND2_X2         1  0.012   0.027    0.380  
  count_cycle_reg[54]/D       -      D       F     DFF_X1          1  0.007   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 452: VIOLATED (-0.282 ns) Setup Check with Pin cpuregs_reg[9][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC1722_n_5626/ZN   -      A->ZN   F     INV_X8         24  0.020   0.022    0.318  
  g152515/ZN              -      B2->ZN  R     OAI21_X1        1  0.015   0.033    0.351  
  cpuregs_reg[9][2]/D     -      D       R     DFF_X1          1  0.018   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 453: VIOLATED (-0.282 ns) Setup Check with Pin mem_addr_reg[16]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[16]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.010
       Launch Clock:=   -0.006
          Data Path:+    0.297
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.024    0.291  
  mem_addr_reg[16]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 454: VIOLATED (-0.282 ns) Setup Check with Pin mem_addr_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.088       -0.006

              Setup:-    0.080
      Required Time:=    0.008
       Launch Clock:=   -0.006
          Data Path:+    0.295
              Slack:=   -0.282

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.290  
  mem_addr_reg[3]/SE      -      SE      R     SDFFR_X2       19  0.015   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 455: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[12]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 456: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[26]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 457: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[25]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 458: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[20]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 459: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[17]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[17]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[17]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 460: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[13]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 461: VIOLATED (-0.281 ns) Setup Check with Pin cpuregs_reg[25][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.026
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.035    0.392  
  g151285/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[25][23]/D   -      D       F     DFF_X1          1  0.012   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 462: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.024    0.291  
  mem_addr_reg[14]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 463: VIOLATED (-0.281 ns) Setup Check with Pin count_instr_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.143 (P)
            Arrival:=    0.125        0.025

              Setup:-    0.028
      Required Time:=    0.096
       Launch Clock:=    0.025
          Data Path:+    0.353
              Slack:=   -0.281

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.297  
  inc_add_1559_34_g173531/ZN  -      A1->ZN  F     NAND2_X1        2  0.018   0.019    0.317  
  FE_RC_1757_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.334  
  FE_RC_1756_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.362  
  g156910/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.378  
  count_instr_reg[58]/D       -      D       R     DFF_X1          1  0.009   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 464: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[15]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[15]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.010
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.024    0.291  
  mem_addr_reg[15]/SE     -      SE      R     SDFFR_X2       17  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 465: VIOLATED (-0.281 ns) Setup Check with Pin mem_addr_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.010
       Launch Clock:=   -0.006
          Data Path:+    0.296
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.025    0.291  
  mem_addr_reg[28]/SE     -      SE      R     SDFFR_X2       19  0.016   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 466: VIOLATED (-0.281 ns) Setup Check with Pin count_cycle_reg[53]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[53]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.023
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.358
              Slack:=   -0.281

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169261/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g932/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g160633/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.380  
  count_cycle_reg[53]/D       -      D       F     DFF_X1          1  0.007   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 467: VIOLATED (-0.281 ns) Setup Check with Pin cpuregs_reg[31][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.026
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.392  
  g151434/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[31][23]/D   -      D       F     DFF_X1          1  0.013   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 468: VIOLATED (-0.281 ns) Setup Check with Pin cpuregs_reg[24][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.025
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.035    0.392  
  g151254/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[24][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 469: VIOLATED (-0.281 ns) Setup Check with Pin count_cycle_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.358
              Slack:=   -0.281

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169269/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g940/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.353  
  g160618/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.380  
  count_cycle_reg[52]/D       -      D       F     DFF_X1          1  0.007   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 470: VIOLATED (-0.281 ns) Setup Check with Pin count_cycle_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.098
       Launch Clock:=    0.022
          Data Path:+    0.357
              Slack:=   -0.281

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169268/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g943/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.353  
  g160646/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.379  
  count_cycle_reg[50]/D       -      D       F     DFF_X1          1  0.007   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 471: VIOLATED (-0.281 ns) Setup Check with Pin cpuregs_reg[12][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.167 (P)    0.121 (P)
            Arrival:=    0.149        0.003

              Setup:-    0.025
      Required Time:=    0.124
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g151464/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.405  
  cpuregs_reg[12][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 472: VIOLATED (-0.281 ns) Setup Check with Pin count_cycle_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.357
              Slack:=   -0.281

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.300  
  inc_add_1428_40_g169247/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g952/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g160630/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.379  
  count_cycle_reg[55]/D       -      D       F     DFF_X1          1  0.007   0.000    0.379  
#-------------------------------------------------------------------------------------------
Path 473: VIOLATED (-0.281 ns) Setup Check with Pin cpuregs_reg[9][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.281

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC1722_n_5626/ZN   -      A->ZN   F     INV_X8         24  0.020   0.022    0.318  
  g168007/ZN              -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.349  
  cpuregs_reg[9][0]/D     -      D       R     DFF_X1          1  0.016   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 474: VIOLATED (-0.280 ns) Setup Check with Pin mem_addr_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.081
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.295
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  mem_addr_reg[27]/SE     -      SE      R     SDFFR_X1       19  0.015   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 475: VIOLATED (-0.280 ns) Setup Check with Pin count_cycle_reg[34]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[34]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.139 (P)
            Arrival:=    0.118        0.022

              Setup:-    0.023
      Required Time:=    0.095
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.280

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.025    0.299  
  inc_add_1428_40_g169240/ZN  -      A1->ZN  F     NAND2_X2        1  0.016   0.014    0.312  
  inc_add_1428_40_g945/ZN     -      A->ZN   F     XNOR2_X1        1  0.007   0.036    0.349  
  g160640/ZN                  -      A1->ZN  F     AND2_X2         1  0.012   0.026    0.375  
  count_cycle_reg[34]/D       -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-------------------------------------------------------------------------------------------
Path 476: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[29][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184206/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.403  
  cpuregs_reg[29][24]/D   -      D       R     DFF_X1          1  0.018   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 477: VIOLATED (-0.280 ns) Setup Check with Pin reg_out_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.024
      Required Time:=    0.072
       Launch Clock:=   -0.003
          Data Path:+    0.356
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN     -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN   -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2377_n_8124/ZN   -      A->ZN   R     INV_X4          3  0.011   0.020    0.127  
  g175694/ZN              -      A1->ZN  R     OR2_X2          1  0.011   0.033    0.160  
  FE_OCPC1277_n_26433/ZN  -      A->ZN   F     INV_X4         13  0.015   0.022    0.182  
  g156835/ZN              -      B1->ZN  R     AOI222_X2       1  0.013   0.072    0.254  
  FE_OFC158_n_2283/Z      -      A->Z    R     BUF_X2          1  0.043   0.040    0.295  
  g154614/ZN              -      A->ZN   F     OAI21_X1        1  0.016   0.021    0.315  
  g154427/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.024    0.339  
  g153476/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.013    0.353  
  reg_out_reg[3]/D        -      D       F     DFF_X1          1  0.007   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 478: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[30][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.025
      Required Time:=    0.128
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.392  
  g151404/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[30][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 479: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[28][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.025
      Required Time:=    0.128
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.035    0.392  
  g151344/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.408  
  cpuregs_reg[28][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 480: VIOLATED (-0.280 ns) Setup Check with Pin count_cycle_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.360
              Slack:=   -0.280

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169246/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1428_40_g949/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.355  
  g160596/ZN                  -      A1->ZN  F     AND2_X2         1  0.012   0.027    0.381  
  count_cycle_reg[59]/D       -      D       F     DFF_X1          1  0.007   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 481: VIOLATED (-0.280 ns) Setup Check with Pin count_cycle_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.098
       Launch Clock:=    0.022
          Data Path:+    0.356
              Slack:=   -0.280

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.299  
  inc_add_1428_40_g169262/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.315  
  inc_add_1428_40_g933/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.352  
  g160634/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.378  
  count_cycle_reg[51]/D       -      D       F     DFF_X1          1  0.007   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 482: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[31][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184212/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.403  
  cpuregs_reg[31][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 483: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[26][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.024
      Required Time:=    0.128
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.392  
  g151315/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[26][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 484: VIOLATED (-0.280 ns) Setup Check with Pin count_cycle_reg[58]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[58]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.023
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.357
              Slack:=   -0.280

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169258/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.316  
  inc_add_1428_40_g950/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.353  
  g160622/ZN                  -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.378  
  count_cycle_reg[58]/D       -      D       F     DFF_X1          1  0.007   0.000    0.378  
#-------------------------------------------------------------------------------------------
Path 485: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[30][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184201/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.403  
  cpuregs_reg[30][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 486: VIOLATED (-0.280 ns) Setup Check with Pin cpuregs_reg[27][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.025
      Required Time:=    0.128
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.034    0.392  
  g150854/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.407  
  cpuregs_reg[27][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 487: VIOLATED (-0.280 ns) Setup Check with Pin mem_addr_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.006
          Data Path:+    0.295
              Slack:=   -0.280

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  mem_addr_reg[9]/SE      -      SE      R     SDFFR_X2       19  0.015   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 488: VIOLATED (-0.279 ns) Setup Check with Pin mem_wstrb_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.088       -0.006

              Setup:-    0.033
      Required Time:=    0.055
       Launch Clock:=   -0.006
          Data Path:+    0.340
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  FE_OCPC2122_n_31275/ZN  -      A->ZN   F     INV_X2          3  0.015   0.011    0.300  
  g154415/ZN              -      B1->ZN  R     OAI22_X1        1  0.006   0.035    0.335  
  mem_wstrb_reg[2]/D      -      D       R     DFF_X1          1  0.027   0.000    0.335  
#---------------------------------------------------------------------------------------
Path 489: VIOLATED (-0.279 ns) Setup Check with Pin mem_addr_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.080
      Required Time:=    0.010
       Launch Clock:=   -0.006
          Data Path:+    0.295
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  mem_addr_reg[11]/SE     -      SE      R     SDFFR_X2       19  0.015   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 490: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[25][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184208/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[25][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 491: VIOLATED (-0.279 ns) Setup Check with Pin count_cycle_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.139 (P)
            Arrival:=    0.121        0.022

              Setup:-    0.024
      Required Time:=    0.098
       Launch Clock:=    0.022
          Data Path:+    0.355
              Slack:=   -0.279

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.025    0.298  
  inc_add_1428_40_g169263/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.314  
  inc_add_1428_40_g927/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.351  
  g160623/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.377  
  count_cycle_reg[49]/D       -      D       F     DFF_X1          1  0.007   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 492: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[24][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184202/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[24][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 493: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[14][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.019    0.316  
  g151085/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.347  
  cpuregs_reg[14][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 494: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[13][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.344
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151474/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.347  
  cpuregs_reg[13][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 495: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[26][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184203/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[26][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 496: VIOLATED (-0.279 ns) Setup Check with Pin count_cycle_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.102
       Launch Clock:=    0.022
          Data Path:+    0.359
              Slack:=   -0.279

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.300  
  inc_add_1428_40_g169257/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1428_40_g948/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.354  
  g160604/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.381  
  count_cycle_reg[60]/D       -      D       F     DFF_X1          1  0.007   0.000    0.381  
#-------------------------------------------------------------------------------------------
Path 497: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[21][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.027    0.307  
  FE_OFC319_n_29197/ZN    -      A->ZN   F     INV_X4         10  0.017   0.016    0.323  
  g152263/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.338  
  g150646__1840/ZN        -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.355  
  cpuregs_reg[21][4]/D    -      D       F     DFF_X1          1  0.008   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 498: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[3][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  g153125/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.015    0.290  
  FE_OCPC1791_n_5699/ZN   -      A->ZN   R     INV_X8          2  0.009   0.019    0.310  
  FE_OCPC1792_n_5699/ZN   -      A->ZN   F     INV_X16        25  0.011   0.014    0.324  
  g152733/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.339  
  g152612/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.356  
  cpuregs_reg[3][2]/D     -      D       F     DFF_X1          1  0.010   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 499: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[28][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184215/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[28][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 500: VIOLATED (-0.279 ns) Setup Check with Pin cpuregs_reg[27][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.171 (P)    0.121 (P)
            Arrival:=    0.153        0.003

              Setup:-    0.030
      Required Time:=    0.123
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.022    0.376  
  g184223/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.402  
  cpuregs_reg[27][24]/D   -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 501: VIOLATED (-0.279 ns) Setup Check with Pin mem_addr_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.097       -0.006

              Setup:-    0.081
      Required Time:=    0.016
       Launch Clock:=   -0.006
          Data Path:+    0.300
              Slack:=   -0.279

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.028    0.295  
  mem_addr_reg[10]/SE     -      SE      R     SDFFR_X1       17  0.016   0.000    0.295  
#---------------------------------------------------------------------------------------
Path 502: VIOLATED (-0.278 ns) Setup Check with Pin mem_addr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.118 (P)
            Arrival:=    0.096       -0.000

              Setup:-    0.072
      Required Time:=    0.024
       Launch Clock:=   -0.000
          Data Path:+    0.302
              Slack:=   -0.278

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.009    0.191  
  FE_OCPC1701_n_17615/Z            -      A->Z    F     BUF_X4          2  0.005   0.025    0.216  
  g184696/ZN                       -      A1->ZN  R     NAND2_X4        1  0.006   0.017    0.232  
  g184695/ZN                       -      A->ZN   F     INV_X8         29  0.012   0.020    0.252  
  g78046__168195/ZN                -      A1->ZN  R     NAND2_X1        1  0.013   0.030    0.282  
  g77890__2703/ZN                  -      A2->ZN  F     NAND2_X2        2  0.021   0.021    0.302  
  mem_addr_reg[4]/D                -      D       F     SDFFR_X2        2  0.012   0.000    0.302  
#------------------------------------------------------------------------------------------------
Path 503: VIOLATED (-0.278 ns) Setup Check with Pin cpuregs_reg[14][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.343
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151084/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.346  
  cpuregs_reg[14][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 504: VIOLATED (-0.278 ns) Setup Check with Pin count_instr_reg[51]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[51]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.023
      Required Time:=    0.098
       Launch Clock:=    0.025
          Data Path:+    0.352
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.295  
  inc_add_1559_34_g173521/ZN  -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.312  
  inc_add_1559_34_g933/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.038    0.350  
  g157083/ZN                  -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.365  
  g156902/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.377  
  count_instr_reg[51]/D       -      D       F     DFF_X1          1  0.006   0.000    0.377  
#-------------------------------------------------------------------------------------------
Path 505: VIOLATED (-0.278 ns) Setup Check with Pin count_cycle_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.102
       Launch Clock:=    0.022
          Data Path:+    0.358
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169248/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1428_40_g929/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g160601/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.380  
  count_cycle_reg[62]/D       -      D       F     DFF_X1          1  0.007   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 506: VIOLATED (-0.278 ns) Setup Check with Pin count_cycle_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.102
       Launch Clock:=    0.022
          Data Path:+    0.358
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169245/ZN  -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.317  
  inc_add_1428_40_g946/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.354  
  g160620/ZN                  -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.380  
  count_cycle_reg[61]/D       -      D       F     DFF_X1          1  0.007   0.000    0.380  
#-------------------------------------------------------------------------------------------
Path 507: VIOLATED (-0.278 ns) Setup Check with Pin reg_next_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_next_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.028
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.355
              Slack:=   -0.278

#---------------------------------------------------------------------------------------------------------------
# Timing Point                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                          (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                            -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                            -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN                             -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN                -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                                      -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                                      -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_OCPC2299_n_29821/Z                           -      A->Z    R     BUF_X2          3  0.011   0.026    0.215  
  g178887/ZN                                      -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.232  
  g77783__178886/ZN                               -      A1->ZN  R     NAND2_X2        4  0.009   0.019    0.251  
  add_1564_33_Y_add_1555_32_g161049_dup175769/ZN  -      A1->ZN  R     AND2_X1         2  0.013   0.038    0.289  
  FE_RC_1819_0/ZN                                 -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.302  
  FE_RC_1818_0/ZN                                 -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.322  
  g154311/ZN                                      -      B1->ZN  F     AOI21_X1        1  0.019   0.017    0.339  
  g154125/ZN                                      -      A->ZN   R     INV_X1          1  0.009   0.012    0.351  
  reg_next_pc_reg[2]/D                            -      D       R     DFF_X1          1  0.007   0.000    0.351  
#---------------------------------------------------------------------------------------------------------------
Path 508: VIOLATED (-0.278 ns) Setup Check with Pin cpuregs_reg[12][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.344
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151444/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.347  
  cpuregs_reg[12][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 509: VIOLATED (-0.278 ns) Setup Check with Pin count_instr_reg[49]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[49]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.023
      Required Time:=    0.098
       Launch Clock:=    0.025
          Data Path:+    0.351
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.294  
  inc_add_1559_34_g173522/ZN  -      A1->ZN  F     NAND2_X1        1  0.018   0.017    0.311  
  inc_add_1559_34_g927/ZN     -      A->ZN   F     XNOR2_X1        1  0.009   0.037    0.348  
  g157065/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.364  
  g156900/ZN                  -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.376  
  count_instr_reg[49]/D       -      D       F     DFF_X1          1  0.006   0.000    0.376  
#-------------------------------------------------------------------------------------------
Path 510: VIOLATED (-0.278 ns) Setup Check with Pin mem_addr_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.096       -0.006

              Setup:-    0.080
      Required Time:=    0.017
       Launch Clock:=   -0.006
          Data Path:+    0.300
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.027    0.294  
  mem_addr_reg[6]/SE      -      SE      R     SDFFR_X2       17  0.016   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 511: VIOLATED (-0.278 ns) Setup Check with Pin mem_addr_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_addr_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.096       -0.006

              Setup:-    0.080
      Required Time:=    0.017
       Launch Clock:=   -0.006
          Data Path:+    0.300
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.027    0.294  
  mem_addr_reg[4]/SE      -      SE      R     SDFFR_X2       17  0.016   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 512: VIOLATED (-0.278 ns) Setup Check with Pin cpuregs_reg[3][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.359
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  g153125/ZN              -      A1->ZN  F     NAND2_X4        1  0.009   0.015    0.290  
  FE_OCPC1791_n_5699/ZN   -      A->ZN   R     INV_X8          2  0.009   0.019    0.310  
  FE_OCPC1792_n_5699/ZN   -      A->ZN   F     INV_X16        25  0.011   0.012    0.322  
  g152732/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.336  
  g152561/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.354  
  cpuregs_reg[3][1]/D     -      D       F     DFF_X1          1  0.011   0.000    0.354  
#---------------------------------------------------------------------------------------
Path 513: VIOLATED (-0.278 ns) Setup Check with Pin count_instr_reg[54]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[54]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.025
          Data Path:+    0.347
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.029    0.297  
  inc_add_1559_34_g173523/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.312  
  FE_RC_1777_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.329  
  FE_RC_1776_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.355  
  g156906/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.372  
  count_instr_reg[54]/D       -      D       R     DFF_X1          1  0.009   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 514: VIOLATED (-0.278 ns) Setup Check with Pin count_instr_reg[55]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[55]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.025
          Data Path:+    0.347
              Slack:=   -0.278

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.029    0.297  
  inc_add_1559_34_g173519/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.312  
  FE_RC_1788_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.329  
  FE_RC_1787_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.026    0.356  
  g156907/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.372  
  count_instr_reg[55]/D       -      D       R     DFF_X1          1  0.009   0.000    0.372  
#-------------------------------------------------------------------------------------------
Path 515: VIOLATED (-0.278 ns) Setup Check with Pin cpuregs_reg[29][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.023    0.305  
  FE_OFC282_n_24304/ZN    -      A->ZN   F     INV_X4         10  0.013   0.016    0.321  
  g151882/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.335  
  g151354/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.352  
  cpuregs_reg[29][3]/D    -      D       F     DFF_X1          1  0.011   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 516: VIOLATED (-0.278 ns) Setup Check with Pin cpuregs_reg[29][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.278

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.023    0.305  
  FE_OFC282_n_24304/ZN    -      A->ZN   F     INV_X4         10  0.013   0.015    0.320  
  g151880/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.335  
  g151353/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.352  
  cpuregs_reg[29][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 517: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[31][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.100        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.344
              Slack:=   -0.277

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151414/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.347  
  cpuregs_reg[31][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 518: VIOLATED (-0.277 ns) Setup Check with Pin count_cycle_reg[48]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[48]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.139 (P)
            Arrival:=    0.121        0.022

              Setup:-    0.024
      Required Time:=    0.097
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.277

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.024    0.298  
  inc_add_1428_40_g169251/ZN  -      A1->ZN  F     NAND2_X2        1  0.016   0.014    0.312  
  inc_add_1428_40_g935/ZN     -      A->ZN   F     XNOR2_X1        1  0.007   0.037    0.348  
  g160628/ZN                  -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.374  
  count_cycle_reg[48]/D       -      D       F     DFF_X1          1  0.007   0.000    0.374  
#-------------------------------------------------------------------------------------------
Path 519: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[8][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.350
              Slack:=   -0.277

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.027    0.297  
  FE_OCPC1096_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X8         14  0.020   0.018    0.315  
  g150870/ZN                    -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.345  
  cpuregs_reg[8][1]/D           -      D       R     DFF_X1          1  0.016   0.000    0.345  
#---------------------------------------------------------------------------------------------
Path 520: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[29][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.277

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.023    0.305  
  FE_OFC282_n_24304/ZN    -      A->ZN   F     INV_X4         10  0.013   0.015    0.320  
  g151879/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.335  
  g168030/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.352  
  cpuregs_reg[29][0]/D    -      D       F     DFF_X1          1  0.011   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 521: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[11][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.351
              Slack:=   -0.277

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.022    0.320  
  g152596/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.346  
  cpuregs_reg[11][3]/D    -      D       R     DFF_X1          1  0.016   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 522: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[13][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.025
      Required Time:=    0.073
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.277

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC1161_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X2          5  0.018   0.015    0.317  
  g152007/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.332  
  g168034/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.350  
  cpuregs_reg[13][0]/D             -      D       F     DFF_X1          1  0.012   0.000    0.350  
#------------------------------------------------------------------------------------------------
Path 523: VIOLATED (-0.277 ns) Setup Check with Pin count_instr_reg[52]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[52]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.025
          Data Path:+    0.346
              Slack:=   -0.277

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.296  
  inc_add_1559_34_g173524/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.312  
  FE_RC_1798_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.328  
  FE_RC_1797_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.355  
  g156904/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.371  
  count_instr_reg[52]/D       -      D       R     DFF_X1          1  0.009   0.000    0.371  
#-------------------------------------------------------------------------------------------
Path 524: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[10][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.168 (P)    0.121 (P)
            Arrival:=    0.151        0.003

              Setup:-    0.024
      Required Time:=    0.126
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.277

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  FE_DBTC1_n_35555/ZN     -      A->ZN   R     INV_X8         19  0.019   0.031    0.389  
  g185174/ZN              -      B1->ZN  F     OAI21_X2        1  0.018   0.014    0.403  
  cpuregs_reg[10][24]/D   -      D       F     DFF_X1          1  0.008   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 525: VIOLATED (-0.277 ns) Setup Check with Pin count_instr_reg[50]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[50]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.025
          Data Path:+    0.346
              Slack:=   -0.277

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.028    0.295  
  inc_add_1559_34_g173517/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.311  
  FE_RC_1805_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.328  
  FE_RC_1804_0/ZN             -      A->ZN   F     OAI211_X1       1  0.009   0.027    0.354  
  g156901/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.371  
  count_instr_reg[50]/D       -      D       R     DFF_X1          1  0.009   0.000    0.371  
#-------------------------------------------------------------------------------------------
Path 526: VIOLATED (-0.277 ns) Setup Check with Pin count_cycle_reg[33]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[33]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.137 (P)    0.139 (P)
            Arrival:=    0.119        0.022

              Setup:-    0.028
      Required Time:=    0.091
       Launch Clock:=    0.022
          Data Path:+    0.346
              Slack:=   -0.277

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.024    0.297  
  inc_add_1428_40_g169253/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.312  
  FE_RC_457_0/ZN              -      B1->ZN  R     OAI21_X1        1  0.008   0.023    0.335  
  g160603/ZN                  -      A1->ZN  R     AND2_X1         1  0.016   0.032    0.367  
  count_cycle_reg[33]/D       -      D       R     DFF_X1          1  0.010   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 527: VIOLATED (-0.277 ns) Setup Check with Pin cpuregs_reg[11][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.351
              Slack:=   -0.277

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.022    0.320  
  g152597/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.346  
  cpuregs_reg[11][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 528: VIOLATED (-0.277 ns) Setup Check with Pin count_instr_reg[60]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[60]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.143 (P)
            Arrival:=    0.125        0.025

              Setup:-    0.028
      Required Time:=    0.096
       Launch Clock:=    0.025
          Data Path:+    0.348
              Slack:=   -0.277

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.297  
  inc_add_1559_34_g173530/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.313  
  FE_RC_1689_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_1688_0/ZN             -      A->ZN   F     OAI211_X1       1  0.010   0.027    0.357  
  g156912/ZN                  -      A1->ZN  R     NAND2_X1        1  0.014   0.016    0.373  
  count_instr_reg[60]/D       -      D       R     DFF_X1          1  0.009   0.000    0.373  
#-------------------------------------------------------------------------------------------
Path 529: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[9][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.350
              Slack:=   -0.276

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC1722_n_5626/ZN   -      A->ZN   F     INV_X8         24  0.020   0.022    0.318  
  g152578/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.028    0.345  
  cpuregs_reg[9][1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.345  
#---------------------------------------------------------------------------------------
Path 530: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[31][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.276

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.021    0.304  
  FE_OCPC1223_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         10  0.012   0.015    0.319  
  g151943/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.334  
  g151413/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.351  
  cpuregs_reg[31][1]/D             -      D       F     DFF_X1          1  0.011   0.000    0.351  
#------------------------------------------------------------------------------------------------
Path 531: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[8][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.350
              Slack:=   -0.276

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.027    0.297  
  FE_OCPC1096_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X8         14  0.020   0.018    0.315  
  g151496/ZN                    -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.345  
  cpuregs_reg[8][2]/D           -      D       R     DFF_X1          1  0.016   0.000    0.345  
#---------------------------------------------------------------------------------------------
Path 532: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[14][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.276

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.020    0.316  
  g168020/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.343  
  cpuregs_reg[14][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 533: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[31][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.276

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.021    0.304  
  FE_OCPC1223_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         10  0.012   0.015    0.319  
  g151942/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.333  
  g168032/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.351  
  cpuregs_reg[31][0]/D             -      D       F     DFF_X1          1  0.011   0.000    0.351  
#------------------------------------------------------------------------------------------------
Path 534: VIOLATED (-0.276 ns) Setup Check with Pin cpu_state_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.114 (P)
            Arrival:=    0.094       -0.003

              Setup:-    0.030
      Required Time:=    0.063
       Launch Clock:=   -0.003
          Data Path:+    0.343
              Slack:=   -0.276

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN  -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN  -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_RC_1803_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.143  
  FE_RC_2845_0/ZN        -      A->ZN   R     INV_X1          1  0.007   0.012    0.155  
  FE_RC_2844_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.170  
  FE_RC_2821_0/ZN        -      A->ZN   R     AOI21_X2        1  0.009   0.042    0.213  
  FE_RC_453_0/ZN         -      A2->ZN  F     NAND3_X2        1  0.024   0.024    0.237  
  FE_RC_454_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.018    0.255  
  g169593/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.016    0.271  
  g153022/ZN             -      A1->ZN  R     NOR2_X4         6  0.009   0.031    0.301  
  g152518/ZN             -      B1->ZN  F     AOI21_X1        1  0.022   0.018    0.319  
  g150563__5019/ZN       -      A->ZN   R     OAI21_X1        1  0.010   0.020    0.339  
  cpu_state_reg[7]/D     -      D       R     DFF_X1          1  0.017   0.000    0.339  
#--------------------------------------------------------------------------------------
Path 535: VIOLATED (-0.276 ns) Setup Check with Pin cpuregs_reg[1][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.121 (P)
            Arrival:=    0.098        0.003

              Setup:-    0.031
      Required Time:=    0.068
       Launch Clock:=    0.003
          Data Path:+    0.340
              Slack:=   -0.276

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g173628/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.029    0.343  
  cpuregs_reg[1][3]/D     -      D       R     DFF_X1          1  0.018   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 536: VIOLATED (-0.276 ns) Setup Check with Pin count_instr_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.350
              Slack:=   -0.276

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1020/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.306  
  g181156/ZN                                   -      A->ZN   F     XNOR2_X1        1  0.011   0.039    0.344  
  g173679/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.370  
  count_instr_reg[24]/D                        -      D       R     DFF_X1          1  0.018   0.000    0.370  
#------------------------------------------------------------------------------------------------------------
Path 537: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[13][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.025
      Required Time:=    0.073
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC1161_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X2          5  0.018   0.015    0.317  
  g152008/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.332  
  g151473/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.349  
  cpuregs_reg[13][1]/D             -      D       F     DFF_X1          1  0.011   0.000    0.349  
#------------------------------------------------------------------------------------------------
Path 538: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[31][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.024
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.021    0.304  
  FE_OCPC1223_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         10  0.012   0.015    0.320  
  g151946/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.334  
  g151415/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.351  
  cpuregs_reg[31][4]/D             -      D       F     DFF_X1          1  0.008   0.000    0.351  
#------------------------------------------------------------------------------------------------
Path 539: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[13][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.024
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC1161_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X2          5  0.018   0.015    0.317  
  g152009/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.332  
  g150979/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.349  
  cpuregs_reg[13][2]/D             -      D       F     DFF_X1          1  0.009   0.000    0.349  
#------------------------------------------------------------------------------------------------
Path 540: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[14][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.275

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.020    0.317  
  g151504/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.343  
  cpuregs_reg[14][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 541: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[29][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.113 (P)
            Arrival:=    0.152       -0.005

              Setup:-    0.030
      Required Time:=    0.122
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.275

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.033    0.339  
  FE_OFC283_n_24304/ZN         -      A->ZN   F     INV_X4         20  0.015   0.025    0.364  
  FE_RC_1960_0/ZN              -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.397  
  cpuregs_reg[29][18]/D        -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------
Path 542: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[14][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.275

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.020    0.317  
  g151083/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.343  
  cpuregs_reg[14][1]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 543: VIOLATED (-0.275 ns) Setup Check with Pin count_cycle_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.354
              Slack:=   -0.275

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1030/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.019    0.312  
  inc_add_1428_40_g959/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.350  
  g160645/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.376  
  count_cycle_reg[27]/D     -      D       F     DFF_X1          1  0.007   0.000    0.376  
#-----------------------------------------------------------------------------------------
Path 544: VIOLATED (-0.275 ns) Setup Check with Pin count_cycle_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.124        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.354
              Slack:=   -0.275

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1032/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g960/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.039    0.350  
  g160607/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.375  
  count_cycle_reg[25]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 545: VIOLATED (-0.275 ns) Setup Check with Pin cpuregs_reg[13][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.024
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.275

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC1161_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X2          5  0.018   0.015    0.317  
  g152011/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.332  
  g151475/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.349  
  cpuregs_reg[13][4]/D             -      D       F     DFF_X1          1  0.008   0.000    0.349  
#------------------------------------------------------------------------------------------------
Path 546: VIOLATED (-0.274 ns) Setup Check with Pin count_instr_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.138 (P)
            Arrival:=    0.122        0.021

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.021
          Data Path:+    0.346
              Slack:=   -0.274

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.286  
  inc_add_1559_34_g1039/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.305  
  inc_add_1559_34_g976/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.333  
  g158560/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.342  
  g173682/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.367  
  count_instr_reg[22]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.367  
#------------------------------------------------------------------------------------------------------------
Path 547: VIOLATED (-0.274 ns) Setup Check with Pin count_cycle_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.124        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1020/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g974/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.349  
  g160624/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[24]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 548: VIOLATED (-0.274 ns) Setup Check with Pin cpuregs_reg[31][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.026
      Required Time:=    0.125
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.274

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  g173776/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[31][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 549: VIOLATED (-0.274 ns) Setup Check with Pin count_cycle_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.351
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.040    0.290  
  inc_add_1428_40_g1036/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.308  
  inc_add_1428_40_g962/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.347  
  g160602/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.373  
  count_cycle_reg[21]/D     -      D       F     DFF_X1          1  0.007   0.000    0.373  
#-----------------------------------------------------------------------------------------
Path 550: VIOLATED (-0.274 ns) Setup Check with Pin cpuregs_reg[8][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.353
              Slack:=   -0.274

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.027    0.297  
  FE_OCPC1096_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X8         14  0.020   0.018    0.315  
  g152149/ZN                    -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.331  
  g168016/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.348  
  cpuregs_reg[8][0]/D           -      D       F     DFF_X1          1  0.011   0.000    0.348  
#---------------------------------------------------------------------------------------------
Path 551: VIOLATED (-0.274 ns) Setup Check with Pin count_instr_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.348
              Slack:=   -0.274

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1029/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.306  
  inc_add_1559_34_g963/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.029    0.335  
  g158528/ZN                                   -      A->ZN   F     INV_X1          1  0.020   0.009    0.345  
  g173678/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.369  
  count_instr_reg[29]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.369  
#------------------------------------------------------------------------------------------------------------
Path 552: VIOLATED (-0.274 ns) Setup Check with Pin count_cycle_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.024
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1037/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g972/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.349  
  g160598/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[28]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 553: VIOLATED (-0.274 ns) Setup Check with Pin cpuregs_reg[10][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.031
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.274

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  g185170/ZN              -      A1->ZN  F     NAND2_X4        3  0.017   0.022    0.275  
  FE_OCPC2170_n_36621/ZN  -      A->ZN   R     INV_X8          3  0.012   0.020    0.296  
  FE_OCPC2171_n_36621/ZN  -      A->ZN   F     INV_X8         18  0.012   0.015    0.311  
  g185220/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.031    0.342  
  cpuregs_reg[10][1]/D    -      D       R     DFF_X1          1  0.018   0.000    0.342  
#---------------------------------------------------------------------------------------
Path 554: VIOLATED (-0.274 ns) Setup Check with Pin cpu_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.003

              Setup:-    0.030
      Required Time:=    0.064
       Launch Clock:=   -0.003
          Data Path:+    0.341
              Slack:=   -0.274

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN  -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN  -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_RC_1803_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.143  
  FE_RC_2845_0/ZN        -      A->ZN   R     INV_X1          1  0.007   0.012    0.155  
  FE_RC_2844_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.170  
  FE_RC_2821_0/ZN        -      A->ZN   R     AOI21_X2        1  0.009   0.042    0.213  
  FE_RC_453_0/ZN         -      A2->ZN  F     NAND3_X2        1  0.024   0.024    0.237  
  FE_RC_454_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.018    0.255  
  g169593/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.016    0.271  
  g153022/ZN             -      A1->ZN  R     NOR2_X4         6  0.009   0.031    0.301  
  g152899/ZN             -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.318  
  g152544/ZN             -      A->ZN   R     OAI21_X1        1  0.010   0.019    0.338  
  cpu_state_reg[1]/D     -      D       R     DFF_X1          1  0.017   0.000    0.338  
#--------------------------------------------------------------------------------------
Path 555: VIOLATED (-0.274 ns) Setup Check with Pin cpu_state_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=   -0.003
          Data Path:+    0.342
              Slack:=   -0.274

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN  -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN  -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_RC_1803_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.143  
  FE_RC_2845_0/ZN        -      A->ZN   R     INV_X1          1  0.007   0.012    0.155  
  FE_RC_2844_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.170  
  FE_RC_2821_0/ZN        -      A->ZN   R     AOI21_X2        1  0.009   0.042    0.213  
  FE_RC_453_0/ZN         -      A2->ZN  F     NAND3_X2        1  0.024   0.024    0.237  
  FE_RC_454_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.018    0.255  
  g169593/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.016    0.271  
  g153022/ZN             -      A1->ZN  R     NOR2_X4         6  0.009   0.031    0.302  
  g168492/ZN             -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.318  
  g150566__170378/ZN     -      A->ZN   R     OAI211_X1       1  0.009   0.021    0.339  
  cpu_state_reg[6]/D     -      D       R     DFF_X1          1  0.020   0.000    0.339  
#--------------------------------------------------------------------------------------
Path 556: VIOLATED (-0.274 ns) Setup Check with Pin count_cycle_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.124        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1031/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g975/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.349  
  g160594/ZN                -      A1->ZN  F     AND2_X2         1  0.009   0.025    0.375  
  count_cycle_reg[26]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 557: VIOLATED (-0.274 ns) Setup Check with Pin count_cycle_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.274

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.042    0.292  
  inc_add_1428_40_g1021/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.310  
  inc_add_1428_40_g973/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.039    0.349  
  g160636/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[31]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 558: VIOLATED (-0.273 ns) Setup Check with Pin cpuregs_reg[30][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.169 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.025
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.273

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  g173785/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[30][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 559: VIOLATED (-0.273 ns) Setup Check with Pin reg_out_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.003
          Data Path:+    0.344
              Slack:=   -0.273

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK     -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN     -      CK->QN  F     DFF_X1          2  0.073   0.089    0.085  
  FE_OCPC2376_n_8124/ZN   -      A->ZN   R     INV_X2          3  0.015   0.034    0.119  
  FE_OCPC2377_n_8124/ZN   -      A->ZN   F     INV_X4          3  0.023   0.015    0.133  
  g175694/ZN              -      A1->ZN  F     OR2_X2          1  0.009   0.050    0.183  
  FE_OCPC1277_n_26433/ZN  -      A->ZN   R     INV_X4         13  0.012   0.034    0.218  
  FE_OCPC1278_n_26433/ZN  -      A->ZN   F     INV_X2          2  0.026   0.010    0.228  
  g157518/ZN              -      A1->ZN  R     OAI22_X1        1  0.008   0.035    0.263  
  g156829/ZN              -      A->ZN   F     AOI21_X2        1  0.038   0.025    0.287  
  g154588/ZN              -      A->ZN   R     OAI21_X2        1  0.016   0.024    0.312  
  g153955/ZN              -      A1->ZN  F     NOR2_X1         1  0.020   0.012    0.323  
  g153162/ZN              -      A2->ZN  R     NAND3_X1        1  0.008   0.017    0.340  
  reg_out_reg[6]/D        -      D       R     DFF_X1          1  0.011   0.000    0.340  
#---------------------------------------------------------------------------------------
Path 560: VIOLATED (-0.273 ns) Setup Check with Pin count_cycle_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.273

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.292  
  inc_add_1428_40_g1029/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g963/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.349  
  g160605/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.375  
  count_cycle_reg[29]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 561: VIOLATED (-0.273 ns) Setup Check with Pin count_cycle_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.101
       Launch Clock:=    0.022
          Data Path:+    0.353
              Slack:=   -0.273

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.043    0.293  
  inc_add_1428_40_g1034/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.311  
  inc_add_1428_40_g969/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.349  
  g160632/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.026    0.375  
  count_cycle_reg[30]/D     -      D       F     DFF_X1          1  0.007   0.000    0.375  
#-----------------------------------------------------------------------------------------
Path 562: VIOLATED (-0.273 ns) Setup Check with Pin count_cycle_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.098
       Launch Clock:=    0.022
          Data Path:+    0.349
              Slack:=   -0.273

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.038    0.288  
  inc_add_1428_40_g1023/ZN  -      A1->ZN  F     NAND2_X1        1  0.024   0.018    0.306  
  inc_add_1428_40_g926/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.345  
  g160606/ZN                -      A1->ZN  F     AND2_X2         1  0.012   0.027    0.371  
  count_cycle_reg[17]/D     -      D       F     DFF_X1          1  0.007   0.000    0.371  
#-----------------------------------------------------------------------------------------
Path 563: VIOLATED (-0.273 ns) Setup Check with Pin cpuregs_reg[2][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.273

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.018    0.311  
  g150998/ZN              -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.344  
  cpuregs_reg[2][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.344  
#---------------------------------------------------------------------------------------
Path 564: VIOLATED (-0.273 ns) Setup Check with Pin cpuregs_reg[10][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.339
              Slack:=   -0.273

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g185192/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.342  
  cpuregs_reg[10][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.342  
#---------------------------------------------------------------------------------------
Path 565: VIOLATED (-0.273 ns) Setup Check with Pin cpu_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.342
              Slack:=   -0.273

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[0]/QN              -      CK->QN  F     DFF_X1          1  0.073   0.085    0.081  
  FE_OFC134_n_8353/Z             -      A->Z    F     BUF_X4          8  0.014   0.035    0.116  
  FE_OCPC1481_FE_OFN91_n_8353/Z  -      A->Z    F     BUF_X4          3  0.009   0.027    0.143  
  FE_RC_1817_0/ZN                -      A->ZN   R     INV_X1          1  0.006   0.012    0.155  
  FE_RC_1815_0/ZN                -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.171  
  FE_RC_1814_0/ZN                -      A2->ZN  R     NAND2_X2        1  0.009   0.020    0.191  
  g156958/ZN                     -      A1->ZN  F     NAND3_X2        3  0.012   0.025    0.217  
  FE_RC_453_0/ZN                 -      A3->ZN  R     NAND3_X2        1  0.016   0.024    0.241  
  FE_RC_454_0/ZN                 -      A->ZN   F     INV_X2          1  0.012   0.011    0.251  
  g169593/ZN                     -      A1->ZN  R     NAND2_X4        2  0.006   0.017    0.268  
  g169592/ZN                     -      A1->ZN  F     NAND2_X4        6  0.013   0.020    0.288  
  FE_RC_1821_0/ZN                -      A->ZN   R     INV_X2          1  0.011   0.014    0.302  
  FE_RC_1820_0/ZN                -      A1->ZN  F     NAND2_X2        2  0.007   0.012    0.314  
  g150567__167670/ZN             -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.338  
  cpu_state_reg[0]/D             -      D       R     DFF_X1          1  0.016   0.000    0.338  
#----------------------------------------------------------------------------------------------
Path 566: VIOLATED (-0.273 ns) Setup Check with Pin alu_out_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.352
              Slack:=   -0.273

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g72273__175981/ZN                   -      A1->ZN  F     NAND2_X2        1  0.034   0.022    0.176  
  g42/ZN                              -      A1->ZN  R     NAND2_X4        4  0.014   0.020    0.196  
  FE_RC_744_0/ZN                      -      A->ZN   F     OAI21_X4        1  0.012   0.019    0.214  
  FE_RC_743_0/ZN                      -      A1->ZN  R     NAND2_X4        2  0.009   0.016    0.231  
  g167742/ZN                          -      A1->ZN  F     NAND2_X4        2  0.010   0.014    0.245  
  g167740/ZN                          -      A1->ZN  R     NAND2_X1        2  0.008   0.022    0.266  
  addinc_ADD_UNS_OP_2_g2125/ZN        -      A->ZN   R     XNOR2_X1        1  0.016   0.040    0.307  
  g158399/ZN                          -      A1->ZN  F     NAND2_X1        1  0.019   0.019    0.325  
  g154592/ZN                          -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.341  
  alu_out_q_reg[2]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.341  
#---------------------------------------------------------------------------------------------------
Path 567: VIOLATED (-0.272 ns) Setup Check with Pin reg_out_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.029
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.342
              Slack:=   -0.272

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[0]/QN              -      CK->QN  R     DFF_X1          1  0.073   0.086    0.081  
  FE_OFC134_n_8353/Z             -      A->Z    R     BUF_X4          8  0.014   0.036    0.117  
  FE_OCPC1481_FE_OFN91_n_8353/Z  -      A->Z    R     BUF_X4          3  0.018   0.027    0.145  
  FE_OFC136_n_8353/ZN            -      A->ZN   F     INV_X4          7  0.010   0.014    0.158  
  g78300__161416/ZN              -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.181  
  g78155__169684/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.201  
  g77931__1474/ZN                -      A2->ZN  R     NAND2_X2        2  0.010   0.019    0.220  
  FE_OCPC1713_mem_la_wstrb_0/Z   -      A->Z    R     BUF_X1          2  0.011   0.036    0.256  
  g77878__185414/ZN              -      A1->ZN  F     NAND2_X2        5  0.019   0.025    0.281  
  FE_OCPC2166_n_36867/ZN         -      A->ZN   R     INV_X1          3  0.015   0.024    0.306  
  g77841__3772/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.320  
  g77827__2250/ZN                -      A2->ZN  R     NAND3_X1        1  0.008   0.018    0.338  
  reg_out_reg[2]/D               -      D       R     DFF_X1          1  0.012   0.000    0.338  
#----------------------------------------------------------------------------------------------
Path 568: VIOLATED (-0.272 ns) Setup Check with Pin count_instr_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.347
              Slack:=   -0.272

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1032/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.305  
  inc_add_1559_34_g172218/ZN                   -      A->ZN   R     XNOR2_X1        1  0.011   0.029    0.335  
  g159607/ZN                                   -      A->ZN   F     INV_X1          1  0.020   0.009    0.344  
  g173674/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.368  
  count_instr_reg[25]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.368  
#------------------------------------------------------------------------------------------------------------
Path 569: VIOLATED (-0.272 ns) Setup Check with Pin cpu_state_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.031
      Required Time:=    0.066
       Launch Clock:=   -0.003
          Data Path:+    0.342
              Slack:=   -0.272

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN  -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN  -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_RC_1803_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.143  
  FE_RC_2845_0/ZN        -      A->ZN   R     INV_X1          1  0.007   0.012    0.155  
  FE_RC_2844_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.170  
  FE_RC_2821_0/ZN        -      A->ZN   R     AOI21_X2        1  0.009   0.042    0.213  
  FE_RC_453_0/ZN         -      A2->ZN  F     NAND3_X2        1  0.024   0.024    0.237  
  FE_RC_454_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.018    0.255  
  g169593/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.016    0.271  
  g153022/ZN             -      A1->ZN  R     NOR2_X4         6  0.009   0.031    0.302  
  g152904/ZN             -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.318  
  g150565__172598/ZN     -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.338  
  cpu_state_reg[2]/D     -      D       R     DFF_X1          1  0.018   0.000    0.338  
#--------------------------------------------------------------------------------------
Path 570: VIOLATED (-0.272 ns) Setup Check with Pin reg_out_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.343
              Slack:=   -0.272

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[0]/QN              -      CK->QN  R     DFF_X1          1  0.073   0.086    0.081  
  FE_OFC134_n_8353/Z             -      A->Z    R     BUF_X4          8  0.014   0.036    0.117  
  FE_OCPC1481_FE_OFN91_n_8353/Z  -      A->Z    R     BUF_X4          3  0.018   0.027    0.145  
  FE_OFC136_n_8353/ZN            -      A->ZN   F     INV_X4          7  0.010   0.014    0.158  
  g78300__161416/ZN              -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.181  
  g78155__169684/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.201  
  g77931__1474/ZN                -      A2->ZN  R     NAND2_X2        2  0.010   0.019    0.220  
  FE_OCPC1713_mem_la_wstrb_0/Z   -      A->Z    R     BUF_X1          2  0.011   0.036    0.256  
  g77878__185414/ZN              -      A1->ZN  F     NAND2_X2        5  0.019   0.025    0.281  
  FE_OCPC2166_n_36867/ZN         -      A->ZN   R     INV_X1          3  0.015   0.024    0.306  
  g77840__4296/ZN                -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.320  
  g77833__7344/ZN                -      A3->ZN  R     NAND3_X1        1  0.008   0.019    0.339  
  reg_out_reg[1]/D               -      D       R     DFF_X1          1  0.011   0.000    0.339  
#----------------------------------------------------------------------------------------------
Path 571: VIOLATED (-0.272 ns) Setup Check with Pin count_cycle_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.024
      Required Time:=    0.099
       Launch Clock:=    0.022
          Data Path:+    0.349
              Slack:=   -0.272

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.039    0.289  
  inc_add_1428_40_g1035/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.308  
  inc_add_1428_40_g958/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.346  
  g160616/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.371  
  count_cycle_reg[19]/D     -      D       F     DFF_X1          1  0.007   0.000    0.371  
#-----------------------------------------------------------------------------------------
Path 572: VIOLATED (-0.272 ns) Setup Check with Pin reg_out_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.025
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.346
              Slack:=   -0.272

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK         -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/Q          -      CK->Q   F     DFF_X1          1  0.073   0.101    0.097  
  FE_OCPC2492_n_20889/Z       -      A->Z    F     BUF_X4          4  0.008   0.031    0.128  
  g78331__185842/ZN           -      A1->ZN  R     NAND2_X2        1  0.009   0.018    0.146  
  FE_OCPC1780_n_37291/ZN      -      A->ZN   F     INV_X4          3  0.013   0.014    0.161  
  FE_OCPC1781_n_37291/ZN      -      A->ZN   R     INV_X4          2  0.008   0.015    0.176  
  FE_OCPC1783_n_37291_dup/ZN  -      A->ZN   F     INV_X2          1  0.009   0.008    0.184  
  g78066__185855/ZN           -      B1->ZN  R     AOI22_X1        1  0.004   0.058    0.242  
  g77892__7344/ZN             -      A2->ZN  F     NAND3_X2        1  0.042   0.049    0.291  
  FE_RC_455_0/ZN              -      A1->ZN  R     NOR2_X1         1  0.027   0.032    0.323  
  g77832__5795/ZN             -      A1->ZN  F     NAND3_X1        1  0.018   0.020    0.343  
  reg_out_reg[0]/D            -      D       F     DFF_X1          1  0.011   0.000    0.343  
#-------------------------------------------------------------------------------------------
Path 573: VIOLATED (-0.272 ns) Setup Check with Pin count_instr_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.346
              Slack:=   -0.272

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1021/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.306  
  inc_add_1559_34_g973/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.334  
  g158530/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.343  
  g173689/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.367  
  count_instr_reg[31]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.367  
#------------------------------------------------------------------------------------------------------------
Path 574: VIOLATED (-0.272 ns) Setup Check with Pin cpuregs_reg[14][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.424
              Slack:=   -0.272

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g173764/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.427  
  cpuregs_reg[14][18]/D   -      D       F     DFF_X1          1  0.013   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 575: VIOLATED (-0.272 ns) Setup Check with Pin cpuregs_reg[26][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.025
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.272

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  FE_RC_418_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.400  
  cpuregs_reg[26][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 576: VIOLATED (-0.272 ns) Setup Check with Pin cpuregs_reg[27][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.170 (P)    0.121 (P)
            Arrival:=    0.152        0.003

              Setup:-    0.025
      Required Time:=    0.127
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.272

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.033    0.383  
  g173773/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[27][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 577: VIOLATED (-0.272 ns) Setup Check with Pin count_instr_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.346
              Slack:=   -0.272

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1031/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.306  
  inc_add_1559_34_g975/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.334  
  g159588/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.343  
  g173683/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.367  
  count_instr_reg[26]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.367  
#------------------------------------------------------------------------------------------------------------
Path 578: VIOLATED (-0.272 ns) Setup Check with Pin cpuregs_reg[2][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.272

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.022    0.315  
  g151498/ZN              -      B1->ZN  R     OAI21_X1        1  0.018   0.029    0.344  
  cpuregs_reg[2][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.344  
#---------------------------------------------------------------------------------------
Path 579: VIOLATED (-0.272 ns) Setup Check with Pin cpuregs_reg[7][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.272

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK        -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN        -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                 -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN             -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN            -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN            -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN     -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562/ZN                 -      A1->ZN  F     NAND3_X2        2  0.024   0.029    0.281  
  FE_OCPC1706_n_24312_dup/Z  -      A->Z    F     BUF_X4          7  0.016   0.032    0.313  
  g150810/ZN                 -      B2->ZN  R     OAI21_X1        1  0.007   0.028    0.341  
  cpuregs_reg[7][3]/D        -      D       R     DFF_X1          1  0.016   0.000    0.341  
#------------------------------------------------------------------------------------------
Path 580: VIOLATED (-0.272 ns) Setup Check with Pin count_cycle_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.023
      Required Time:=    0.102
       Launch Clock:=    0.022
          Data Path:+    0.351
              Slack:=   -0.272

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.041    0.291  
  inc_add_1428_40_g1033/ZN  -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.310  
  inc_add_1428_40_g961/ZN   -      A->ZN   F     XNOR2_X1        1  0.011   0.038    0.348  
  g160593/ZN                -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.373  
  count_cycle_reg[23]/D     -      D       F     DFF_X1          1  0.007   0.000    0.373  
#-----------------------------------------------------------------------------------------
Path 581: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[10][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.423
              Slack:=   -0.271

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g185212/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.426  
  cpuregs_reg[10][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.426  
#---------------------------------------------------------------------------------------
Path 582: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[12][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.271

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN                  -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                       -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                       -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                       -      A->ZN   R     INV_X16        16  0.014   0.023    0.251  
  g169605/ZN                       -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.269  
  FE_OFC71_n_20045/ZN              -      A->ZN   R     INV_X8          2  0.010   0.022    0.291  
  FE_OCPC1260_FE_OFN10_n_20045/ZN  -      A->ZN   F     INV_X8         24  0.015   0.019    0.311  
  g151445/ZN                       -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.341  
  cpuregs_reg[12][4]/D             -      D       R     DFF_X1          1  0.017   0.000    0.341  
#------------------------------------------------------------------------------------------------
Path 583: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[10][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.005
          Data Path:+    0.344
              Slack:=   -0.271

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  g185170/ZN              -      A1->ZN  F     NAND2_X4        3  0.017   0.022    0.275  
  FE_OCPC2170_n_36621/ZN  -      A->ZN   R     INV_X8          3  0.012   0.020    0.296  
  FE_OCPC2171_n_36621/ZN  -      A->ZN   F     INV_X8         18  0.012   0.015    0.311  
  g185180/ZN              -      B2->ZN  R     OAI21_X1        1  0.009   0.029    0.340  
  cpuregs_reg[10][2]/D    -      D       R     DFF_X1          1  0.016   0.000    0.340  
#---------------------------------------------------------------------------------------
Path 584: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[10][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.121 (P)
            Arrival:=    0.099        0.003

              Setup:-    0.031
      Required Time:=    0.069
       Launch Clock:=    0.003
          Data Path:+    0.337
              Slack:=   -0.271

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.296  
  g183523_dup/ZN          -      A->ZN   F     INV_X8          7  0.021   0.013    0.309  
  g185222/ZN              -      B2->ZN  R     OAI21_X1        1  0.008   0.031    0.340  
  cpuregs_reg[10][4]/D    -      D       R     DFF_X1          1  0.018   0.000    0.340  
#---------------------------------------------------------------------------------------
Path 585: VIOLATED (-0.271 ns) Setup Check with Pin count_instr_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.345
              Slack:=   -0.271

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1034/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.305  
  inc_add_1559_34_g969/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.333  
  g158520/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.342  
  g173677/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.366  
  count_instr_reg[30]/D                        -      D       R     DFF_X1          1  0.017   0.000    0.366  
#------------------------------------------------------------------------------------------------------------
Path 586: VIOLATED (-0.271 ns) Setup Check with Pin count_instr_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.345
              Slack:=   -0.271

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1037/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.306  
  inc_add_1559_34_g972/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.334  
  g158557/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.343  
  g173680/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.366  
  count_instr_reg[28]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.366  
#------------------------------------------------------------------------------------------------------------
Path 587: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[7][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.424
              Slack:=   -0.271

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g173787/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.427  
  cpuregs_reg[7][18]/D    -      D       F     DFF_X1          1  0.010   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 588: VIOLATED (-0.271 ns) Setup Check with Pin cpuregs_reg[12][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.424
              Slack:=   -0.271

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g173767/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.427  
  cpuregs_reg[12][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 589: VIOLATED (-0.271 ns) Setup Check with Pin count_instr_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.138 (P)
            Arrival:=    0.125        0.021

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.021
          Data Path:+    0.345
              Slack:=   -0.271

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.045    0.287  
  inc_add_1559_34_g1030/ZN                     -      A1->ZN  F     NAND2_X1        1  0.027   0.019    0.305  
  inc_add_1559_34_g959/ZN                      -      A->ZN   R     XNOR2_X1        1  0.011   0.028    0.334  
  g158571/ZN                                   -      A->ZN   F     INV_X1          1  0.019   0.009    0.343  
  g173685/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.366  
  count_instr_reg[27]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.366  
#------------------------------------------------------------------------------------------------------------
Path 590: VIOLATED (-0.271 ns) Setup Check with Pin reg_next_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_next_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.022
      Required Time:=    0.079
       Launch Clock:=   -0.004
          Data Path:+    0.354
              Slack:=   -0.271

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK                  -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN                  -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN                   -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN      -      A->ZN   F     INV_X4          9  0.030   0.025    0.153  
  g175335/ZN                            -      A1->ZN  R     NAND2_X2        1  0.015   0.022    0.175  
  g178884/ZN                            -      A2->ZN  F     NAND2_X4        2  0.013   0.017    0.192  
  FE_OCPC2299_n_29821/Z                 -      A->Z    F     BUF_X2          3  0.008   0.028    0.220  
  g178887/ZN                            -      A1->ZN  R     NAND2_X1        1  0.007   0.017    0.237  
  g77783__178886/ZN                     -      A1->ZN  F     NAND2_X2        4  0.013   0.017    0.255  
  add_1564_33_Y_add_1555_32_g175765/ZN  -      A1->ZN  R     NOR2_X1         1  0.010   0.025    0.280  
  g156/ZN                               -      A1->ZN  F     NOR2_X1         1  0.017   0.009    0.288  
  FE_RC_1720_0/ZN                       -      A1->ZN  F     AND2_X1         1  0.006   0.030    0.318  
  FE_RC_1719_0/ZN                       -      A2->ZN  R     NOR2_X2         1  0.008   0.023    0.342  
  g154124/ZN                            -      A->ZN   F     INV_X1          1  0.012   0.008    0.349  
  reg_next_pc_reg[1]/D                  -      D       F     DFF_X1          1  0.004   0.000    0.349  
#-----------------------------------------------------------------------------------------------------
Path 591: VIOLATED (-0.270 ns) Setup Check with Pin count_cycle_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.022
          Data Path:+    0.346
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK   -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q    -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN         -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN              -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN          -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN  -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z   -      A->Z    R     BUF_X4         18  0.011   0.042    0.292  
  g170553/ZN              -      A1->ZN  F     NAND3_X1        1  0.025   0.022    0.314  
  g170552/ZN              -      A->ZN   R     OAI211_X1       1  0.013   0.023    0.337  
  g160644/ZN              -      A1->ZN  R     AND2_X2         1  0.021   0.030    0.368  
  count_cycle_reg[22]/D   -      D       R     DFF_X1          1  0.007   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 592: VIOLATED (-0.270 ns) Setup Check with Pin count_instr_reg[61]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[61]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.142 (P)    0.143 (P)
            Arrival:=    0.125        0.025

              Setup:-    0.028
      Required Time:=    0.096
       Launch Clock:=    0.025
          Data Path:+    0.342
              Slack:=   -0.270

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173527/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.015    0.313  
  FE_RC_2876_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_2872_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.010   0.022    0.352  
  g156913/ZN                  -      A1->ZN  R     NAND2_X1        1  0.012   0.015    0.367  
  count_instr_reg[61]/D       -      D       R     DFF_X1          1  0.009   0.000    0.367  
#-------------------------------------------------------------------------------------------
Path 593: VIOLATED (-0.270 ns) Setup Check with Pin count_instr_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.138 (P)
            Arrival:=    0.122        0.021

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.021
          Data Path:+    0.342
              Slack:=   -0.270

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                              -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                   -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                     -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN           -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OFC255_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X2         10  0.010   0.044    0.286  
  inc_add_1559_34_g1033/ZN                     -      A1->ZN  F     NAND2_X2        2  0.027   0.017    0.303  
  FE_RC_1740_0/ZN                              -      A2->ZN  R     NAND2_X1        1  0.010   0.018    0.321  
  FE_RC_1739_0/ZN                              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.339  
  g173686/ZN                                   -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.363  
  count_instr_reg[23]/D                        -      D       R     DFF_X1          1  0.016   0.000    0.363  
#------------------------------------------------------------------------------------------------------------
Path 594: VIOLATED (-0.270 ns) Setup Check with Pin count_cycle_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.028
      Required Time:=    0.095
       Launch Clock:=    0.022
          Data Path:+    0.343
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK   -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q    -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN         -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN              -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN          -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN  -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z   -      A->Z    R     BUF_X4         18  0.011   0.040    0.290  
  g170547/ZN              -      A1->ZN  F     NAND2_X1        1  0.025   0.018    0.308  
  g170546/ZN              -      A->ZN   R     OAI221_X1       1  0.010   0.022    0.330  
  g160641/ZN              -      A1->ZN  R     AND2_X2         1  0.036   0.035    0.365  
  count_cycle_reg[18]/D   -      D       R     DFF_X1          1  0.007   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 595: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[6][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.424
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g173777/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.427  
  cpuregs_reg[6][18]/D    -      D       F     DFF_X1          1  0.010   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 596: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[13][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.423
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g173789/ZN              -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.427  
  cpuregs_reg[13][18]/D   -      D       F     DFF_X1          1  0.009   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 597: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.075
      Required Time:=    0.103
       Launch Clock:=    0.022
          Data Path:+    0.351
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.316  
  g158408/ZN              -      A1->ZN  R     NAND2_X2        2  0.017   0.030    0.346  
  g156966/ZN              -      A1->ZN  F     NAND2_X4        4  0.020   0.027    0.373  
  cpuregs_reg[9][29]/D    -      D       F     SDFFR_X1        4  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 598: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[5][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.424
              Slack:=   -0.270

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  FE_OCPC2357_n_24532/Z   -      A->Z    R     BUF_X4          7  0.023   0.031    0.413  
  g150743__173790/ZN      -      B1->ZN  F     OAI21_X1        1  0.012   0.013    0.427  
  cpuregs_reg[5][18]/D    -      D       F     DFF_X1          1  0.009   0.000    0.427  
#---------------------------------------------------------------------------------------
Path 599: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[7][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.270

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK        -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN        -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                 -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN             -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN            -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN            -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN     -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562/ZN                 -      A1->ZN  F     NAND3_X2        2  0.024   0.029    0.281  
  FE_OCPC1706_n_24312_dup/Z  -      A->Z    F     BUF_X4          7  0.016   0.032    0.313  
  g152437/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.327  
  g150809/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.345  
  cpuregs_reg[7][1]/D        -      D       F     DFF_X1          1  0.011   0.000    0.345  
#------------------------------------------------------------------------------------------
Path 600: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[12][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.270

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN                  -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                       -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                       -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                       -      A->ZN   R     INV_X16        16  0.014   0.023    0.251  
  g169605/ZN                       -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.269  
  FE_OFC71_n_20045/ZN              -      A->ZN   R     INV_X8          2  0.010   0.022    0.291  
  FE_OCPC1260_FE_OFN10_n_20045/ZN  -      A->ZN   F     INV_X8         24  0.015   0.019    0.311  
  g151975/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.326  
  g168033/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.343  
  cpuregs_reg[12][0]/D             -      D       F     DFF_X1          1  0.011   0.000    0.343  
#------------------------------------------------------------------------------------------------
Path 601: VIOLATED (-0.270 ns) Setup Check with Pin cpuregs_reg[7][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.005

              Setup:-    0.024
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.270

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK        -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN        -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                 -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN             -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN            -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN            -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN     -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562/ZN                 -      A1->ZN  F     NAND3_X2        2  0.024   0.029    0.281  
  FE_OCPC1706_n_24312_dup/Z  -      A->Z    F     BUF_X4          7  0.016   0.032    0.313  
  g152438/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.327  
  g151486/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.344  
  cpuregs_reg[7][2]/D        -      D       F     DFF_X1          1  0.009   0.000    0.344  
#------------------------------------------------------------------------------------------
Path 602: VIOLATED (-0.269 ns) Setup Check with Pin cpuregs_reg[12][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.269

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN                  -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                       -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                       -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                       -      A->ZN   R     INV_X16        16  0.014   0.023    0.251  
  g169605/ZN                       -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.269  
  FE_OFC71_n_20045/ZN              -      A->ZN   R     INV_X8          2  0.010   0.022    0.291  
  FE_OCPC1260_FE_OFN10_n_20045/ZN  -      A->ZN   F     INV_X8         24  0.015   0.019    0.311  
  g151976/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.326  
  g151443/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.344  
  cpuregs_reg[12][1]/D             -      D       F     DFF_X1          1  0.011   0.000    0.344  
#------------------------------------------------------------------------------------------------
Path 603: VIOLATED (-0.269 ns) Setup Check with Pin reg_out_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.003
          Data Path:+    0.340
              Slack:=   -0.269

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoded_imm_reg[1]/CK   -      CK      R     (arrival)      63  0.073       -   -0.003  
  decoded_imm_reg[1]/Q    -      CK->Q   R     DFF_X1          5  0.073   0.129    0.125  
  add_1801_23_g172297/CO  -      A->CO   R     HA_X1           2  0.033   0.047    0.172  
  FE_RC_1948_0/ZN         -      A1->ZN  F     NAND3_X2        1  0.015   0.020    0.192  
  add_1801_23_g1079/ZN    -      A1->ZN  R     NAND3_X2        2  0.011   0.020    0.212  
  add_1801_23_g1069/ZN    -      A->ZN   F     INV_X1          4  0.014   0.020    0.232  
  FE_RC_2835_0/ZN         -      A->ZN   R     INV_X2          1  0.011   0.018    0.250  
  FE_RC_2834_0/ZN         -      A1->ZN  F     NAND2_X4        2  0.010   0.013    0.263  
  FE_RC_2833_0/ZN         -      A1->ZN  R     NAND2_X2        1  0.007   0.012    0.275  
  FE_RC_2832_0/ZN         -      A1->ZN  F     NAND2_X1        1  0.008   0.012    0.287  
  FE_RC_2831_0/ZN         -      A1->ZN  R     NAND2_X1        1  0.007   0.018    0.305  
  g186128/ZN              -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.322  
  FE_RC_1994_0/ZN         -      A1->ZN  R     NAND3_X1        1  0.009   0.015    0.337  
  reg_out_reg[7]/D        -      D       R     DFF_X1          1  0.011   0.000    0.337  
#---------------------------------------------------------------------------------------
Path 604: VIOLATED (-0.269 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.075
      Required Time:=    0.104
       Launch Clock:=    0.022
          Data Path:+    0.351
              Slack:=   -0.269

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.316  
  g158408/ZN              -      A1->ZN  R     NAND2_X2        2  0.017   0.030    0.346  
  g156966/ZN              -      A1->ZN  F     NAND2_X4        4  0.020   0.027    0.373  
  cpuregs_reg[11][29]/D   -      D       F     SDFFR_X1        4  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 605: VIOLATED (-0.269 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.075
      Required Time:=    0.104
       Launch Clock:=    0.022
          Data Path:+    0.351
              Slack:=   -0.269

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.316  
  g158408/ZN              -      A1->ZN  R     NAND2_X2        2  0.017   0.030    0.346  
  g156966/ZN              -      A1->ZN  F     NAND2_X4        4  0.020   0.027    0.373  
  cpuregs_reg[3][29]/D    -      D       F     SDFFR_X1        4  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 606: VIOLATED (-0.269 ns) Setup Check with Pin reg_out_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) reg_out_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.340
              Slack:=   -0.269

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[0]/QN              -      CK->QN  R     DFF_X1          1  0.073   0.086    0.081  
  FE_OFC134_n_8353/Z             -      A->Z    R     BUF_X4          8  0.014   0.036    0.117  
  FE_OCPC1481_FE_OFN91_n_8353/Z  -      A->Z    R     BUF_X4          3  0.018   0.027    0.145  
  FE_OFC136_n_8353/ZN            -      A->ZN   F     INV_X4          7  0.010   0.014    0.158  
  g78300__161416/ZN              -      A1->ZN  R     NOR2_X1         1  0.008   0.023    0.181  
  g78155__169684/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.201  
  g77931__1474/ZN                -      A2->ZN  R     NAND2_X2        2  0.010   0.019    0.220  
  FE_OCPC1713_mem_la_wstrb_0/Z   -      A->Z    R     BUF_X1          2  0.011   0.036    0.256  
  g77878__185414/ZN              -      A1->ZN  F     NAND2_X2        5  0.019   0.025    0.281  
  g158104/ZN                     -      A1->ZN  R     NOR2_X1         1  0.015   0.026    0.308  
  g157871/ZN                     -      A1->ZN  F     NOR2_X1         1  0.016   0.011    0.318  
  g153163/ZN                     -      A3->ZN  R     NAND3_X1        1  0.007   0.018    0.336  
  reg_out_reg[5]/D               -      D       R     DFF_X1          1  0.011   0.000    0.336  
#----------------------------------------------------------------------------------------------
Path 607: VIOLATED (-0.269 ns) Setup Check with Pin cpuregs_reg[7][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.005

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.269

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK        -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN        -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                 -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN             -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN            -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN            -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN     -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562/ZN                 -      A1->ZN  F     NAND3_X2        2  0.024   0.029    0.281  
  FE_OCPC1706_n_24312_dup/Z  -      A->Z    F     BUF_X4          7  0.016   0.032    0.313  
  g152436/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.326  
  g168015/ZN                 -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.343  
  cpuregs_reg[7][0]/D        -      D       F     DFF_X1          1  0.011   0.000    0.343  
#------------------------------------------------------------------------------------------
Path 608: VIOLATED (-0.269 ns) Setup Check with Pin count_instr_reg[62]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[62]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.143 (P)
            Arrival:=    0.125        0.025

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.025
          Data Path:+    0.341
              Slack:=   -0.269

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.298  
  inc_add_1559_34_g173526/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.018    0.315  
  FE_RC_2865_0/ZN             -      A2->ZN  R     NAND2_X2        1  0.010   0.015    0.331  
  FE_RC_2861_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.008   0.021    0.351  
  g156915/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.015    0.366  
  count_instr_reg[62]/D       -      D       R     DFF_X1          1  0.009   0.000    0.366  
#-------------------------------------------------------------------------------------------
Path 609: VIOLATED (-0.269 ns) Setup Check with Pin cpuregs_reg[12][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.269

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN                  -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                       -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                       -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                       -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                       -      A->ZN   R     INV_X16        16  0.014   0.023    0.251  
  g169605/ZN                       -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.269  
  FE_OFC71_n_20045/ZN              -      A->ZN   R     INV_X8          2  0.010   0.022    0.291  
  FE_OCPC1260_FE_OFN10_n_20045/ZN  -      A->ZN   F     INV_X8         24  0.015   0.019    0.311  
  g151977/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.326  
  g151529/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.344  
  cpuregs_reg[12][2]/D             -      D       F     DFF_X1          1  0.009   0.000    0.344  
#------------------------------------------------------------------------------------------------
Path 610: VIOLATED (-0.268 ns) Setup Check with Pin count_instr_reg[59]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[59]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.143 (P)
            Arrival:=    0.125        0.025

              Setup:-    0.028
      Required Time:=    0.097
       Launch Clock:=    0.025
          Data Path:+    0.340
              Slack:=   -0.268

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.030    0.297  
  inc_add_1559_34_g173528/ZN  -      A1->ZN  F     NAND2_X2        2  0.018   0.016    0.313  
  FE_RC_2858_0/ZN             -      A2->ZN  R     NAND2_X1        1  0.009   0.017    0.330  
  FE_RC_2854_0/ZN             -      A2->ZN  F     NAND3_X1        1  0.010   0.021    0.351  
  g156911/ZN                  -      A1->ZN  R     NAND2_X1        1  0.011   0.014    0.365  
  count_instr_reg[59]/D       -      D       R     DFF_X1          1  0.009   0.000    0.365  
#-------------------------------------------------------------------------------------------
Path 611: VIOLATED (-0.268 ns) Setup Check with Pin is_alu_reg_reg_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_reg_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.346
              Slack:=   -0.268

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g154752/ZN            -      A3->ZN  F     NAND3_X2        3  0.028   0.038    0.266  
  g183138/ZN            -      A->ZN   R     INV_X1          1  0.022   0.015    0.281  
  g178707/ZN            -      A1->ZN  R     AND2_X1         1  0.008   0.030    0.311  
  g178706/ZN            -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.323  
  g153053/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.336  
  is_alu_reg_reg_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.336  
#-------------------------------------------------------------------------------------
Path 612: VIOLATED (-0.268 ns) Setup Check with Pin instr_auipc_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_auipc_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.349
              Slack:=   -0.268

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g156955/ZN            -      A1->ZN  R     AND2_X2         1  0.028   0.040    0.268  
  g154760/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.285  
  g153907/ZN            -      A1->ZN  R     NOR2_X1         1  0.011   0.025    0.310  
  g153354/ZN            -      A2->ZN  F     NAND2_X1        1  0.016   0.015    0.326  
  g153044/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.339  
  instr_auipc_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.339  
#-------------------------------------------------------------------------------------
Path 613: VIOLATED (-0.268 ns) Setup Check with Pin is_beq_bne_blt_bge_bltu_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_beq_bne_blt_bge_bltu_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.344
              Slack:=   -0.268

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                     -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                          -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z                 -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN                -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN                          -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g154752/ZN                          -      A3->ZN  F     NAND3_X2        3  0.028   0.038    0.266  
  g183138_dup/ZN                      -      A->ZN   R     INV_X1          2  0.022   0.023    0.289  
  g175514/ZN                          -      A1->ZN  F     NAND3_X1        1  0.012   0.018    0.307  
  FE_RC_1993_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.334  
  is_beq_bne_blt_bge_bltu_bgeu_reg/D  -      D       R     DFF_X1          1  0.017   0.000    0.334  
#---------------------------------------------------------------------------------------------------
Path 614: VIOLATED (-0.268 ns) Setup Check with Pin cpuregs_reg[19][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.177        0.022

              Setup:-    0.026
      Required Time:=    0.151
       Launch Clock:=    0.022
          Data Path:+    0.397
              Slack:=   -0.268

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.402  
  g150594__180169/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.419  
  cpuregs_reg[19][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 615: VIOLATED (-0.268 ns) Setup Check with Pin cpuregs_reg[2][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.268

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.018    0.311  
  g152013/ZN              -      A1->ZN  R     NAND2_X2        1  0.017   0.016    0.327  
  g168018/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.344  
  cpuregs_reg[2][0]/D     -      D       F     DFF_X1          1  0.011   0.000    0.344  
#---------------------------------------------------------------------------------------
Path 616: VIOLATED (-0.268 ns) Setup Check with Pin cpuregs_reg[15][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.268

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.390  
  g151137/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.416  
  cpuregs_reg[15][25]/D   -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 617: VIOLATED (-0.267 ns) Setup Check with Pin reg_out_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) reg_out_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.025
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.343
              Slack:=   -0.267

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  reg_op1_reg[1]/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[1]/Q              -      CK->Q   R     DFF_X1          3  0.073   0.124    0.119  
  FE_OCPC1525_n_10367/Z         -      A->Z    R     BUF_X1          4  0.028   0.050    0.169  
  FE_RC_1408_0/ZN               -      B1->ZN  F     OAI21_X2        3  0.027   0.020    0.189  
  g78029/ZN                     -      A->ZN   R     INV_X1          1  0.012   0.018    0.207  
  g77931__1474/ZN               -      A1->ZN  F     NAND2_X2        2  0.010   0.015    0.222  
  FE_OCPC1713_mem_la_wstrb_0/Z  -      A->Z    F     BUF_X1          2  0.008   0.035    0.256  
  g77878__185414/ZN             -      A1->ZN  R     NAND2_X2        5  0.010   0.026    0.283  
  FE_RC_1836_0/ZN               -      A2->ZN  F     NOR2_X2         1  0.021   0.011    0.294  
  FE_RC_1835_0/ZN               -      A1->ZN  R     NOR2_X1         1  0.007   0.024    0.318  
  g153408/ZN                    -      A2->ZN  F     NAND3_X1        1  0.017   0.021    0.339  
  reg_out_reg[4]/D              -      D       F     DFF_X1          1  0.011   0.000    0.339  
#---------------------------------------------------------------------------------------------
Path 618: VIOLATED (-0.267 ns) Setup Check with Pin cpu_state_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.003

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.003
          Data Path:+    0.338
              Slack:=   -0.267

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN    -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN  -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN  -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_RC_1803_0/ZN        -      A1->ZN  F     NAND2_X2        1  0.015   0.012    0.143  
  FE_RC_2845_0/ZN        -      A->ZN   R     INV_X1          1  0.007   0.012    0.155  
  FE_RC_2844_0/ZN        -      A1->ZN  F     NAND2_X1        1  0.007   0.015    0.170  
  FE_RC_2821_0/ZN        -      A->ZN   R     AOI21_X2        1  0.009   0.042    0.213  
  FE_RC_453_0/ZN         -      A2->ZN  F     NAND3_X2        1  0.024   0.024    0.237  
  FE_RC_454_0/ZN         -      A->ZN   R     INV_X2          1  0.012   0.018    0.255  
  g169593/ZN             -      A1->ZN  F     NAND2_X4        2  0.010   0.016    0.271  
  g153022/ZN             -      A1->ZN  R     NOR2_X4         6  0.009   0.031    0.302  
  g186117/ZN             -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.318  
  g150568__186116/ZN     -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.334  
  cpu_state_reg[3]/D     -      D       R     DFF_X1          1  0.009   0.000    0.334  
#--------------------------------------------------------------------------------------
Path 619: VIOLATED (-0.267 ns) Setup Check with Pin cpuregs_reg[10][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.005

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  g185170/ZN              -      A1->ZN  F     NAND2_X4        3  0.017   0.022    0.275  
  FE_OCPC2170_n_36621/ZN  -      A->ZN   R     INV_X8          3  0.012   0.020    0.296  
  FE_OCPC2171_n_36621/ZN  -      A->ZN   F     INV_X8         18  0.012   0.014    0.310  
  g185183/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.324  
  g185182/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.341  
  cpuregs_reg[10][0]/D    -      D       F     DFF_X1          1  0.011   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 620: VIOLATED (-0.267 ns) Setup Check with Pin cpuregs_reg[29][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.404  
  g151379/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[29][28]/D   -      D       F     DFF_X1          1  0.013   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 621: VIOLATED (-0.267 ns) Setup Check with Pin cpuregs_reg[23][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.027
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g150771/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[23][28]/D   -      D       F     DFF_X1          1  0.015   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 622: VIOLATED (-0.267 ns) Setup Check with Pin cpuregs_reg[17][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.418
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g151199/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.421  
  cpuregs_reg[17][28]/D   -      D       F     DFF_X1          1  0.014   0.000    0.421  
#---------------------------------------------------------------------------------------
Path 623: VIOLATED (-0.267 ns) Setup Check with Pin cpuregs_reg[8][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.023    0.390  
  g150990/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.416  
  cpuregs_reg[8][25]/D    -      D       R     DFF_X1          1  0.017   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 624: VIOLATED (-0.267 ns) Setup Check with Pin mem_instr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_instr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.024
      Required Time:=    0.066
       Launch Clock:=   -0.006
          Data Path:+    0.338
              Slack:=   -0.267

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  FE_OCPC2122_n_31275/ZN  -      A->ZN   F     INV_X2          3  0.015   0.011    0.300  
  g154575/ZN              -      A1->ZN  R     NAND3_X1        1  0.006   0.019    0.319  
  g154436/ZN              -      A1->ZN  F     NAND2_X1        1  0.015   0.014    0.333  
  mem_instr_reg/D         -      D       F     DFF_X1          1  0.007   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 625: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[7][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.028
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.403  
  g150860/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[7][28]/D    -      D       F     DFF_X1          1  0.018   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 626: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[30][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.404  
  g151409/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[30][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 627: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[20][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.309  
  g158411/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.337  
  g157545/ZN              -      A1->ZN  R     NAND2_X4        3  0.018   0.030    0.367  
  FE_DBTC29_n_1903/ZN     -      A->ZN   F     INV_X8         28  0.020   0.021    0.388  
  g150635__183981/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.415  
  cpuregs_reg[20][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 628: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[28][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.404  
  g151349/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[28][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 629: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[22][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g150724__5266/ZN        -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[22][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 630: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[17][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.177        0.022

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.402  
  g180157/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.418  
  cpuregs_reg[17][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 631: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[18][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.177        0.022

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.402  
  g180160/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[18][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 632: VIOLATED (-0.266 ns) Setup Check with Pin instr_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.347
              Slack:=   -0.266

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g156955/ZN            -      A1->ZN  R     AND2_X2         1  0.028   0.040    0.268  
  g154760/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.285  
  g154109/ZN            -      A1->ZN  R     NOR2_X4         3  0.011   0.023    0.308  
  g153463/ZN            -      A1->ZN  F     NAND2_X1        1  0.014   0.014    0.322  
  g177424/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.336  
  instr_jal_reg/D       -      D       R     DFF_X1          1  0.009   0.000    0.336  
#-------------------------------------------------------------------------------------
Path 633: VIOLATED (-0.266 ns) Setup Check with Pin cpuregs_reg[16][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.266

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g151169/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[16][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 634: VIOLATED (-0.265 ns) Setup Check with Pin is_sb_sh_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sb_sh_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.342
              Slack:=   -0.265

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g154752/ZN            -      A3->ZN  F     NAND3_X2        3  0.028   0.038    0.266  
  g183138_dup/ZN        -      A->ZN   R     INV_X1          2  0.022   0.023    0.289  
  g183137/ZN            -      A1->ZN  F     NAND2_X1        1  0.012   0.014    0.303  
  g178704/ZN            -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.331  
  is_sb_sh_sw_reg/D     -      D       R     DFF_X1          1  0.016   0.000    0.331  
#-------------------------------------------------------------------------------------
Path 635: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[22][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.401  
  g150723__180146/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.418  
  cpuregs_reg[22][27]/D   -      D       F     DFF_X1          1  0.012   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 636: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[10][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.309  
  g158411/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.337  
  g157545/ZN              -      A1->ZN  R     NAND2_X4        3  0.018   0.030    0.367  
  FE_DBTC29_n_1903/ZN     -      A->ZN   F     INV_X8         28  0.020   0.021    0.388  
  g185184/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.415  
  cpuregs_reg[10][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 637: VIOLATED (-0.265 ns) Setup Check with Pin is_lb_lh_lw_lbu_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lb_lh_lw_lbu_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.342
              Slack:=   -0.265

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  mem_valid_reg/CK           -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q            -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                 -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z        -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN       -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN                 -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g154752/ZN                 -      A3->ZN  F     NAND3_X2        3  0.028   0.038    0.266  
  g175442/ZN                 -      A2->ZN  R     NOR2_X2         2  0.022   0.034    0.300  
  g154138/ZN                 -      A->ZN   F     INV_X1          1  0.017   0.009    0.308  
  g153052/ZN                 -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.331  
  is_lb_lh_lw_lbu_lhu_reg/D  -      D       R     DFF_X1          1  0.016   0.000    0.331  
#------------------------------------------------------------------------------------------
Path 638: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[21][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.309  
  g158411/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.337  
  g157545/ZN              -      A1->ZN  R     NAND2_X4        3  0.018   0.030    0.367  
  FE_DBTC29_n_1903/ZN     -      A->ZN   F     INV_X8         28  0.020   0.021    0.388  
  g150681__1474/ZN        -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.415  
  cpuregs_reg[21][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 639: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[6][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.102       -0.005

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g5/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.025    0.280  
  FE_OCPC2205_n_35171/ZN  -      A->ZN   R     INV_X16         5  0.014   0.019    0.299  
  FE_OCPC2206_n_35171/ZN  -      A->ZN   F     INV_X4          5  0.012   0.012    0.311  
  g152405/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.324  
  FE_RC_2007_0/ZN         -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.341  
  cpuregs_reg[6][1]/D     -      D       F     DFF_X1          1  0.011   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 640: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[25][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.404  
  g151290/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.420  
  cpuregs_reg[25][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 641: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[1][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g173634/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.421  
  cpuregs_reg[1][28]/D    -      D       F     DFF_X1          1  0.010   0.000    0.421  
#---------------------------------------------------------------------------------------
Path 642: VIOLATED (-0.265 ns) Setup Check with Pin mem_wstrb_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.088       -0.006

              Setup:-    0.029
      Required Time:=    0.060
       Launch Clock:=   -0.006
          Data Path:+    0.330
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.027    0.294  
  g179673/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.309  
  g154416/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.324  
  mem_wstrb_reg[3]/D      -      D       R     DFF_X1          1  0.009   0.000    0.324  
#---------------------------------------------------------------------------------------
Path 643: VIOLATED (-0.265 ns) Setup Check with Pin mem_wstrb_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.029
      Required Time:=    0.060
       Launch Clock:=   -0.006
          Data Path:+    0.330
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.027    0.294  
  g180183/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.309  
  g154414/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.325  
  mem_wstrb_reg[1]/D      -      D       R     DFF_X1          1  0.009   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 644: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[23][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.027
      Required Time:=    0.152
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.401  
  g180153/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[23][27]/D   -      D       F     DFF_X1          1  0.015   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 645: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[5][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g150772/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[5][28]/D    -      D       F     DFF_X1          1  0.011   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 646: VIOLATED (-0.265 ns) Setup Check with Pin instr_lui_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lui_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.099       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.346
              Slack:=   -0.265

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  g156955/ZN            -      A1->ZN  R     AND2_X2         1  0.028   0.040    0.268  
  g154760/ZN            -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.285  
  g154109/ZN            -      A1->ZN  R     NOR2_X4         3  0.011   0.023    0.308  
  g153185/ZN            -      A2->ZN  F     NAND2_X1        1  0.014   0.015    0.323  
  g153054/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.335  
  instr_lui_reg/D       -      D       R     DFF_X1          1  0.009   0.000    0.335  
#-------------------------------------------------------------------------------------
Path 647: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[19][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.403  
  g150595__176727/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[19][28]/D   -      D       F     DFF_X1          1  0.012   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 648: VIOLATED (-0.265 ns) Setup Check with Pin cpuregs_reg[8][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.265

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g150993/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[8][28]/D    -      D       F     DFF_X1          1  0.010   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 649: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.075
      Required Time:=    0.106
       Launch Clock:=    0.003
          Data Path:+    0.367
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  cpuregs_reg[11][28]/D   -      D       F     SDFFR_X1        3  0.016   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 650: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.075
      Required Time:=    0.106
       Launch Clock:=    0.003
          Data Path:+    0.367
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  cpuregs_reg[9][28]/D    -      D       F     SDFFR_X1        3  0.016   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 651: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[16][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.401  
  g180161/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.418  
  cpuregs_reg[16][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 652: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[31][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.032    0.403  
  g151439/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[31][28]/D   -      D       F     DFF_X1          1  0.013   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 653: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[15][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g151139/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[15][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 654: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[6][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.417
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.034    0.404  
  g150808/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[6][28]/D    -      D       F     DFF_X1          1  0.009   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 655: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[2][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.021    0.388  
  g151020/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[2][25]/D    -      D       R     DFF_X1          1  0.017   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 656: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[15][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.401  
  g180154/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.418  
  cpuregs_reg[15][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 657: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[1][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.037    0.317  
  g158457/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.338  
  g157539/ZN              -      A1->ZN  R     NAND2_X4        4  0.013   0.028    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   F     INV_X8         28  0.019   0.021    0.388  
  g173640/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.414  
  cpuregs_reg[1][25]/D    -      D       R     DFF_X1          1  0.016   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 658: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.073
      Required Time:=    0.104
       Launch Clock:=    0.022
          Data Path:+    0.346
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  cpuregs_reg[11][27]/D   -      D       F     SDFFR_X1        4  0.013   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 659: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[24][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.403  
  g151259/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[24][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 660: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[14][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.026
      Required Time:=    0.152
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.031    0.400  
  g180144/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[14][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 661: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[18][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.403  
  g151229/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[18][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 662: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[20][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.401  
  g150634__180479/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.418  
  cpuregs_reg[20][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.418  
#---------------------------------------------------------------------------------------
Path 663: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[27][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.309  
  g158411/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.337  
  g157545/ZN              -      A1->ZN  R     NAND2_X4        3  0.018   0.030    0.367  
  FE_DBTC29_n_1903/ZN     -      A->ZN   F     INV_X8         28  0.020   0.020    0.387  
  g150861/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.414  
  cpuregs_reg[27][28]/D   -      D       R     DFF_X1          1  0.018   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 664: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[8][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.396
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.033    0.401  
  g180163/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[8][27]/D    -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 665: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[5][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180148/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[5][27]/D    -      D       F     DFF_X1          1  0.011   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 666: VIOLATED (-0.264 ns) Setup Check with Pin mem_wstrb_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wstrb_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.029
      Required Time:=    0.060
       Launch Clock:=   -0.006
          Data Path:+    0.329
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.027    0.294  
  g179674/ZN              -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.308  
  g154413/ZN              -      A2->ZN  R     NAND2_X1        1  0.008   0.015    0.324  
  mem_wstrb_reg[0]/D      -      D       R     DFF_X1          1  0.009   0.000    0.324  
#---------------------------------------------------------------------------------------
Path 667: VIOLATED (-0.264 ns) Setup Check with Pin cpuregs_reg[14][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.264

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.032    0.403  
  g151109/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[14][28]/D   -      D       F     DFF_X1          1  0.011   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 668: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[28][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.336
              Slack:=   -0.263

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.030    0.231  
  g175337/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183547/ZN                   -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.279  
  g183549/ZN                   -      A->ZN   F     INV_X8         30  0.015   0.027    0.306  
  g151324/ZN                   -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.333  
  cpuregs_reg[28][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.333  
#--------------------------------------------------------------------------------------------
Path 669: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.073
      Required Time:=    0.104
       Launch Clock:=    0.022
          Data Path:+    0.346
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.368  
  cpuregs_reg[3][27]/D    -      D       F     SDFFR_X1        4  0.013   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 670: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[7][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180151/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[7][27]/D    -      D       F     DFF_X1          1  0.010   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 671: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[30][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180165/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[30][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 672: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[12][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.415
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.032    0.402  
  g151469/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.419  
  cpuregs_reg[12][28]/D   -      D       F     DFF_X1          1  0.010   0.000    0.419  
#---------------------------------------------------------------------------------------
Path 673: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[26][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.416
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.033    0.404  
  g151320/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.420  
  cpuregs_reg[26][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.420  
#---------------------------------------------------------------------------------------
Path 674: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[6][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180166/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[6][27]/D    -      D       F     DFF_X1          1  0.010   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 675: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[2][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180162/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[2][27]/D    -      D       F     DFF_X1          1  0.012   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 676: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[1][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.401  
  g180143/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[1][27]/D    -      D       F     DFF_X1          1  0.009   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 677: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[12][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180155/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[12][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 678: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.073
      Required Time:=    0.105
       Launch Clock:=    0.022
          Data Path:+    0.346
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.022    0.367  
  cpuregs_reg[9][27]/D    -      D       F     SDFFR_X1        4  0.013   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 679: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[23][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.027
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.037    0.398  
  g185559/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.415  
  cpuregs_reg[23][30]/D   -      D       F     DFF_X1          1  0.015   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 680: VIOLATED (-0.263 ns) Setup Check with Pin cpuregs_reg[2][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.005

              Setup:-    0.025
      Required Time:=    0.077
       Launch Clock:=   -0.005
          Data Path:+    0.344
              Slack:=   -0.263

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.015    0.307  
  g152014/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.015    0.323  
  g150997/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.339  
  cpuregs_reg[2][1]/D     -      D       F     DFF_X1          1  0.010   0.000    0.339  
#---------------------------------------------------------------------------------------
Path 681: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[21][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g150680__180140/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[21][27]/D   -      D       F     DFF_X1          1  0.011   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 682: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[25][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180158/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[25][27]/D   -      D       F     DFF_X1          1  0.012   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 683: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[31][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180149/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[31][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 684: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[22][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.037    0.398  
  g150728__185557/ZN      -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.415  
  cpuregs_reg[22][30]/D   -      D       F     DFF_X1          1  0.012   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 685: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[29][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180152/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[29][27]/D   -      D       F     DFF_X1          1  0.013   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 686: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[13][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.178        0.022

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.031    0.400  
  g180150/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[13][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 687: VIOLATED (-0.262 ns) Setup Check with Pin cpuregs_reg[2][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.413
              Slack:=   -0.262

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.030    0.400  
  g151023/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.416  
  cpuregs_reg[2][28]/D    -      D       F     DFF_X1          1  0.013   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 688: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.022
          Data Path:+    0.344
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.366  
  cpuregs_reg[9][25]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 689: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[26][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180142/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[26][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 690: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[24][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180164/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[24][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 691: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[20][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.037    0.398  
  g150638__185554/ZN      -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.415  
  cpuregs_reg[20][30]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 692: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[4][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g150678__180167/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[4][27]/D    -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 693: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.022
          Data Path:+    0.344
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.366  
  cpuregs_reg[3][25]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 694: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[31][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185560/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.415  
  cpuregs_reg[31][30]/D   -      D       F     DFF_X1          1  0.013   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 695: VIOLATED (-0.261 ns) Setup Check with Pin mem_state_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_state_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.112 (P)
            Arrival:=    0.088       -0.006

              Setup:-    0.023
      Required Time:=    0.065
       Launch Clock:=   -0.006
          Data Path:+    0.332
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179/ZN              -      A1->ZN  F     NAND2_X4        1  0.012   0.016    0.265  
  FE_OCPC2120_n_31275/ZN  -      A->ZN   R     INV_X8         19  0.011   0.024    0.289  
  FE_OCPC2122_n_31275/ZN  -      A->ZN   F     INV_X2          3  0.015   0.011    0.300  
  g156951/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.313  
  g153330/ZN              -      A2->ZN  F     NAND2_X1        1  0.009   0.013    0.326  
  mem_state_reg[0]/D      -      D       F     DFF_X1          1  0.007   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 696: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[27][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180159/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[27][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 697: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[23][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.033    0.398  
  FE_RC_1434_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[23][31]/D   -      D       F     DFF_X1          1  0.014   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 698: VIOLATED (-0.261 ns) Setup Check with Pin is_alu_reg_imm_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_alu_reg_imm_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.339
              Slack:=   -0.261

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN  -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g157884/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.018    0.208  
  g157528/ZN            -      A->ZN   F     OAI21_X2        3  0.013   0.034    0.241  
  g175443/ZN            -      A2->ZN  R     NOR2_X4         3  0.021   0.030    0.271  
  g175447/ZN            -      A1->ZN  R     AND2_X1         1  0.013   0.033    0.304  
  g175446/ZN            -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.316  
  g175445/ZN            -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.329  
  is_alu_reg_imm_reg/D  -      D       R     DFF_X1          1  0.009   0.000    0.329  
#-------------------------------------------------------------------------------------
Path 699: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.074
      Required Time:=    0.106
       Launch Clock:=    0.022
          Data Path:+    0.345
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  cpuregs_reg[11][25]/D   -      D       F     SDFFR_X1        4  0.014   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 700: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[19][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g150597__185541/ZN      -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.414  
  cpuregs_reg[19][30]/D   -      D       F     DFF_X1          1  0.012   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 701: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[10][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.031    0.400  
  g185228/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.416  
  cpuregs_reg[10][27]/D   -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 702: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[31][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.398  
  g169516/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.415  
  cpuregs_reg[31][31]/D   -      D       F     DFF_X1          1  0.013   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 703: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[28][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185540/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.414  
  cpuregs_reg[28][30]/D   -      D       F     DFF_X1          1  0.012   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 704: VIOLATED (-0.261 ns) Setup Check with Pin cpuregs_reg[13][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.414
              Slack:=   -0.261

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.031    0.401  
  g151079/ZN              -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.417  
  cpuregs_reg[13][28]/D   -      D       F     DFF_X1          1  0.009   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 705: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[10][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.394
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   R     INV_X8         28  0.014   0.034    0.401  
  g185198/ZN              -      B1->ZN  F     OAI21_X2        1  0.024   0.015    0.416  
  cpuregs_reg[10][25]/D   -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 706: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[30][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.398  
  g169507/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[30][31]/D   -      D       F     DFF_X1          1  0.012   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 707: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[29][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.033    0.398  
  g169522/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[29][31]/D   -      D       F     DFF_X1          1  0.013   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 708: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[1][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.102       -0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.335
              Slack:=   -0.260

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.030    0.231  
  g175337/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183547/ZN                   -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.279  
  g183549/ZN                   -      A->ZN   F     INV_X8         30  0.015   0.021    0.300  
  g173630/ZN                   -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.332  
  cpuregs_reg[1][1]/D          -      D       R     DFF_X1          1  0.016   0.000    0.332  
#--------------------------------------------------------------------------------------------
Path 709: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[28][27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.022
          Data Path:+    0.395
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168709/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.027    0.264  
  add_1312_30_g7030/ZN    -      A1->ZN  F     NAND2_X1        2  0.017   0.022    0.286  
  FE_RC_395_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.012   0.020    0.307  
  FE_RC_1954_0/ZN         -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.327  
  g158125/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.346  
  g180139/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.023    0.368  
  FE_DBTC4_n_31235/ZN     -      A->ZN   R     INV_X8         28  0.013   0.032    0.400  
  g180147/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.417  
  cpuregs_reg[28][27]/D   -      D       F     DFF_X1          1  0.010   0.000    0.417  
#---------------------------------------------------------------------------------------
Path 710: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[25][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.399  
  g169500/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.415  
  cpuregs_reg[25][31]/D   -      D       F     DFF_X1          1  0.012   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 711: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[16][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.382  
  g175082/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.409  
  cpuregs_reg[16][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 712: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[22][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.033    0.398  
  g150730__169512/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[22][31]/D   -      D       F     DFF_X1          1  0.012   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 713: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[4][28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.413
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7018/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.016    0.274  
  add_1312_30_g7000/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.314  
  g158411/ZN              -      A1->ZN  R     NAND2_X2        2  0.018   0.030    0.345  
  g157545/ZN              -      A1->ZN  F     NAND2_X4        3  0.020   0.026    0.370  
  FE_DBTC29_n_1903/ZN     -      A->ZN   R     INV_X8         28  0.016   0.030    0.400  
  g150685__1309/ZN        -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.416  
  cpuregs_reg[4][28]/D    -      D       F     DFF_X1          1  0.009   0.000    0.416  
#---------------------------------------------------------------------------------------
Path 714: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[25][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g175080/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.409  
  cpuregs_reg[25][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 715: VIOLATED (-0.260 ns) Setup Check with Pin cpuregs_reg[28][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.260

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.033    0.398  
  g169513/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[28][31]/D   -      D       F     DFF_X1          1  0.012   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 716: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[29][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.410
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185552/ZN              -      B1->ZN  F     OAI21_X2        1  0.024   0.015    0.413  
  cpuregs_reg[29][30]/D   -      D       F     DFF_X1          1  0.012   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 717: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[23][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.382  
  g175099/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[23][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 718: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[19][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.382  
  g150587__176691/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[19][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 719: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[17][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g175083/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.409  
  cpuregs_reg[17][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 720: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[21][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g150669__175095/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.408  
  cpuregs_reg[21][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 721: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[27][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.399  
  g169501/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[27][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 722: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[24][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185539/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.415  
  cpuregs_reg[24][30]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 723: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[18][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.382  
  g175072/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[18][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 724: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[24][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g175090/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[24][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 725: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[26][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.398  
  g169514/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[26][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 726: VIOLATED (-0.259 ns) Setup Check with Pin decoded_imm_j_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.024
      Required Time:=    0.073
       Launch Clock:=   -0.011
          Data Path:+    0.343
              Slack:=   -0.259

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.015    0.286  
  g167920/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.026    0.311  
  g177763/ZN                         -      A->ZN   F     OAI21_X1        1  0.022   0.021    0.332  
  decoded_imm_j_reg[7]/D             -      D       F     DFF_X1          1  0.009   0.000    0.332  
#--------------------------------------------------------------------------------------------------
Path 727: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[27][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g175079/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[27][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 728: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[22][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.382  
  g150713__175070/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.408  
  cpuregs_reg[22][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 729: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[24][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.399  
  g169505/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[24][31]/D   -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 730: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[18][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185542/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.414  
  cpuregs_reg[18][30]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 731: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[4][25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.022
          Data Path:+    0.392
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168706/ZN  -      A1->ZN  R     NOR2_X1         1  0.014   0.026    0.263  
  add_1312_30_g7023/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.017    0.280  
  add_1312_30_g6990/ZN    -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.321  
  g158457/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.343  
  g157539/ZN              -      A1->ZN  F     NAND2_X4        4  0.014   0.024    0.367  
  FE_DBTC28_n_1910/ZN     -      A->ZN   R     INV_X8         28  0.014   0.032    0.399  
  g150674__1840/ZN        -      B1->ZN  F     OAI21_X2        1  0.024   0.015    0.414  
  cpuregs_reg[4][25]/D    -      D       F     DFF_X1          1  0.009   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 732: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.074
      Required Time:=    0.104
       Launch Clock:=    0.003
          Data Path:+    0.360
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.313  
  g158422/ZN              -      A1->ZN  R     NAND2_X2        2  0.012   0.024    0.338  
  FE_RC_2792_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.025    0.363  
  cpuregs_reg[3][21]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 733: VIOLATED (-0.259 ns) Setup Check with Pin cpuregs_reg[14][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.192 (P)    0.121 (P)
            Arrival:=    0.175        0.003

              Setup:-    0.030
      Required Time:=    0.145
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.259

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g182670/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.403  
  cpuregs_reg[14][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 734: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[26][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185558/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.415  
  cpuregs_reg[26][30]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 735: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[1][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.381  
  g175088/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[1][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 736: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[8][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.381  
  g175089/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.407  
  cpuregs_reg[8][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 737: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[28][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.003

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.003
          Data Path:+    0.331
              Slack:=   -0.258

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  FE_OCPC1459_latched_store/Z  -      A->Z    F     BUF_X1          2  0.019   0.037    0.127  
  FE_OCPC2494_latched_store/Z  -      A->Z    F     BUF_X1          1  0.008   0.030    0.157  
  FE_RC_1644_0/ZN              -      A2->ZN  R     NAND2_X2        1  0.007   0.027    0.184  
  FE_OFC393_n_17254/ZN         -      A->ZN   F     INV_X8         12  0.019   0.014    0.197  
  g177920/ZN                   -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.214  
  g171647/ZN                   -      A1->ZN  F     NAND3_X1        2  0.009   0.035    0.249  
  g156965_dup171645/ZN         -      A2->ZN  F     AND2_X4        15  0.025   0.052    0.301  
  g168029/ZN                   -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.328  
  cpuregs_reg[28][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.328  
#--------------------------------------------------------------------------------------------
Path 738: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[30][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.409
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185549/ZN              -      B1->ZN  F     OAI21_X2        1  0.024   0.014    0.413  
  cpuregs_reg[30][30]/D   -      D       F     DFF_X1          1  0.011   0.000    0.413  
#---------------------------------------------------------------------------------------
Path 739: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[27][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.035    0.397  
  g185546/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.017    0.414  
  cpuregs_reg[27][30]/D   -      D       F     DFF_X1          1  0.010   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 740: VIOLATED (-0.258 ns) Setup Check with Pin count_cycle_reg[56]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[56]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.022
          Data Path:+    0.328
              Slack:=   -0.258

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.026    0.300  
  inc_add_1428_40_g169270/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.016    0.316  
  FE_RC_1751_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.009   0.033    0.350  
  count_cycle_reg[56]/D       -      D       R     DFF_X1          1  0.020   0.000    0.350  
#-------------------------------------------------------------------------------------------
Path 741: VIOLATED (-0.258 ns) Setup Check with Pin cpuregs_reg[21][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.022
          Data Path:+    0.386
              Slack:=   -0.258

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150682__4547/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.408  
  cpuregs_reg[21][29]/D   -      D       R     DFF_X1          1  0.018   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 742: VIOLATED (-0.257 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[14]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.112 (P)
            Arrival:=    0.102       -0.006

              Setup:-    0.084
      Required Time:=    0.017
       Launch Clock:=   -0.006
          Data Path:+    0.280
              Slack:=   -0.257

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK                -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN                -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN              -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z               -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g179744/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.036    0.161  
  FE_RC_1672_0/ZN                    -      A->ZN   F     INV_X2          3  0.026   0.020    0.181  
  FE_RC_1668_0/ZN                    -      A2->ZN  R     NAND3_X4        4  0.012   0.027    0.208  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   F     INV_X4          6  0.017   0.017    0.224  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    F     BUF_X4          1  0.009   0.027    0.252  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   R     INV_X8         15  0.007   0.023    0.274  
  decoded_imm_j_reg[14]/SE           -      SE      R     SDFF_X1        15  0.016   0.000    0.274  
#--------------------------------------------------------------------------------------------------
Path 743: VIOLATED (-0.257 ns) Setup Check with Pin decoded_imm_j_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.336
              Slack:=   -0.257

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN               -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN          -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN          -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN   -      A->ZN   R     INV_X4          6  0.016   0.028    0.243  
  FE_OCPC2383_n_29011/ZN   -      A->ZN   F     INV_X2          3  0.016   0.016    0.259  
  g184794/ZN               -      A1->ZN  R     NOR2_X4         2  0.009   0.025    0.284  
  g184797/ZN               -      A->ZN   F     INV_X4          4  0.017   0.016    0.299  
  g177768/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.325  
  decoded_imm_j_reg[15]/D  -      D       R     DFF_X1          1  0.018   0.000    0.325  
#----------------------------------------------------------------------------------------
Path 744: VIOLATED (-0.257 ns) Setup Check with Pin cpuregs_reg[16][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.139 (P)
            Arrival:=    0.180        0.022

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.022
          Data Path:+    0.385
              Slack:=   -0.257

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g151170/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.407  
  cpuregs_reg[16][29]/D   -      D       R     DFF_X1          1  0.017   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 745: VIOLATED (-0.257 ns) Setup Check with Pin cpuregs_reg[8][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.139 (P)
            Arrival:=    0.179        0.022

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.022
          Data Path:+    0.384
              Slack:=   -0.257

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150994/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.406  
  cpuregs_reg[8][29]/D    -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 746: VIOLATED (-0.257 ns) Setup Check with Pin decoded_imm_j_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.335
              Slack:=   -0.257

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN               -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN          -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN          -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN   -      A->ZN   R     INV_X4          6  0.016   0.028    0.243  
  FE_OCPC2383_n_29011/ZN   -      A->ZN   F     INV_X2          3  0.016   0.016    0.259  
  g184794/ZN               -      A1->ZN  R     NOR2_X4         2  0.009   0.025    0.284  
  g184797/ZN               -      A->ZN   F     INV_X4          4  0.017   0.016    0.299  
  g177766/ZN               -      B1->ZN  R     OAI21_X2        1  0.009   0.026    0.325  
  decoded_imm_j_reg[19]/D  -      D       R     DFF_X1          1  0.018   0.000    0.325  
#----------------------------------------------------------------------------------------
Path 747: VIOLATED (-0.257 ns) Setup Check with Pin cpuregs_reg[2][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.022
          Data Path:+    0.386
              Slack:=   -0.257

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g151024/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.407  
  cpuregs_reg[2][29]/D    -      D       R     DFF_X1          1  0.018   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 748: VIOLATED (-0.257 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.074
      Required Time:=    0.104
       Launch Clock:=    0.003
          Data Path:+    0.358
              Slack:=   -0.257

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.313  
  g158422/ZN              -      A1->ZN  R     NAND2_X2        2  0.012   0.024    0.338  
  FE_RC_2792_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.361  
  cpuregs_reg[9][21]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 749: VIOLATED (-0.257 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.112 (P)
            Arrival:=    0.102       -0.006

              Setup:-    0.084
      Required Time:=    0.017
       Launch Clock:=   -0.006
          Data Path:+    0.280
              Slack:=   -0.257

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK                -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN                -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN              -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z               -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g179744/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.036    0.161  
  FE_RC_1672_0/ZN                    -      A->ZN   F     INV_X2          3  0.026   0.020    0.181  
  FE_RC_1668_0/ZN                    -      A2->ZN  R     NAND3_X4        4  0.012   0.027    0.208  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   F     INV_X4          6  0.017   0.017    0.224  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    F     BUF_X4          1  0.009   0.027    0.252  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   R     INV_X8         15  0.007   0.022    0.274  
  decoded_imm_j_reg[13]/SE           -      SE      R     SDFF_X1        15  0.016   0.000    0.274  
#--------------------------------------------------------------------------------------------------
Path 750: VIOLATED (-0.257 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[12]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.112 (P)
            Arrival:=    0.103       -0.006

              Setup:-    0.084
      Required Time:=    0.018
       Launch Clock:=   -0.006
          Data Path:+    0.281
              Slack:=   -0.257

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK                -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN                -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN              -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z               -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g179744/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.036    0.161  
  FE_RC_1672_0/ZN                    -      A->ZN   F     INV_X2          3  0.026   0.020    0.181  
  FE_RC_1668_0/ZN                    -      A2->ZN  R     NAND3_X4        4  0.012   0.027    0.208  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   F     INV_X4          6  0.017   0.017    0.224  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    F     BUF_X4          1  0.009   0.027    0.252  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   R     INV_X8         15  0.007   0.023    0.275  
  decoded_imm_j_reg[12]/SE           -      SE      R     SDFF_X1        15  0.016   0.000    0.275  
#--------------------------------------------------------------------------------------------------
Path 751: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[26][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.029
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.022    0.383  
  g175091/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.023    0.406  
  cpuregs_reg[26][20]/D   -      D       R     DFF_X1          1  0.014   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 752: VIOLATED (-0.256 ns) Setup Check with Pin decoded_imm_j_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.026
      Required Time:=    0.077
       Launch Clock:=   -0.011
          Data Path:+    0.344
              Slack:=   -0.256

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.015    0.286  
  g167921/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.027    0.313  
  g177762/ZN                         -      A->ZN   F     OAI21_X1        1  0.023   0.021    0.334  
  decoded_imm_j_reg[6]/D             -      D       F     DFF_X1          1  0.013   0.000    0.334  
#--------------------------------------------------------------------------------------------------
Path 753: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[20][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.029    0.361  
  FE_OCPC1045_n_25831/ZN  -      A->ZN   F     INV_X4         14  0.021   0.021    0.382  
  g150623__180510/ZN      -      B1->ZN  R     OAI21_X2        1  0.012   0.024    0.406  
  cpuregs_reg[20][20]/D   -      D       R     DFF_X1          1  0.015   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 754: VIOLATED (-0.256 ns) Setup Check with Pin decoded_imm_j_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.031
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.337
              Slack:=   -0.256

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN               -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN          -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN          -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN   -      A->ZN   R     INV_X4          6  0.016   0.028    0.243  
  FE_OCPC2383_n_29011/ZN   -      A->ZN   F     INV_X2          3  0.016   0.016    0.259  
  g184794/ZN               -      A1->ZN  R     NOR2_X4         2  0.009   0.025    0.284  
  g184797/ZN               -      A->ZN   F     INV_X4          4  0.017   0.015    0.298  
  g185516/ZN               -      B1->ZN  R     OAI21_X1        1  0.009   0.028    0.327  
  decoded_imm_j_reg[11]/D  -      D       R     DFF_X1          1  0.020   0.000    0.327  
#----------------------------------------------------------------------------------------
Path 755: VIOLATED (-0.256 ns) Setup Check with Pin decoded_imm_j_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.104       -0.011

              Setup:-    0.025
      Required Time:=    0.078
       Launch Clock:=   -0.011
          Data Path:+    0.345
              Slack:=   -0.256

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.016    0.286  
  g167917/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.028    0.314  
  g177770/ZN                         -      A->ZN   F     OAI21_X1        1  0.023   0.021    0.334  
  decoded_imm_j_reg[10]/D            -      D       F     DFF_X1          1  0.012   0.000    0.334  
#--------------------------------------------------------------------------------------------------
Path 756: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[13][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.192 (P)    0.121 (P)
            Arrival:=    0.175        0.003

              Setup:-    0.030
      Required Time:=    0.145
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.379  
  g175097/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.023    0.401  
  cpuregs_reg[13][20]/D   -      D       R     DFF_X1          1  0.015   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 757: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.074
      Required Time:=    0.104
       Launch Clock:=    0.003
          Data Path:+    0.356
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.041    0.315  
  g158383/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.335  
  g175069/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.360  
  cpuregs_reg[3][20]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 758: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.003
          Data Path:+    0.358
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.040    0.313  
  g158422/ZN              -      A1->ZN  R     NAND2_X2        2  0.012   0.024    0.338  
  FE_RC_2792_0/ZN         -      A1->ZN  F     NAND2_X4        4  0.018   0.023    0.361  
  cpuregs_reg[11][21]/D   -      D       F     SDFFR_X1        4  0.014   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 759: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.076
      Required Time:=    0.102
       Launch Clock:=    0.003
          Data Path:+    0.355
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  cpuregs_reg[9][24]/D    -      D       F     SDFFR_X1        5  0.019   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 760: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[10][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.177        0.003

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.378  
  g185216/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[10][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 761: VIOLATED (-0.256 ns) Setup Check with Pin decoded_imm_j_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.101       -0.011

              Setup:-    0.032
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.336
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN              -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN   -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155340/ZN              -      A1->ZN  R     AND2_X1         1  0.030   0.045    0.291  
  g167905/ZN              -      A->ZN   F     AOI21_X2        1  0.014   0.013    0.303  
  g185528/ZN              -      A->ZN   R     OAI21_X1        1  0.008   0.022    0.325  
  decoded_imm_j_reg[1]/D  -      D       R     DFF_X1          1  0.023   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 762: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.003
          Data Path:+    0.357
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.041    0.315  
  g158383/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.335  
  g175069/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.360  
  cpuregs_reg[11][20]/D   -      D       F     SDFFR_X1        5  0.015   0.000    0.360  
#---------------------------------------------------------------------------------------
Path 763: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[1][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.022
          Data Path:+    0.385
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g173632/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.406  
  cpuregs_reg[1][29]/D    -      D       R     DFF_X1          1  0.017   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 764: VIOLATED (-0.256 ns) Setup Check with Pin cpuregs_reg[12][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.256

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.018    0.379  
  g175076/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.404  
  cpuregs_reg[12][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 765: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.076
      Required Time:=    0.103
       Launch Clock:=    0.003
          Data Path:+    0.355
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  cpuregs_reg[3][24]/D    -      D       F     SDFFR_X1        5  0.019   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 766: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[23][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g184142/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[23][26]/D   -      D       F     DFF_X1          1  0.014   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 767: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[15][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.022
          Data Path:+    0.384
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g151140/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.406  
  cpuregs_reg[15][29]/D   -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 768: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[4][29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[22]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.139 (P)
            Arrival:=    0.181        0.022

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.022
          Data Path:+    0.384
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[22]/CK       -      CK      R     (arrival)      60  0.068       -    0.022  
  reg_pc_reg[22]/Q        -      CK->Q   R     DFF_X1          4  0.068   0.129    0.150  
  add_1312_30_g185805/ZN  -      A1->ZN  F     NAND2_X1        1  0.033   0.023    0.174  
  add_1312_30_g168703/ZN  -      A2->ZN  R     NOR2_X2         1  0.014   0.038    0.212  
  FE_RC_1546_0/ZN         -      A2->ZN  F     NAND2_X4        8  0.022   0.025    0.237  
  add_1312_30_g168700/ZN  -      A1->ZN  R     NOR2_X2         1  0.014   0.021    0.259  
  add_1312_30_g7024/ZN    -      A2->ZN  F     NAND2_X1        1  0.012   0.016    0.275  
  add_1312_30_g6988/ZN    -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.311  
  g158408/ZN              -      A1->ZN  F     NAND2_X2        2  0.026   0.028    0.339  
  g156966_dup/ZN          -      A1->ZN  R     NAND2_X4        1  0.018   0.027    0.366  
  FE_OFC429_n_2992/ZN     -      A->ZN   F     INV_X8         13  0.018   0.015    0.382  
  g150687__2900/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.406  
  cpuregs_reg[4][29]/D    -      D       R     DFF_X1          1  0.016   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 769: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[31][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g184147/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[31][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 770: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.076
      Required Time:=    0.103
       Launch Clock:=    0.003
          Data Path:+    0.355
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  cpuregs_reg[11][24]/D   -      D       F     SDFFR_X1        5  0.019   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 771: VIOLATED (-0.255 ns) Setup Check with Pin decoded_imm_j_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.104       -0.011

              Setup:-    0.026
      Required Time:=    0.077
       Launch Clock:=   -0.011
          Data Path:+    0.343
              Slack:=   -0.255

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.016    0.286  
  g167918/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.026    0.312  
  g177754/ZN                         -      A->ZN   F     OAI21_X1        1  0.022   0.021    0.333  
  decoded_imm_j_reg[9]/D             -      D       F     DFF_X2          1  0.009   0.000    0.333  
#--------------------------------------------------------------------------------------------------
Path 772: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[14][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.192 (P)    0.121 (P)
            Arrival:=    0.175        0.003

              Setup:-    0.029
      Required Time:=    0.145
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.378  
  g175084/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.022    0.400  
  cpuregs_reg[14][20]/D   -      D       R     DFF_X1          1  0.014   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 773: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[29][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184144/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[29][26]/D   -      D       F     DFF_X1          1  0.013   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 774: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.074
      Required Time:=    0.104
       Launch Clock:=    0.003
          Data Path:+    0.356
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   F     XNOR2_X1        1  0.008   0.041    0.315  
  g158383/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.335  
  g175069/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.359  
  cpuregs_reg[9][20]/D    -      D       F     SDFFR_X1        5  0.015   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 775: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[5][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.379  
  g150747__175098/ZN      -      B1->ZN  R     OAI21_X1        1  0.010   0.024    0.403  
  cpuregs_reg[5][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 776: VIOLATED (-0.255 ns) Setup Check with Pin decoded_imm_j_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.101       -0.011

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=   -0.011
          Data Path:+    0.342
              Slack:=   -0.255

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.014    0.285  
  g177571/ZN                         -      B1->ZN  R     AOI21_X2        1  0.008   0.026    0.311  
  g182733/ZN                         -      A->ZN   F     OAI21_X2        1  0.022   0.021    0.332  
  decoded_imm_j_reg[2]/D             -      D       F     DFF_X1          1  0.009   0.000    0.332  
#--------------------------------------------------------------------------------------------------
Path 777: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[19][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g150593__184162/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[19][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 778: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[30][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184158/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[30][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 779: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[25][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184161/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[25][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 780: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[22][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g150722__184139/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[22][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 781: VIOLATED (-0.255 ns) Setup Check with Pin cpuregs_reg[18][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.255

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g184152/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[18][26]/D   -      D       F     DFF_X1          1  0.011   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 782: VIOLATED (-0.254 ns) Setup Check with Pin decoded_imm_j_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.025
      Required Time:=    0.079
       Launch Clock:=   -0.011
          Data Path:+    0.344
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.015    0.286  
  g167919/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.026    0.312  
  g177755/ZN                         -      A->ZN   F     OAI21_X1        1  0.022   0.021    0.333  
  decoded_imm_j_reg[8]/D             -      D       F     DFF_X1          1  0.011   0.000    0.333  
#--------------------------------------------------------------------------------------------------
Path 783: VIOLATED (-0.254 ns) Setup Check with Pin count_instr_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.138 (P)
            Arrival:=    0.121        0.021

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=    0.021
          Data Path:+    0.325
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                          -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                           -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                                -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                     -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                       -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN             -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OCPC1056_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X4          6  0.010   0.028    0.270  
  inc_add_1559_34_g1023/ZN                       -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.285  
  inc_add_1559_34_g926/ZN                        -      A->ZN   R     XNOR2_X1        1  0.008   0.028    0.313  
  g159600/ZN                                     -      A->ZN   F     INV_X1          1  0.020   0.009    0.322  
  g173687/ZN                                     -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.345  
  count_instr_reg[17]/D                          -      D       R     DFF_X1          1  0.016   0.000    0.345  
#--------------------------------------------------------------------------------------------------------------
Path 784: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[1][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.101       -0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.329
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.031    0.231  
  g167612/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183557/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.028    0.283  
  g183559/ZN                   -      A->ZN   F     INV_X8         22  0.018   0.017    0.299  
  g173612/ZN                   -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.325  
  cpuregs_reg[1][2]/D          -      D       R     DFF_X1          1  0.017   0.000    0.325  
#--------------------------------------------------------------------------------------------
Path 785: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[1][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.043    0.376  
  g182654/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.402  
  cpuregs_reg[1][21]/D    -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 786: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[2][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.378  
  g175078/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[2][20]/D    -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 787: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[28][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184140/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[28][26]/D   -      D       F     DFF_X1          1  0.012   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 788: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[1][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.102       -0.003

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.003
          Data Path:+    0.329
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  FE_OCPC1459_latched_store/Z  -      A->Z    F     BUF_X1          2  0.019   0.037    0.127  
  FE_OCPC2494_latched_store/Z  -      A->Z    F     BUF_X1          1  0.008   0.030    0.157  
  FE_RC_1644_0/ZN              -      A2->ZN  R     NAND2_X2        1  0.007   0.027    0.184  
  FE_OFC393_n_17254/ZN         -      A->ZN   F     INV_X8         12  0.019   0.014    0.197  
  g177920/ZN                   -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.214  
  g171647/ZN                   -      A1->ZN  F     NAND3_X1        2  0.009   0.035    0.249  
  g156965_dup171645/ZN         -      A2->ZN  F     AND2_X4        15  0.025   0.049    0.298  
  g173622/ZN                   -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.325  
  cpuregs_reg[1][0]/D          -      D       R     DFF_X1          1  0.017   0.000    0.325  
#--------------------------------------------------------------------------------------------
Path 789: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[16][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184153/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[16][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 790: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[16][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.254

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g169497/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[16][31]/D     -      D       F     DFF_X1          1  0.010   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 791: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[4][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.043    0.376  
  g150659__182657/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.403  
  cpuregs_reg[4][21]/D    -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 792: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[15][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.017    0.378  
  g175096/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[15][20]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 793: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[27][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175113/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[27][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 794: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[27][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184151/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[27][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 795: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[26][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.027
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.391  
  FE_RC_411_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.407  
  cpuregs_reg[26][22]/D   -      D       F     DFF_X1          1  0.015   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 796: VIOLATED (-0.254 ns) Setup Check with Pin decoded_imm_j_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.024
      Required Time:=    0.079
       Launch Clock:=   -0.011
          Data Path:+    0.343
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.015    0.285  
  g167922/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.026    0.312  
  g177759/ZN                         -      A->ZN   F     OAI21_X1        1  0.022   0.021    0.333  
  decoded_imm_j_reg[5]/D             -      D       F     DFF_X1          1  0.009   0.000    0.333  
#--------------------------------------------------------------------------------------------------
Path 797: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[17][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g184160/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[17][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 798: VIOLATED (-0.254 ns) Setup Check with Pin decoded_imm_j_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.024
      Required Time:=    0.077
       Launch Clock:=   -0.011
          Data Path:+    0.341
              Slack:=   -0.254

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.014    0.285  
  g182504/ZN                         -      B1->ZN  R     AOI21_X2        1  0.008   0.026    0.310  
  g182503/ZN                         -      A->ZN   F     OAI21_X2        1  0.022   0.020    0.331  
  decoded_imm_j_reg[3]/D             -      D       F     DFF_X1          1  0.009   0.000    0.331  
#--------------------------------------------------------------------------------------------------
Path 799: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[30][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175120/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[30][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 800: VIOLATED (-0.254 ns) Setup Check with Pin alu_out_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sub_reg/CK
              Clock: (R) clk
           Endpoint: (R) alu_out_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.029
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.331
              Slack:=   -0.254

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  instr_sub_reg/CK                    -      CK      R     (arrival)      75  0.075       -   -0.011  
  instr_sub_reg/QN                    -      CK->QN  R     DFF_X1          1  0.075   0.094    0.083  
  FE_OCPC1468_n_8220/ZN               -      A->ZN   F     INV_X4         11  0.020   0.024    0.107  
  FE_OCPC1931_FE_OCPN36436_n_8220/ZN  -      A->ZN   R     INV_X2          7  0.014   0.046    0.153  
  g72273__175981/ZN                   -      A1->ZN  F     NAND2_X2        1  0.034   0.022    0.176  
  g42/ZN                              -      A1->ZN  R     NAND2_X4        4  0.014   0.020    0.196  
  FE_RC_744_0/ZN                      -      A->ZN   F     OAI21_X4        1  0.012   0.019    0.214  
  FE_RC_743_0/ZN                      -      A1->ZN  R     NAND2_X4        2  0.009   0.016    0.231  
  FE_OCPC1521_n_18129/Z               -      A->Z    R     BUF_X2          2  0.010   0.022    0.253  
  FE_RC_2006_0/ZN                     -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.265  
  FE_RC_2005_0/ZN                     -      A->ZN   R     OAI21_X1        1  0.007   0.020    0.285  
  g77842__1474/ZN                     -      A1->ZN  F     NAND2_X1        1  0.020   0.017    0.301  
  g77836__5019/ZN                     -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.320  
  alu_out_q_reg[1]/D                  -      D       R     DFF_X1          1  0.012   0.000    0.320  
#---------------------------------------------------------------------------------------------------
Path 801: VIOLATED (-0.254 ns) Setup Check with Pin cpuregs_reg[28][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.254

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175106/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[28][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 802: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[31][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175108/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[31][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 803: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[25][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175112/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[25][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 804: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[26][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184141/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[26][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 805: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[24][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.406
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.393  
  g184157/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.409  
  cpuregs_reg[24][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.409  
#---------------------------------------------------------------------------------------
Path 806: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[12][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.043    0.376  
  g182667/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.402  
  cpuregs_reg[12][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 807: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[15][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.043    0.376  
  g182649/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.402  
  cpuregs_reg[15][21]/D   -      D       R     DFF_X1          1  0.017   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 808: VIOLATED (-0.253 ns) Setup Check with Pin count_cycle_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.022
          Data Path:+    0.323
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN            -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN    -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z     -      A->Z    R     BUF_X4         18  0.011   0.041    0.291  
  inc_add_1428_40_g1019/ZN  -      A1->ZN  F     NAND2_X1        2  0.025   0.021    0.312  
  FE_RC_2849_0/ZN           -      B2->ZN  R     OAI21_X1        1  0.012   0.033    0.345  
  count_cycle_reg[20]/D     -      D       R     DFF_X1          1  0.018   0.000    0.345  
#-----------------------------------------------------------------------------------------
Path 809: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[24][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175121/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.404  
  cpuregs_reg[24][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 810: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[18][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175110/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[18][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 811: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[19][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g150589__176689/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.404  
  cpuregs_reg[19][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 812: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[31][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.378  
  g175074/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[31][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 813: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[30][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.378  
  FE_RC_1435_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[30][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 814: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[2][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.043    0.376  
  g182665/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.402  
  cpuregs_reg[2][21]/D    -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 815: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[21][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g150679__184146/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[21][26]/D   -      D       F     DFF_X1          1  0.010   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 816: VIOLATED (-0.253 ns) Setup Check with Pin decoded_imm_j_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=   -0.011
          Data Path:+    0.335
              Slack:=   -0.253

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN               -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN    -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155354/ZN               -      A1->ZN  R     AND2_X1         1  0.030   0.042    0.289  
  g167908/ZN               -      A->ZN   F     AOI21_X2        1  0.012   0.015    0.304  
  g177761/ZN               -      A->ZN   R     OAI21_X4        1  0.010   0.020    0.324  
  decoded_imm_j_reg[18]/D  -      D       R     DFF_X1          1  0.016   0.000    0.324  
#----------------------------------------------------------------------------------------
Path 817: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[23][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   R     INV_X4         16  0.015   0.034    0.391  
  FE_RC_1469_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.407  
  cpuregs_reg[23][22]/D   -      D       F     DFF_X1          1  0.014   0.000    0.407  
#---------------------------------------------------------------------------------------
Path 818: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[17][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g169502/ZN                -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[17][31]/D     -      D       F     DFF_X1          1  0.010   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 819: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[22][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g150717__175115/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.403  
  cpuregs_reg[22][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 820: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[20][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.253

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g150640__183983/ZN        -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[20][31]/D     -      D       F     DFF_X1          1  0.009   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 821: VIOLATED (-0.253 ns) Setup Check with Pin cpuregs_reg[20][26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.405
              Slack:=   -0.253

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7019/ZN    -      A2->ZN  F     NAND2_X1        1  0.013   0.020    0.278  
  add_1312_30_g7002/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.314  
  g158386/ZN              -      A1->ZN  R     NAND2_X2        1  0.010   0.019    0.333  
  g184134/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.359  
  FE_OFC428_n_35495/ZN    -      A->ZN   R     INV_X4         16  0.015   0.033    0.392  
  g150633__184163/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.408  
  cpuregs_reg[20][26]/D   -      D       F     DFF_X1          1  0.009   0.000    0.408  
#---------------------------------------------------------------------------------------
Path 822: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[29][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175124/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.403  
  cpuregs_reg[29][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 823: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[4][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.377  
  g150661__175086/ZN      -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.402  
  cpuregs_reg[4][20]/D    -      D       R     DFF_X1          1  0.016   0.000    0.402  
#---------------------------------------------------------------------------------------
Path 824: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[21][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.377  
  g150672__175126/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.403  
  cpuregs_reg[21][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 825: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[20][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.377  
  g150627__180491/ZN      -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.403  
  cpuregs_reg[20][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 826: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.003
          Data Path:+    0.354
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  cpuregs_reg[9][23]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 827: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[2][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.033    0.390  
  g151018/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[2][23]/D    -      D       F     DFF_X1          1  0.012   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 828: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[16][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.357  
  FE_OFC431_n_25862/ZN    -      A->ZN   F     INV_X4         16  0.020   0.021    0.378  
  g175111/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.403  
  cpuregs_reg[16][22]/D   -      D       R     DFF_X1          1  0.016   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 829: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[4][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  g150664__175101/ZN      -      B1->ZN  R     OAI21_X1        1  0.010   0.027    0.399  
  cpuregs_reg[4][22]/D    -      D       R     DFF_X1          1  0.019   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 830: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.074
      Required Time:=    0.105
       Launch Clock:=    0.003
          Data Path:+    0.354
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  cpuregs_reg[3][23]/D    -      D       F     SDFFR_X1        4  0.014   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 831: VIOLATED (-0.252 ns) Setup Check with Pin decoded_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.332
              Slack:=   -0.252

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN        -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN        -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2380_n_29011/Z  -      A->Z    F     BUF_X2          1  0.016   0.030    0.245  
  g177760/ZN             -      A1->ZN  F     OR2_X4          6  0.006   0.049    0.294  
  g177765/ZN             -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.321  
  decoded_rd_reg[0]/D    -      D       R     DFF_X1          1  0.018   0.000    0.321  
#--------------------------------------------------------------------------------------
Path 832: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[28][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.378  
  g175077/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[28][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 833: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[29][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.016    0.378  
  g175093/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.403  
  cpuregs_reg[29][20]/D   -      D       R     DFF_X1          1  0.017   0.000    0.403  
#---------------------------------------------------------------------------------------
Path 834: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[19][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.404
              Slack:=   -0.252

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK          -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q           -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN    -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN                -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN                -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN                -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN      -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN      -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN                -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN                -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.364  
  FE_DBTC10_n_19931_dup/ZN  -      A->ZN   R     INV_X8         16  0.015   0.028    0.392  
  g150598__176709/ZN        -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.407  
  cpuregs_reg[19][31]/D     -      D       F     DFF_X1          1  0.009   0.000    0.407  
#-----------------------------------------------------------------------------------------
Path 835: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.074
      Required Time:=    0.106
       Launch Clock:=    0.003
          Data Path:+    0.354
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  cpuregs_reg[11][23]/D   -      D       F     SDFFR_X1        4  0.014   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 836: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[8][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.029
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2792_0/ZN         -      A1->ZN  R     NAND2_X4        4  0.016   0.029    0.362  
  FE_OFC425_n_33868/ZN    -      A->ZN   F     INV_X8         17  0.019   0.017    0.379  
  g182671/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.022    0.401  
  cpuregs_reg[8][21]/D    -      D       R     DFF_X1          1  0.014   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 837: VIOLATED (-0.252 ns) Setup Check with Pin decoded_imm_j_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.101       -0.011

              Setup:-    0.025
      Required Time:=    0.076
       Launch Clock:=   -0.011
          Data Path:+    0.339
              Slack:=   -0.252

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.014    0.285  
  g177574/ZN                         -      B1->ZN  R     AOI21_X2        1  0.008   0.021    0.306  
  g177745/ZN                         -      A->ZN   F     OAI21_X1        1  0.018   0.022    0.328  
  decoded_imm_j_reg[4]/D             -      D       F     DFF_X1          1  0.010   0.000    0.328  
#--------------------------------------------------------------------------------------------------
Path 838: VIOLATED (-0.252 ns) Setup Check with Pin cpuregs_reg[7][20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.029
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.252

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7012/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.273  
  add_1312_30_g6994/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.310  
  g158383/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.021    0.331  
  g175069/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.030    0.361  
  FE_OCPC1046_n_25831/ZN  -      A->ZN   F     INV_X8         14  0.021   0.018    0.379  
  g175094/ZN              -      B1->ZN  R     OAI21_X2        1  0.010   0.021    0.400  
  cpuregs_reg[7][20]/D    -      D       R     DFF_X1          1  0.014   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 839: VIOLATED (-0.252 ns) Setup Check with Pin count_instr_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.138 (P)
            Arrival:=    0.121        0.021

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=    0.021
          Data Path:+    0.322
              Slack:=   -0.252

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                          -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                           -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                                -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                     -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                       -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN             -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OCPC1056_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X4          6  0.010   0.028    0.270  
  inc_add_1559_34_g1035/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.012    0.282  
  inc_add_1559_34_g958/ZN                        -      A->ZN   R     XNOR2_X1        1  0.007   0.027    0.309  
  g159609/ZN                                     -      A->ZN   F     INV_X1          1  0.020   0.009    0.319  
  g173691/ZN                                     -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.342  
  count_instr_reg[19]/D                          -      D       R     DFF_X1          1  0.017   0.000    0.342  
#--------------------------------------------------------------------------------------------------------------
Path 840: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.177        0.003

              Setup:-    0.074
      Required Time:=    0.103
       Launch Clock:=    0.003
          Data Path:+    0.351
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   F     XNOR2_X1        1  0.007   0.040    0.311  
  g158156/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.331  
  g175100/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.024    0.355  
  cpuregs_reg[9][22]/D    -      D       F     SDFFR_X1        5  0.014   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 841: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[13][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.020    0.374  
  g184200/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.401  
  cpuregs_reg[13][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 842: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[1][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.390  
  g173646/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.406  
  cpuregs_reg[1][23]/D    -      D       F     DFF_X1          1  0.010   0.000    0.406  
#---------------------------------------------------------------------------------------
Path 843: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[7][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g182651/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.024    0.400  
  cpuregs_reg[7][21]/D    -      D       R     DFF_X1          1  0.015   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 844: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[8][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.389  
  g150988/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.405  
  cpuregs_reg[8][23]/D    -      D       F     DFF_X1          1  0.011   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 845: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[16][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.177        0.003

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.251

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.028    0.389  
  g185543/ZN               -      B1->ZN  F     OAI21_X1        1  0.015   0.014    0.403  
  cpuregs_reg[16][30]/D    -      D       F     DFF_X1          1  0.010   0.000    0.403  
#----------------------------------------------------------------------------------------
Path 846: VIOLATED (-0.251 ns) Setup Check with Pin cpuregs_reg[15][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.402
              Slack:=   -0.251

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.032    0.389  
  g151134/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.405  
  cpuregs_reg[15][23]/D   -      D       F     DFF_X1          1  0.010   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 847: VIOLATED (-0.250 ns) Setup Check with Pin decoded_imm_j_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.033
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.330
              Slack:=   -0.250

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN               -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN    -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155352/ZN               -      A1->ZN  R     AND2_X2         1  0.030   0.035    0.281  
  g176651/ZN               -      A->ZN   F     AOI21_X1        1  0.008   0.012    0.293  
  g178141/ZN               -      A->ZN   R     OAI21_X1        1  0.010   0.026    0.319  
  decoded_imm_j_reg[16]/D  -      D       R     DFF_X1          1  0.029   0.000    0.319  
#----------------------------------------------------------------------------------------
Path 848: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[29][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.406
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.033    0.339  
  FE_OFC283_n_24304/ZN         -      A->ZN   F     INV_X4         20  0.015   0.029    0.367  
  g151367/ZN                   -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.401  
  cpuregs_reg[29][16]/D        -      D       R     DFF_X1          1  0.017   0.000    0.401  
#--------------------------------------------------------------------------------------------
Path 849: VIOLATED (-0.250 ns) Setup Check with Pin count_instr_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.138 (P)
            Arrival:=    0.122        0.021

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.021
          Data Path:+    0.322
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                          -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                           -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                                -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                     -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                       -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN             -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OCPC1056_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X4          6  0.010   0.028    0.270  
  inc_add_1559_34_g1036/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.283  
  inc_add_1559_34_g962/ZN                        -      A->ZN   R     XNOR2_X1        1  0.007   0.027    0.309  
  g158535/ZN                                     -      A->ZN   F     INV_X1          1  0.019   0.009    0.318  
  g173681/ZN                                     -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.343  
  count_instr_reg[21]/D                          -      D       R     DFF_X1          1  0.017   0.000    0.343  
#--------------------------------------------------------------------------------------------------------------
Path 850: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[8][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.250

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.019    0.373  
  FE_RC_1973_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.399  
  cpuregs_reg[8][24]/D    -      D       R     DFF_X1          1  0.017   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 851: VIOLATED (-0.250 ns) Setup Check with Pin count_cycle_reg[63]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[63]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.143 (P)    0.139 (P)
            Arrival:=    0.125        0.022

              Setup:-    0.030
      Required Time:=    0.095
       Launch Clock:=    0.022
          Data Path:+    0.323
              Slack:=   -0.250

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.027    0.301  
  inc_add_1428_40_g169254/ZN  -      A1->ZN  F     NAND2_X2        2  0.016   0.015    0.315  
  FE_RC_1680_0/ZN             -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.345  
  count_cycle_reg[63]/D       -      D       R     DFF_X1          1  0.017   0.000    0.345  
#-------------------------------------------------------------------------------------------
Path 852: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[10][21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.029
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.250

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7027/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.274  
  add_1312_30_g6993/ZN    -      A->ZN   R     XNOR2_X1        1  0.008   0.034    0.308  
  g158422/ZN              -      A1->ZN  F     NAND2_X2        2  0.025   0.025    0.333  
  FE_RC_2791_0/ZN         -      A2->ZN  F     AND2_X4        11  0.016   0.044    0.377  
  g185232/ZN              -      B1->ZN  R     OAI21_X2        1  0.012   0.023    0.400  
  cpuregs_reg[10][21]/D   -      D       R     DFF_X1          1  0.014   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 853: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[29][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.405
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.033    0.339  
  FE_OFC283_n_24304/ZN         -      A->ZN   F     INV_X4         20  0.015   0.029    0.368  
  g151370/ZN                   -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.400  
  cpuregs_reg[29][19]/D        -      D       R     DFF_X1          1  0.016   0.000    0.400  
#--------------------------------------------------------------------------------------------
Path 854: VIOLATED (-0.250 ns) Setup Check with Pin count_instr_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.138 (P)
            Arrival:=    0.122        0.021

              Setup:-    0.030
      Required Time:=    0.093
       Launch Clock:=    0.021
          Data Path:+    0.322
              Slack:=   -0.250

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                          -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                           -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                                -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                     -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                       -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN             -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OCPC1056_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X4          6  0.010   0.028    0.270  
  inc_add_1559_34_g1017/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.012    0.282  
  inc_add_1559_34_g977/ZN                        -      A->ZN   R     XNOR2_X1        1  0.007   0.027    0.310  
  g159589/ZN                                     -      A->ZN   F     INV_X1          1  0.020   0.009    0.319  
  g173668/ZN                                     -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.342  
  count_instr_reg[18]/D                          -      D       R     DFF_X1          1  0.017   0.000    0.342  
#--------------------------------------------------------------------------------------------------------------
Path 855: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[4][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.250

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g150666__5703/ZN        -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.405  
  cpuregs_reg[4][23]/D    -      D       F     DFF_X1          1  0.009   0.000    0.405  
#---------------------------------------------------------------------------------------
Path 856: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[15][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.250

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.018    0.372  
  g184196/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.398  
  cpuregs_reg[15][24]/D   -      D       R     DFF_X1          1  0.017   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 857: VIOLATED (-0.250 ns) Setup Check with Pin cpuregs_reg[25][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.250

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   R     XNOR2_X2        1  0.009   0.026    0.304  
  g158375/ZN               -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.322  
  g185534/ZN               -      A1->ZN  R     NAND2_X4        5  0.013   0.031    0.354  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   F     INV_X8         14  0.023   0.019    0.372  
  FE_RC_1315_0/ZN          -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.398  
  cpuregs_reg[25][30]/D    -      D       R     DFF_X1          1  0.017   0.000    0.398  
#----------------------------------------------------------------------------------------
Path 858: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[26][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.249

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.042    0.388  
  g174326/ZN                         -      B2->ZN  F     OAI21_X1        1  0.018   0.018    0.406  
  cpuregs_reg[26][11]/D              -      D       F     DFF_X1          1  0.009   0.000    0.406  
#--------------------------------------------------------------------------------------------------
Path 859: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[4][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.249

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   R     XNOR2_X2        1  0.008   0.026    0.300  
  g158451/ZN              -      A1->ZN  F     NAND2_X2        1  0.018   0.019    0.319  
  g184193/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.035    0.354  
  FE_DBTC1_n_35555/ZN     -      A->ZN   F     INV_X8         19  0.026   0.018    0.372  
  g150670__184209/ZN      -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.398  
  cpuregs_reg[4][24]/D    -      D       R     DFF_X1          1  0.016   0.000    0.398  
#---------------------------------------------------------------------------------------
Path 860: VIOLATED (-0.249 ns) Setup Check with Pin decoded_imm_j_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.101       -0.011

              Setup:-    0.024
      Required Time:=    0.078
       Launch Clock:=   -0.011
          Data Path:+    0.338
              Slack:=   -0.249

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  mem_valid_reg/CK                   -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q                    -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN                         -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN                         -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN                    -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN                    -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN             -      A->ZN   R     INV_X4          6  0.016   0.027    0.243  
  FE_OCPC2493_FE_OFN35898_n_29011/Z  -      A->Z    R     BUF_X4          1  0.016   0.027    0.270  
  FE_OCPC2385_n_29011/ZN             -      A->ZN   F     INV_X8         15  0.010   0.016    0.286  
  g184787/ZN                         -      B1->ZN  R     AOI21_X1        1  0.008   0.026    0.312  
  g184785/ZN                         -      A2->ZN  F     NAND2_X1        1  0.022   0.015    0.327  
  decoded_imm_j_reg[20]/D            -      D       F     DFF_X1          1  0.007   0.000    0.327  
#--------------------------------------------------------------------------------------------------
Path 861: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[29][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.404
              Slack:=   -0.249

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.028    0.366  
  g151368/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.399  
  cpuregs_reg[29][17]/D        -      D       R     DFF_X1          1  0.017   0.000    0.399  
#--------------------------------------------------------------------------------------------
Path 862: VIOLATED (-0.249 ns) Setup Check with Pin count_instr_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.138 (P)
            Arrival:=    0.122        0.021

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=    0.021
          Data Path:+    0.321
              Slack:=   -0.249

#--------------------------------------------------------------------------------------------------------------
# Timing Point                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                         (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------
  count_instr_reg[7]/CK                          -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q                           -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN                                -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  g171074/ZN                                     -      A2->ZN  R     NOR2_X4         1  0.018   0.031    0.202  
  inc_add_1559_34_g1064/ZN                       -      A1->ZN  F     NAND3_X4        2  0.015   0.021    0.223  
  FE_DBTC31_inc_add_1559_34_n_788/ZN             -      A->ZN   R     INV_X4          3  0.012   0.019    0.242  
  FE_OCPC1056_FE_DBTN31_inc_add_1559_34_n_788/Z  -      A->Z    R     BUF_X4          6  0.010   0.028    0.270  
  inc_add_1559_34_g1019/ZN                       -      A1->ZN  F     NAND2_X2        1  0.013   0.012    0.282  
  inc_add_1559_34_g970/ZN                        -      A->ZN   R     XNOR2_X1        1  0.007   0.026    0.309  
  g158578/ZN                                     -      A->ZN   F     INV_X1          1  0.019   0.009    0.318  
  g173684/ZN                                     -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.342  
  count_instr_reg[20]/D                          -      D       R     DFF_X1          1  0.016   0.000    0.342  
#--------------------------------------------------------------------------------------------------------------
Path 863: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[10][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.249

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  g185218/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[10][22]/D   -      D       R     DFF_X1          1  0.017   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 864: VIOLATED (-0.249 ns) Setup Check with Pin decoded_imm_j_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.101       -0.011

              Setup:-    0.032
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.328
              Slack:=   -0.249

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN               -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN    -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155353/ZN               -      A1->ZN  R     AND2_X2         1  0.030   0.034    0.280  
  g168504/ZN               -      A->ZN   F     AOI21_X1        1  0.007   0.012    0.292  
  g177749/ZN               -      A->ZN   R     OAI21_X1        1  0.010   0.025    0.317  
  decoded_imm_j_reg[17]/D  -      D       R     DFF_X1          1  0.027   0.000    0.317  
#----------------------------------------------------------------------------------------
Path 865: VIOLATED (-0.249 ns) Setup Check with Pin cpuregs_reg[7][22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.249

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7028/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.013    0.271  
  add_1312_30_g6992/ZN    -      A->ZN   R     XNOR2_X1        1  0.007   0.034    0.305  
  g158156/ZN              -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.326  
  g175100/ZN              -      A1->ZN  R     NAND2_X4        5  0.013   0.028    0.354  
  FE_OFC432_n_25862/ZN    -      A->ZN   F     INV_X4         12  0.020   0.018    0.372  
  g175125/ZN              -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[7][22]/D    -      D       R     DFF_X1          1  0.016   0.000    0.397  
#---------------------------------------------------------------------------------------
Path 866: VIOLATED (-0.248 ns) Setup Check with Pin count_cycle_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.139 (P)
            Arrival:=    0.120        0.022

              Setup:-    0.024
      Required Time:=    0.096
       Launch Clock:=    0.022
          Data Path:+    0.323
              Slack:=   -0.248

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK       -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q        -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN             -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN                  -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN              -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN      -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  inc_add_1428_40_g169242/ZN  -      A1->ZN  F     NAND2_X4        2  0.011   0.024    0.274  
  fopt172976/ZN               -      A->ZN   R     INV_X16        32  0.015   0.024    0.298  
  inc_add_1428_40_g169243/ZN  -      B1->ZN  F     OAI22_X1        1  0.016   0.019    0.317  
  g160614/ZN                  -      A1->ZN  F     AND2_X1         1  0.010   0.028    0.345  
  count_cycle_reg[32]/D       -      D       F     DFF_X1          1  0.007   0.000    0.345  
#-------------------------------------------------------------------------------------------
Path 867: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[10][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.248

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.030    0.388  
  g185190/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[10][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 868: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[2][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.248

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK         -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q          -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN   -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN               -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN               -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN     -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN          -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN     -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN               -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN               -      A1->ZN  F     NAND2_X4        5  0.014   0.026    0.360  
  FE_DBTC0_n_36987_dup/ZN  -      A->ZN   R     INV_X8         14  0.017   0.028    0.388  
  g185544/ZN               -      B1->ZN  F     OAI21_X1        1  0.015   0.015    0.403  
  cpuregs_reg[2][30]/D     -      D       F     DFF_X1          1  0.013   0.000    0.403  
#----------------------------------------------------------------------------------------
Path 869: VIOLATED (-0.248 ns) Setup Check with Pin count_cycle_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.028
      Required Time:=    0.065
       Launch Clock:=    0.022
          Data Path:+    0.292
              Slack:=   -0.248

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.024    0.240  
  inc_add_1428_40_g1016/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.256  
  inc_add_1428_40_g925/ZN   -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.282  
  g158398/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.297  
  g158264/ZN                -      A->ZN   R     INV_X1          1  0.020   0.016    0.313  
  count_cycle_reg[9]/D      -      D       R     DFF_X1          1  0.009   0.000    0.313  
#-----------------------------------------------------------------------------------------
Path 870: VIOLATED (-0.248 ns) Setup Check with Pin decoded_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.011
          Data Path:+    0.329
              Slack:=   -0.248

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN             -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN        -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN        -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2380_n_29011/Z  -      A->Z    F     BUF_X2          1  0.016   0.030    0.245  
  g177760/ZN             -      A1->ZN  F     OR2_X4          6  0.006   0.049    0.294  
  g177764/ZN             -      B1->ZN  R     OAI21_X2        1  0.014   0.024    0.318  
  decoded_rd_reg[3]/D    -      D       R     DFF_X1          1  0.014   0.000    0.318  
#--------------------------------------------------------------------------------------
Path 871: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[28][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.248

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.043    0.388  
  g174316/ZN                         -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.404  
  cpuregs_reg[28][11]/D              -      D       F     DFF_X1          1  0.011   0.000    0.404  
#--------------------------------------------------------------------------------------------------
Path 872: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[7][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.248

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g150847/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[7][23]/D    -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 873: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[29][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.248

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.042    0.388  
  g174302/ZN                         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.403  
  cpuregs_reg[29][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.403  
#--------------------------------------------------------------------------------------------------
Path 874: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[27][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.248

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.043    0.388  
  g174325/ZN                         -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.404  
  cpuregs_reg[27][11]/D              -      D       F     DFF_X1          1  0.010   0.000    0.404  
#--------------------------------------------------------------------------------------------------
Path 875: VIOLATED (-0.248 ns) Setup Check with Pin cpuregs_reg[6][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.248

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g150800/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[6][23]/D    -      D       F     DFF_X1          1  0.010   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 876: VIOLATED (-0.247 ns) Setup Check with Pin cpuregs_reg[5][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.247

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g150758/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[5][23]/D    -      D       F     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 877: VIOLATED (-0.247 ns) Setup Check with Pin cpuregs_reg[13][23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.401
              Slack:=   -0.247

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.024    0.258  
  add_1312_30_g7026/ZN    -      A1->ZN  F     NAND2_X2        2  0.013   0.016    0.274  
  FE_RC_400_0/ZN          -      A1->ZN  R     NAND2_X1        1  0.009   0.019    0.293  
  FE_RC_399_0/ZN          -      A->ZN   F     OAI21_X2        1  0.013   0.020    0.313  
  g158377/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g157556/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.024    0.357  
  FE_DBTC30_n_973/ZN      -      A->ZN   R     INV_X8         28  0.014   0.031    0.388  
  g151074/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.404  
  cpuregs_reg[13][23]/D   -      D       F     DFF_X1          1  0.009   0.000    0.404  
#---------------------------------------------------------------------------------------
Path 878: VIOLATED (-0.247 ns) Setup Check with Pin cpuregs_reg[1][24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.247

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  add_1312_30_g7009/ZN    -      A1->ZN  F     NAND2_X2        1  0.013   0.015    0.273  
  add_1312_30_g6996/ZN    -      A->ZN   F     XNOR2_X2        1  0.008   0.035    0.309  
  g158451/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.328  
  g184193/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.029    0.358  
  FE_DBTC1_n_35555/ZN     -      A->ZN   R     INV_X8         19  0.019   0.029    0.387  
  g184199/ZN              -      B1->ZN  F     OAI21_X2        1  0.018   0.014    0.401  
  cpuregs_reg[1][24]/D    -      D       F     DFF_X1          1  0.009   0.000    0.401  
#---------------------------------------------------------------------------------------
Path 879: VIOLATED (-0.247 ns) Setup Check with Pin count_cycle_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.139 (P)
            Arrival:=    0.096        0.022

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.022
          Data Path:+    0.293
              Slack:=   -0.247

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.025    0.241  
  inc_add_1428_40_g1018/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.256  
  inc_add_1428_40_g978/ZN   -      A->ZN   R     XNOR2_X1        1  0.009   0.026    0.282  
  g158361/ZN                -      A1->ZN  F     NAND2_X1        1  0.018   0.016    0.298  
  g158257/ZN                -      A->ZN   R     INV_X1          1  0.020   0.017    0.314  
  count_cycle_reg[10]/D     -      D       R     DFF_X1          1  0.009   0.000    0.314  
#-----------------------------------------------------------------------------------------
Path 880: VIOLATED (-0.247 ns) Setup Check with Pin cpuregs_reg[18][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.247

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.371  
  g151215/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.397  
  cpuregs_reg[18][14]/D              -      D       R     DFF_X1          1  0.018   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 881: VIOLATED (-0.247 ns) Setup Check with Pin count_cycle_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.139 (P)
            Arrival:=    0.096        0.022

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.022
          Data Path:+    0.293
              Slack:=   -0.247

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.025    0.241  
  inc_add_1428_40_g1024/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.256  
  inc_add_1428_40_g965/ZN   -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.283  
  g158421/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.298  
  g158270/ZN                -      A->ZN   R     INV_X1          1  0.020   0.016    0.314  
  count_cycle_reg[13]/D     -      D       R     DFF_X1          1  0.009   0.000    0.314  
#-----------------------------------------------------------------------------------------
Path 882: VIOLATED (-0.246 ns) Setup Check with Pin count_cycle_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.139 (P)
            Arrival:=    0.096        0.022

              Setup:-    0.028
      Required Time:=    0.068
       Launch Clock:=    0.022
          Data Path:+    0.292
              Slack:=   -0.246

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.025    0.241  
  inc_add_1428_40_g1025/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.016    0.257  
  inc_add_1428_40_g967/ZN   -      A->ZN   R     XNOR2_X1        1  0.009   0.026    0.283  
  g158444/ZN                -      A1->ZN  F     NAND2_X1        1  0.018   0.015    0.298  
  g158279/ZN                -      A->ZN   R     INV_X1          1  0.020   0.016    0.314  
  count_cycle_reg[11]/D     -      D       R     DFF_X1          1  0.009   0.000    0.314  
#-----------------------------------------------------------------------------------------
Path 883: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[8][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  g173783/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.018    0.400  
  cpuregs_reg[8][18]/D    -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 884: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[23][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.026
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.246

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.038    0.384  
  g150746__174314/ZN                 -      B2->ZN  F     OAI21_X1        1  0.017   0.018    0.402  
  cpuregs_reg[23][11]/D              -      D       F     DFF_X1          1  0.014   0.000    0.402  
#--------------------------------------------------------------------------------------------------
Path 885: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[15][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  g173788/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.400  
  cpuregs_reg[15][18]/D   -      D       F     DFF_X1          1  0.010   0.000    0.400  
#---------------------------------------------------------------------------------------
Path 886: VIOLATED (-0.246 ns) Setup Check with Pin decoded_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.011
          Data Path:+    0.327
              Slack:=   -0.246

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.040    0.138  
  g164952/ZN              -      A2->ZN  F     NAND2_X1        1  0.016   0.020    0.158  
  FE_RC_1669_0/ZN         -      A2->ZN  R     NAND2_X2        3  0.010   0.029    0.187  
  FE_RC_1668_0/ZN         -      A1->ZN  F     NAND3_X4        4  0.020   0.029    0.216  
  FE_OCPC2381_n_29011/ZN  -      A->ZN   R     INV_X4          6  0.016   0.028    0.243  
  FE_OCPC2383_n_29011/ZN  -      A->ZN   F     INV_X2          3  0.016   0.016    0.259  
  g184794/ZN              -      A1->ZN  R     NOR2_X4         2  0.009   0.025    0.284  
  g184793/ZN              -      A1->ZN  F     NAND2_X1        1  0.017   0.017    0.301  
  g184791/ZN              -      A1->ZN  R     NAND3_X1        1  0.009   0.016    0.317  
  decoded_rd_reg[4]/D     -      D       R     DFF_X1          1  0.011   0.000    0.317  
#---------------------------------------------------------------------------------------
Path 887: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[7][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.246

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC2450_FE_OFN18_n_24312/Z   -      A->Z    R     BUF_X2          1  0.017   0.035    0.342  
  FE_OCPC1718_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X8         22  0.016   0.021    0.363  
  g150838/ZN                       -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.394  
  cpuregs_reg[7][19]/D             -      D       R     DFF_X1          1  0.016   0.000    0.394  
#------------------------------------------------------------------------------------------------
Path 888: VIOLATED (-0.246 ns) Setup Check with Pin cpuregs_reg[29][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.401
              Slack:=   -0.246

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.026    0.364  
  g151360/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.396  
  cpuregs_reg[29][9]/D         -      D       R     DFF_X1          1  0.017   0.000    0.396  
#--------------------------------------------------------------------------------------------
Path 889: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[7][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.399
              Slack:=   -0.245

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC2450_FE_OFN18_n_24312/Z   -      A->Z    R     BUF_X2          1  0.017   0.035    0.342  
  FE_OCPC1718_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X8         22  0.016   0.021    0.363  
  g150825/ZN                       -      B2->ZN  R     OAI21_X1        1  0.012   0.030    0.394  
  cpuregs_reg[7][16]/D             -      D       R     DFF_X1          1  0.016   0.000    0.394  
#------------------------------------------------------------------------------------------------
Path 890: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[9][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.245

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.046    0.345  
  FE_OCPC2358_n_29100/Z              -      A->Z    R     BUF_X2          5  0.038   0.038    0.384  
  FE_RC_1971_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.399  
  cpuregs_reg[9][11]/D               -      D       F     DFF_X1          1  0.012   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 891: VIOLATED (-0.245 ns) Setup Check with Pin count_cycle_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.139 (P)
            Arrival:=    0.098        0.022

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=    0.022
          Data Path:+    0.293
              Slack:=   -0.245

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.025    0.241  
  inc_add_1428_40_g1026/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.256  
  inc_add_1428_40_g964/ZN   -      A->ZN   R     XNOR2_X1        1  0.008   0.026    0.283  
  g158141/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.016    0.299  
  g158044/ZN                -      A->ZN   R     INV_X1          1  0.020   0.017    0.315  
  count_cycle_reg[15]/D     -      D       R     DFF_X1          1  0.009   0.000    0.315  
#-----------------------------------------------------------------------------------------
Path 892: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[2][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.245

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  g173768/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[2][18]/D    -      D       F     DFF_X1          1  0.012   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 893: VIOLATED (-0.245 ns) Setup Check with Pin cpuregs_reg[15][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.245

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1607_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.017    0.370  
  g151125/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.395  
  cpuregs_reg[15][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 894: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[31][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.022    0.353  
  FE_OCPC1605_n_23794/ZN             -      A->ZN   F     INV_X2          4  0.012   0.019    0.372  
  g151425/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[31][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 895: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[6][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.046    0.345  
  FE_OCPC2358_n_29100/Z              -      A->Z    R     BUF_X2          5  0.038   0.038    0.384  
  g174327/ZN                         -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.399  
  cpuregs_reg[6][11]/D               -      D       F     DFF_X1          1  0.009   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 896: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[1][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.382  
  g173779/ZN              -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[1][18]/D    -      D       F     DFF_X1          1  0.010   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 897: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[28][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.022    0.353  
  FE_OCPC1605_n_23794/ZN             -      A->ZN   F     INV_X2          4  0.012   0.019    0.372  
  g151336/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[28][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 898: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[2][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.038    0.384  
  g174311/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.016    0.399  
  cpuregs_reg[2][11]/D               -      D       F     DFF_X1          1  0.013   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 899: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[29][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.025
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.399
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.044    0.302  
  g157558_dup/ZN                     -      B1->ZN  R     AOI21_X4        1  0.016   0.037    0.339  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   F     INV_X8          5  0.028   0.016    0.355  
  FE_OCPC1605_n_23794/ZN             -      A->ZN   R     INV_X2          4  0.011   0.031    0.386  
  g151365/ZN                         -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.402  
  cpuregs_reg[29][14]/D              -      D       F     DFF_X1          1  0.011   0.000    0.402  
#--------------------------------------------------------------------------------------------------
Path 900: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[4][18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.244

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.257  
  add_1312_30_g7014/ZN    -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.277  
  add_1312_30_g6998/ZN    -      A->ZN   F     XNOR2_X2        1  0.011   0.037    0.313  
  g158119/ZN              -      A1->ZN  R     NAND2_X2        1  0.012   0.020    0.333  
  g173761/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.350  
  FE_OCPC2353_n_24532/ZN  -      A->ZN   R     INV_X8         25  0.009   0.032    0.383  
  g150651__173778/ZN      -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.399  
  cpuregs_reg[4][18]/D    -      D       F     DFF_X1          1  0.009   0.000    0.399  
#---------------------------------------------------------------------------------------
Path 901: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[24][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.019    0.372  
  FE_RC_437_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[24][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 902: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[27][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.022    0.353  
  FE_OCPC1605_n_23794/ZN             -      A->ZN   F     INV_X2          4  0.012   0.019    0.372  
  g150841/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[27][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 903: VIOLATED (-0.244 ns) Setup Check with Pin count_instr_reg[32]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[32]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.143 (P)
            Arrival:=    0.122        0.025

              Setup:-    0.025
      Required Time:=    0.097
       Launch Clock:=    0.025
          Data Path:+    0.316
              Slack:=   -0.244

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[24]/CK      -      CK      R     (arrival)      60  0.068       -    0.025  
  count_instr_reg[24]/Q       -      CK->Q   R     DFF_X1          4  0.068   0.118    0.143  
  inc_add_1559_34_g172214/ZN  -      A2->ZN  F     NAND2_X2        3  0.023   0.024    0.168  
  inc_add_1559_34_g168695/ZN  -      A1->ZN  R     NOR2_X4         3  0.013   0.024    0.192  
  inc_add_1559_34_g1115/ZN    -      A1->ZN  F     NAND2_X2        1  0.015   0.019    0.211  
  inc_add_1559_34_g172635/ZN  -      A2->ZN  R     NOR2_X4         1  0.010   0.030    0.241  
  inc_add_1559_34_g173516/ZN  -      A2->ZN  F     NAND2_X4        2  0.016   0.027    0.268  
  fopt176577/ZN               -      A->ZN   R     INV_X16        32  0.015   0.025    0.292  
  inc_add_1559_34_g173533/ZN  -      B1->ZN  F     OAI22_X1        1  0.018   0.021    0.314  
  g158562/ZN                  -      A->ZN   R     INV_X1          1  0.011   0.015    0.328  
  g173662/ZN                  -      B1->ZN  F     OAI21_X1        1  0.008   0.012    0.341  
  count_instr_reg[32]/D       -      D       F     DFF_X1          1  0.009   0.000    0.341  
#-------------------------------------------------------------------------------------------
Path 904: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[7][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.028
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.046    0.345  
  FE_OCPC2358_n_29100/Z              -      A->Z    R     BUF_X2          5  0.038   0.038    0.384  
  g174319/ZN                         -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.398  
  cpuregs_reg[7][11]/D               -      D       F     DFF_X1          1  0.018   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 905: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[25][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.372  
  g151275/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[25][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 906: VIOLATED (-0.244 ns) Setup Check with Pin cpuregs_reg[16][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.244

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.016    0.370  
  g151155/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.395  
  cpuregs_reg[16][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 907: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[5][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.046    0.345  
  FE_OCPC2358_n_29100/Z              -      A->Z    R     BUF_X2          5  0.038   0.038    0.384  
  g150721__174315/ZN                 -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.398  
  cpuregs_reg[5][11]/D               -      D       F     DFF_X1          1  0.009   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 908: VIOLATED (-0.243 ns) Setup Check with Pin decoded_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.031
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.323
              Slack:=   -0.243

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN             -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN  -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155359/ZN             -      A1->ZN  R     AND2_X2         1  0.030   0.034    0.281  
  g167927/ZN             -      A->ZN   F     AOI21_X1        1  0.007   0.012    0.292  
  g177751/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.020    0.312  
  decoded_rd_reg[2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.312  
#--------------------------------------------------------------------------------------
Path 909: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[20][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.016    0.369  
  g150613__180505/ZN                 -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.394  
  cpuregs_reg[20][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.394  
#--------------------------------------------------------------------------------------------------
Path 910: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[26][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.372  
  g151306/ZN                         -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.398  
  cpuregs_reg[26][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 911: VIOLATED (-0.243 ns) Setup Check with Pin cpu_state_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op1_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpu_state_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.314
              Slack:=   -0.243

#----------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  reg_op1_reg[0]/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op1_reg[0]/QN              -      CK->QN  F     DFF_X1          1  0.073   0.085    0.081  
  FE_OFC134_n_8353/Z             -      A->Z    F     BUF_X4          8  0.014   0.035    0.116  
  FE_OCPC1481_FE_OFN91_n_8353/Z  -      A->Z    F     BUF_X4          3  0.009   0.027    0.143  
  FE_RC_1817_0/ZN                -      A->ZN   R     INV_X1          1  0.006   0.012    0.155  
  FE_RC_1815_0/ZN                -      A2->ZN  F     NAND2_X1        1  0.007   0.016    0.171  
  FE_RC_1814_0/ZN                -      A2->ZN  R     NAND2_X2        1  0.009   0.020    0.191  
  g156958/ZN                     -      A1->ZN  F     NAND3_X2        3  0.012   0.025    0.217  
  FE_RC_453_0/ZN                 -      A3->ZN  R     NAND3_X2        1  0.016   0.024    0.241  
  FE_RC_454_0/ZN                 -      A->ZN   F     INV_X2          1  0.012   0.011    0.251  
  g169593/ZN                     -      A1->ZN  R     NAND2_X4        2  0.006   0.017    0.268  
  g169592/ZN                     -      A1->ZN  F     NAND2_X4        6  0.013   0.020    0.288  
  g170402/ZN                     -      A1->ZN  R     NOR2_X2         1  0.011   0.022    0.310  
  cpu_state_reg[5]/D             -      D       R     DFF_X1          1  0.014   0.000    0.310  
#----------------------------------------------------------------------------------------------
Path 912: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[22][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.372  
  g150704__1857/ZN                   -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.398  
  cpuregs_reg[22][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 913: VIOLATED (-0.243 ns) Setup Check with Pin cpuregs_reg[17][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.026
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.243

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.044    0.302  
  g157558_dup/ZN                     -      B1->ZN  R     AOI21_X4        1  0.016   0.037    0.339  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   F     INV_X8          5  0.028   0.016    0.355  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   R     INV_X4         11  0.011   0.029    0.384  
  g151185/ZN                         -      B1->ZN  F     OAI21_X2        1  0.020   0.015    0.399  
  cpuregs_reg[17][14]/D              -      D       F     DFF_X1          1  0.012   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 914: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[22][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.038    0.384  
  g150699__174329/ZN                 -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.399  
  cpuregs_reg[22][11]/D              -      D       F     DFF_X1          1  0.010   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 915: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[13][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1606_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.018    0.372  
  FE_RC_438_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.397  
  cpuregs_reg[13][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 916: VIOLATED (-0.242 ns) Setup Check with Pin decoded_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.030
      Required Time:=    0.069
       Launch Clock:=   -0.011
          Data Path:+    0.322
              Slack:=   -0.242

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  g157538/ZN             -      A1->ZN  F     NAND3_X2        1  0.020   0.028    0.204  
  FE_OCPC1326_n_1912/ZN  -      A->ZN   R     INV_X4         20  0.016   0.042    0.246  
  g155358/ZN             -      A1->ZN  R     AND2_X2         1  0.030   0.035    0.281  
  g167911/ZN             -      A->ZN   F     AOI21_X1        1  0.008   0.012    0.293  
  g177747/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.312  
  decoded_rd_reg[1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.312  
#--------------------------------------------------------------------------------------
Path 917: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[20][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.038    0.384  
  FE_RC_446_0/ZN                     -      B1->ZN  F     OAI21_X1        1  0.017   0.016    0.399  
  cpuregs_reg[20][11]/D              -      D       F     DFF_X1          1  0.009   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 918: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[16][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.038    0.383  
  g174323/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.399  
  cpuregs_reg[16][11]/D              -      D       F     DFF_X1          1  0.009   0.000    0.399  
#--------------------------------------------------------------------------------------------------
Path 919: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[19][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.372  
  g150581__176735/ZN                 -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[19][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 920: VIOLATED (-0.242 ns) Setup Check with Pin cpuregs_reg[23][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.026
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.242

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.044    0.302  
  g157558_dup/ZN                     -      B1->ZN  R     AOI21_X4        1  0.016   0.037    0.339  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   F     INV_X8          5  0.028   0.016    0.355  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   R     INV_X4         11  0.011   0.030    0.385  
  g150751__7114/ZN                   -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.401  
  cpuregs_reg[23][14]/D              -      D       F     DFF_X1          1  0.014   0.000    0.401  
#--------------------------------------------------------------------------------------------------
Path 921: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[21][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1608_n_23794/ZN             -      A->ZN   F     INV_X4         11  0.012   0.018    0.372  
  FE_RC_410_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.397  
  cpuregs_reg[21][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 922: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[15][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.036    0.382  
  g174312/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.397  
  cpuregs_reg[15][11]/D              -      D       F     DFF_X1          1  0.010   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 923: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[8][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.046    0.345  
  FE_OCPC2358_n_29100/Z              -      A->Z    R     BUF_X2          5  0.038   0.038    0.384  
  g150430__174317/ZN                 -      B1->ZN  F     OAI21_X1        1  0.016   0.015    0.398  
  cpuregs_reg[8][11]/D               -      D       F     DFF_X1          1  0.009   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 924: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[12][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1606_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.018    0.372  
  g151455/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.396  
  cpuregs_reg[12][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.396  
#--------------------------------------------------------------------------------------------------
Path 925: VIOLATED (-0.241 ns) Setup Check with Pin cpuregs_reg[4][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.395
              Slack:=   -0.241

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.037    0.383  
  g150632__174330/ZN                 -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.398  
  cpuregs_reg[4][11]/D               -      D       F     DFF_X1          1  0.008   0.000    0.398  
#--------------------------------------------------------------------------------------------------
Path 926: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[5][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.240

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1607_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.017    0.370  
  g150731__5019/ZN                   -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.395  
  cpuregs_reg[5][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 927: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[3][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.240

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1607_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.017    0.370  
  FE_RC_419_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.395  
  cpuregs_reg[3][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 928: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[14][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.397
              Slack:=   -0.240

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151098/ZN               -      B2->ZN  F     OAI21_X1        1  0.020   0.019    0.395  
  cpuregs_reg[14][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.395  
#----------------------------------------------------------------------------------------
Path 929: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[2][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.240

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1607_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.016    0.370  
  g151009/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.394  
  cpuregs_reg[2][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.394  
#--------------------------------------------------------------------------------------------------
Path 930: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[7][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.028
      Required Time:=    0.153
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.240

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g150829/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[7][17]/D     -      D       F     DFF_X1          1  0.018   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 931: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[17][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.026
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.240

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.039    0.385  
  g174310/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.400  
  cpuregs_reg[17][11]/D              -      D       F     DFF_X1          1  0.013   0.000    0.400  
#--------------------------------------------------------------------------------------------------
Path 932: VIOLATED (-0.240 ns) Setup Check with Pin mem_valid_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_valid_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.112 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.024
      Required Time:=    0.066
       Launch Clock:=   -0.006
          Data Path:+    0.311
              Slack:=   -0.240

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN     -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN   -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z    -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g78236__179738/ZN       -      A1->ZN  R     NOR2_X4         1  0.010   0.023    0.149  
  FE_OCPC2145_n_30837/ZN  -      A->ZN   F     INV_X4          4  0.015   0.018    0.166  
  FE_OCPC2146_n_30837/ZN  -      A->ZN   R     INV_X8         27  0.009   0.041    0.208  
  g78117__9682/ZN         -      A1->ZN  F     NAND2_X4        3  0.033   0.021    0.229  
  FE_RC_1845_0/ZN         -      A1->ZN  R     NAND2_X4        2  0.013   0.020    0.249  
  g180179_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.012   0.018    0.267  
  FE_OCPC2121_n_31275/ZN  -      A->ZN   R     INV_X8         17  0.012   0.024    0.291  
  FE_RC_463_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.306  
  mem_valid_reg/D         -      D       F     DFF_X1          1  0.008   0.000    0.306  
#---------------------------------------------------------------------------------------
Path 933: VIOLATED (-0.240 ns) Setup Check with Pin cpuregs_reg[23][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.121 (P)
            Arrival:=    0.175        0.003

              Setup:-    0.027
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.240

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.027    0.373  
  g150757/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.388  
  cpuregs_reg[23][19]/D             -      D       F     DFF_X1          1  0.015   0.000    0.388  
#-------------------------------------------------------------------------------------------------
Path 934: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[1][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=    0.003
          Data Path:+    0.397
              Slack:=   -0.239

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.039    0.385  
  g173589/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.400  
  cpuregs_reg[1][11]/D               -      D       F     DFF_X1          1  0.010   0.000    0.400  
#--------------------------------------------------------------------------------------------------
Path 935: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[18][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.025
      Required Time:=    0.162
       Launch Clock:=    0.003
          Data Path:+    0.398
              Slack:=   -0.239

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.039    0.385  
  g174321/ZN                         -      B1->ZN  F     OAI21_X1        1  0.017   0.016    0.401  
  cpuregs_reg[18][11]/D              -      D       F     DFF_X1          1  0.010   0.000    0.401  
#--------------------------------------------------------------------------------------------------
Path 936: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[31][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.026
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.239

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  g180885/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.391  
  cpuregs_reg[31][19]/D             -      D       F     DFF_X1          1  0.013   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 937: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[30][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.116 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151398/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[30][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 938: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[2][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.392
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1955_0/ZN          -      B1->ZN  R     OAI21_X4        3  0.021   0.038    0.295  
  g182420/ZN               -      A1->ZN  F     NAND2_X2        1  0.024   0.020    0.316  
  g182419/ZN               -      A1->ZN  R     NAND2_X4        2  0.013   0.025    0.341  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   F     INV_X8         23  0.016   0.018    0.359  
  g151012/ZN               -      B2->ZN  R     OAI21_X1        1  0.010   0.031    0.390  
  cpuregs_reg[2][17]/D     -      D       R     DFF_X1          1  0.017   0.000    0.390  
#----------------------------------------------------------------------------------------
Path 939: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[28][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.239

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151339/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[28][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 940: VIOLATED (-0.239 ns) Setup Check with Pin cpuregs_reg[19][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=    0.003
          Data Path:+    0.396
              Slack:=   -0.239

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.039    0.384  
  g150578__176693/ZN                 -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.400  
  cpuregs_reg[19][11]/D              -      D       F     DFF_X1          1  0.012   0.000    0.400  
#--------------------------------------------------------------------------------------------------
Path 941: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[4][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.238

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1604_n_23794/ZN             -      A->ZN   F     INV_X2          2  0.012   0.012    0.366  
  FE_RC_1964_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.389  
  cpuregs_reg[4][14]/D               -      D       R     DFF_X1          1  0.016   0.000    0.389  
#--------------------------------------------------------------------------------------------------
Path 942: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[19][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.121 (P)
            Arrival:=    0.176        0.003

              Setup:-    0.026
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.238

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.028    0.373  
  g150586__176719/ZN                -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.388  
  cpuregs_reg[19][19]/D             -      D       F     DFF_X1          1  0.012   0.000    0.388  
#-------------------------------------------------------------------------------------------------
Path 943: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[7][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.028
      Required Time:=    0.152
       Launch Clock:=   -0.005
          Data Path:+    0.394
              Slack:=   -0.238

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.040    0.347  
  g152440/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.370  
  g150811/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.020    0.390  
  cpuregs_reg[7][4]/D              -      D       F     DFF_X1          1  0.018   0.000    0.390  
#------------------------------------------------------------------------------------------------
Path 944: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[18][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.121 (P)
            Arrival:=    0.176        0.003

              Setup:-    0.025
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.238

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.028    0.373  
  g151220/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.389  
  cpuregs_reg[18][19]/D             -      D       F     DFF_X1          1  0.011   0.000    0.389  
#-------------------------------------------------------------------------------------------------
Path 945: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[18][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.238

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.031    0.377  
  g151218/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[18][17]/D    -      D       F     DFF_X1          1  0.011   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 946: VIOLATED (-0.238 ns) Setup Check with Pin cpuregs_reg[25][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.238

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151279/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[25][17]/D    -      D       F     DFF_X1          1  0.011   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 947: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[14][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.113 (P)
            Arrival:=    0.176       -0.005

              Setup:-    0.030
      Required Time:=    0.146
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.237

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.026    0.297  
  FE_OCPC1084_n_20831/ZN  -      A->ZN   F     INV_X4          5  0.017   0.013    0.310  
  FE_OCPC2362_n_20831/Z   -      A->Z    F     BUF_X4          6  0.007   0.040    0.350  
  g151100/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.383  
  cpuregs_reg[14][19]/D   -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 948: VIOLATED (-0.237 ns) Setup Check with Pin count_cycle_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.139 (P)
            Arrival:=    0.122        0.022

              Setup:-    0.023
      Required Time:=    0.098
       Launch Clock:=    0.022
          Data Path:+    0.314
              Slack:=   -0.237

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK    -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q     -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN          -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g169719/ZN               -      A2->ZN  R     NOR2_X2         1  0.020   0.032    0.201  
  FE_RC_452_0/ZN           -      A2->ZN  F     NAND3_X2        1  0.016   0.028    0.230  
  FE_OCPC1072_n_19810/ZN   -      A->ZN   R     INV_X4          3  0.015   0.020    0.250  
  FE_OCPC1074_n_19810/Z    -      A->Z    R     BUF_X4         18  0.011   0.038    0.288  
  inc_add_1428_40_g997/ZN  -      B1->ZN  F     OAI22_X1        1  0.024   0.023    0.311  
  g158130/ZN               -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.327  
  g158041/ZN               -      A->ZN   F     INV_X1          1  0.019   0.008    0.335  
  count_cycle_reg[16]/D    -      D       F     DFF_X1          1  0.006   0.000    0.335  
#----------------------------------------------------------------------------------------
Path 949: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[26][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.237

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151309/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[26][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 950: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[5][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.237

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g150738__4547/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[5][17]/D     -      D       F     DFF_X1          1  0.011   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 951: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[25][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.237

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  g151281/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.017    0.391  
  cpuregs_reg[25][19]/D             -      D       F     DFF_X1          1  0.012   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 952: VIOLATED (-0.237 ns) Setup Check with Pin cpuregs_reg[12][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.237

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151458/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[12][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 953: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[10][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.236

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g185188/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[10][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 954: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[13][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.395
              Slack:=   -0.236

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.030    0.377  
  g151068/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.393  
  cpuregs_reg[13][17]/D    -      D       F     DFF_X1          1  0.009   0.000    0.393  
#----------------------------------------------------------------------------------------
Path 955: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[17][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.236

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.029    0.374  
  g180887/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.390  
  cpuregs_reg[17][19]/D             -      D       F     DFF_X1          1  0.011   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 956: VIOLATED (-0.236 ns) Setup Check with Pin cpuregs_reg[15][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.002
          Data Path:+    0.394
              Slack:=   -0.236

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182420/ZN               -      A1->ZN  R     NAND2_X2        1  0.016   0.022    0.325  
  g182419/ZN               -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.347  
  FE_OCPC2391_n_33592/ZN   -      A->ZN   R     INV_X8         23  0.012   0.029    0.376  
  g151128/ZN               -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.392  
  cpuregs_reg[15][17]/D    -      D       F     DFF_X1          1  0.010   0.000    0.392  
#----------------------------------------------------------------------------------------
Path 957: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[5][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.390
              Slack:=   -0.235

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.029    0.314  
  FE_OCPC2405_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X4          5  0.017   0.018    0.332  
  FE_OCPC2409_FE_OFN36387_n_19601/Z   -      A->Z    F     BUF_X4          4  0.010   0.030    0.362  
  g150727__2703/ZN                    -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.386  
  cpuregs_reg[5][12]/D                -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------------------
Path 958: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[1][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.235

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.029    0.374  
  g180883/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.390  
  cpuregs_reg[1][19]/D              -      D       F     DFF_X1          1  0.009   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 959: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[30][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.235

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  g151400/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.390  
  cpuregs_reg[30][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 960: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[24][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.235

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  g151250/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.390  
  cpuregs_reg[24][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.390  
#-------------------------------------------------------------------------------------------------
Path 961: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[7][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.028
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.392
              Slack:=   -0.235

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.040    0.347  
  g152443/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.369  
  g150814/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.387  
  cpuregs_reg[7][7]/D              -      D       F     DFF_X1          1  0.018   0.000    0.387  
#------------------------------------------------------------------------------------------------
Path 962: VIOLATED (-0.235 ns) Setup Check with Pin count_cycle_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.139 (P)
            Arrival:=    0.093        0.022

              Setup:-    0.028
      Required Time:=    0.065
       Launch Clock:=    0.022
          Data Path:+    0.278
              Slack:=   -0.235

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.025    0.241  
  g170895/ZN                -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.255  
  FE_RC_2883_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.271  
  g158456/ZN                -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.283  
  g158284/ZN                -      A->ZN   R     INV_X1          1  0.020   0.016    0.299  
  count_cycle_reg[12]/D     -      D       R     DFF_X1          1  0.009   0.000    0.299  
#-----------------------------------------------------------------------------------------
Path 963: VIOLATED (-0.235 ns) Setup Check with Pin cpuregs_reg[27][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.235

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.029    0.374  
  g150848/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.015    0.389  
  cpuregs_reg[27][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.389  
#-------------------------------------------------------------------------------------------------
Path 964: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[22][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.384
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.026    0.371  
  g150712__2683/ZN                  -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.387  
  cpuregs_reg[22][19]/D             -      D       F     DFF_X1          1  0.012   0.000    0.387  
#-------------------------------------------------------------------------------------------------
Path 965: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[26][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  FE_RC_388_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.391  
  cpuregs_reg[26][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 966: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[28][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.388
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.030    0.375  
  g180884/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.391  
  cpuregs_reg[28][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.391  
#-------------------------------------------------------------------------------------------------
Path 967: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[11][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.234

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  g180889/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[11][19]/D             -      D       F     DFF_X1          1  0.012   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 968: VIOLATED (-0.234 ns) Setup Check with Pin cpuregs_reg[30][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.234

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g173142/ZN                         -      B1->ZN  F     AOI21_X2        1  0.037   0.023    0.329  
  FE_OCPC1067_n_23789/Z              -      A->Z    F     BUF_X4          4  0.014   0.035    0.364  
  g173148/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.388  
  cpuregs_reg[30][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.388  
#--------------------------------------------------------------------------------------------------
Path 969: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[23][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.233

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.021    0.358  
  g150744__2391/ZN                   -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.384  
  cpuregs_reg[23][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.384  
#--------------------------------------------------------------------------------------------------
Path 970: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[24][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.233

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g151238/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.389  
  cpuregs_reg[24][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 971: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[18][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.233

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.022    0.358  
  g151211/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.384  
  cpuregs_reg[18][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.384  
#--------------------------------------------------------------------------------------------------
Path 972: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[5][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.233

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  g150745__7675/ZN                  -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[5][19]/D              -      D       F     DFF_X1          1  0.011   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 973: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[4][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.387
              Slack:=   -0.233

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1668_n_20808/ZN  -      A->ZN   F     INV_X4          9  0.010   0.021    0.351  
  FE_RC_385_0/ZN          -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.382  
  cpuregs_reg[4][19]/D    -      D       R     DFF_X1          1  0.017   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 974: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[10][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.121 (P)
            Arrival:=    0.177        0.003

              Setup:-    0.024
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.233

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  g185230/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[10][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 975: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[19][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.233

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.022    0.358  
  g150577__184383/ZN                 -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.384  
  cpuregs_reg[19][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.384  
#--------------------------------------------------------------------------------------------------
Path 976: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[20][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.384
              Slack:=   -0.233

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.027    0.372  
  g183993/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.387  
  cpuregs_reg[20][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.387  
#-------------------------------------------------------------------------------------------------
Path 977: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[1][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.031
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.384
              Slack:=   -0.233

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  g173614/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.388  
  cpuregs_reg[1][7]/D              -      D       R     DFF_X1          1  0.017   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 978: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[6][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.233

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  g150796/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[6][19]/D              -      D       F     DFF_X1          1  0.010   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 979: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[11][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.233

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g173142/ZN                         -      B1->ZN  F     AOI21_X2        1  0.037   0.023    0.329  
  FE_OCPC1067_n_23789/Z              -      A->Z    F     BUF_X4          4  0.014   0.035    0.364  
  g173146/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.388  
  cpuregs_reg[11][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.388  
#--------------------------------------------------------------------------------------------------
Path 980: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[17][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.233

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.022    0.358  
  g151181/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.384  
  cpuregs_reg[17][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.384  
#--------------------------------------------------------------------------------------------------
Path 981: VIOLATED (-0.233 ns) Setup Check with Pin mem_wordsize_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.029
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.233

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rdata_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_rdata_reg/QN    -      CK->QN  R     DFF_X1          4  0.073   0.096    0.091  
  g17/ZN                 -      A1->ZN  F     NAND2_X1        2  0.022   0.021    0.112  
  g182745/ZN             -      A1->ZN  R     NAND2_X1        2  0.012   0.021    0.133  
  g164945/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.018    0.151  
  g164944/ZN             -      A1->ZN  R     NAND3_X2        1  0.010   0.020    0.172  
  g164943/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.191  
  g173793/ZN             -      A1->ZN  R     NAND2_X4        4  0.011   0.022    0.213  
  g170206/ZN             -      A2->ZN  F     NAND3_X2        5  0.015   0.033    0.246  
  g170205/ZN             -      A->ZN   R     INV_X2          2  0.020   0.018    0.264  
  g152999/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.277  
  g186451/ZN             -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.292  
  mem_wordsize_reg[1]/D  -      D       R     DFF_X1          1  0.012   0.000    0.292  
#--------------------------------------------------------------------------------------
Path 982: VIOLATED (-0.233 ns) Setup Check with Pin cpuregs_reg[20][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.233

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  FE_RC_1982_0/ZN                  -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.388  
  cpuregs_reg[20][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 983: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[2][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.232

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.025    0.370  
  g151014/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[2][19]/D              -      D       F     DFF_X1          1  0.012   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 984: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[3][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.177        0.003

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.232

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   R     XNOR2_X2        1  0.021   0.043    0.293  
  g157541/ZN                        -      B1->ZN  F     AOI21_X4        1  0.028   0.021    0.313  
  FE_OFC223_n_998/ZN                -      A->ZN   R     INV_X4          2  0.014   0.025    0.338  
  FE_OFC523_n_998/ZN                -      A->ZN   F     INV_X8         20  0.015   0.015    0.353  
  g180880/ZN                        -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.379  
  cpuregs_reg[3][19]/D              -      D       R     DFF_X1          1  0.017   0.000    0.379  
#-------------------------------------------------------------------------------------------------
Path 985: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[8][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.232

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.024    0.369  
  g150984/ZN                        -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.385  
  cpuregs_reg[8][19]/D              -      D       F     DFF_X1          1  0.009   0.000    0.385  
#-------------------------------------------------------------------------------------------------
Path 986: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[1][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.232

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g173142/ZN                         -      B1->ZN  F     AOI21_X2        1  0.037   0.023    0.329  
  FE_OCPC1067_n_23789/Z              -      A->Z    F     BUF_X4          4  0.014   0.034    0.363  
  g173602/ZN                         -      B1->ZN  R     OAI21_X2        1  0.009   0.023    0.386  
  cpuregs_reg[1][14]/D               -      D       R     DFF_X1          1  0.015   0.000    0.386  
#--------------------------------------------------------------------------------------------------
Path 987: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[15][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.232

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  g151117/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.388  
  cpuregs_reg[15][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 988: VIOLATED (-0.232 ns) Setup Check with Pin cpuregs_reg[7][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.028
      Required Time:=    0.156
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.232

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.040    0.348  
  g152445/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.023    0.370  
  g150815/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.388  
  cpuregs_reg[7][9]/D              -      D       F     DFF_X1          1  0.018   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 989: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[16][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.231

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.020    0.357  
  g151151/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.383  
  cpuregs_reg[16][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 990: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[13][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.231

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.026    0.371  
  FE_RC_409_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.386  
  cpuregs_reg[13][19]/D             -      D       F     DFF_X1          1  0.009   0.000    0.386  
#-------------------------------------------------------------------------------------------------
Path 991: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[15][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.231

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC522_n_998/ZN                -      A->ZN   R     INV_X4         11  0.010   0.025    0.370  
  g180882/ZN                        -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.385  
  cpuregs_reg[15][19]/D             -      D       F     DFF_X1          1  0.010   0.000    0.385  
#-------------------------------------------------------------------------------------------------
Path 992: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[14][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.188        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.231

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g151087/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.388  
  cpuregs_reg[14][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 993: VIOLATED (-0.231 ns) Setup Check with Pin mem_wordsize_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wordsize_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.029
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.294
              Slack:=   -0.231

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rdata_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_rdata_reg/QN    -      CK->QN  R     DFF_X1          4  0.073   0.096    0.091  
  g17/ZN                 -      A1->ZN  F     NAND2_X1        2  0.022   0.021    0.112  
  g182745/ZN             -      A1->ZN  R     NAND2_X1        2  0.012   0.021    0.133  
  g164945/ZN             -      A1->ZN  F     NAND2_X1        1  0.014   0.018    0.151  
  g164944/ZN             -      A1->ZN  R     NAND3_X2        1  0.010   0.020    0.172  
  g164943/ZN             -      A1->ZN  F     NAND2_X4        4  0.015   0.020    0.191  
  g173793/ZN             -      A1->ZN  R     NAND2_X4        4  0.011   0.022    0.213  
  g170206/ZN             -      A2->ZN  F     NAND3_X2        5  0.015   0.033    0.246  
  g170205/ZN             -      A->ZN   R     INV_X2          2  0.020   0.018    0.264  
  g152998/ZN             -      A1->ZN  F     NAND2_X1        1  0.009   0.012    0.277  
  g181016/ZN             -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.290  
  mem_wordsize_reg[0]/D  -      D       R     DFF_X1          1  0.011   0.000    0.290  
#--------------------------------------------------------------------------------------
Path 994: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[31][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.231

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.036    0.368  
  g178336/ZN                         -      B1->ZN  F     OAI21_X1        1  0.026   0.016    0.385  
  cpuregs_reg[31][15]/D              -      D       F     DFF_X1          1  0.013   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 995: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[9][19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.231

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK                  -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q                   -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN            -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  add_1312_30_g7072/ZN              -      A1->ZN  R     NOR2_X1         1  0.012   0.027    0.180  
  FE_OCPC2103_add_1312_30_n_8306/Z  -      A->Z    R     BUF_X2          2  0.018   0.035    0.215  
  add_1312_30_g7013/ZN              -      A2->ZN  F     NAND4_X2        1  0.016   0.035    0.250  
  add_1312_30_g6995/ZN              -      A->ZN   F     XNOR2_X2        1  0.021   0.046    0.296  
  g157541/ZN                        -      B1->ZN  R     AOI21_X4        1  0.015   0.032    0.328  
  FE_OFC223_n_998/ZN                -      A->ZN   F     INV_X4          2  0.024   0.018    0.345  
  FE_OFC523_n_998/ZN                -      A->ZN   R     INV_X8         20  0.010   0.022    0.367  
  g180888/ZN                        -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.383  
  cpuregs_reg[9][19]/D              -      D       F     DFF_X1          1  0.012   0.000    0.383  
#-------------------------------------------------------------------------------------------------
Path 996: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[24][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.231

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1581_0/ZN                     -      A2->ZN  R     NAND2_X1        1  0.013   0.031    0.291  
  FE_RC_1577_0/ZN                     -      B2->ZN  F     AOI21_X4        1  0.021   0.021    0.313  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   R     INV_X8          2  0.013   0.024    0.337  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   F     INV_X16        29  0.014   0.015    0.352  
  g173271/ZN                          -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.381  
  cpuregs_reg[24][9]/D                -      D       R     DFF_X1          1  0.017   0.000    0.381  
#---------------------------------------------------------------------------------------------------
Path 997: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[30][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.231

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.022    0.359  
  g173716/ZN                         -      B1->ZN  R     OAI21_X2        1  0.012   0.023    0.382  
  cpuregs_reg[30][10]/D              -      D       R     DFF_X1          1  0.014   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 998: VIOLATED (-0.231 ns) Setup Check with Pin cpuregs_reg[4][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.231

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1668_n_20808/ZN  -      A->ZN   F     INV_X4          9  0.010   0.018    0.349  
  g150619__5019/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.381  
  cpuregs_reg[4][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 999: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[23][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.188        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.384
              Slack:=   -0.230

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  g150740__2683/ZN                 -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.388  
  cpuregs_reg[23][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 1000: VIOLATED (-0.230 ns) Setup Check with Pin count_instr_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.021
          Data Path:+    0.298
              Slack:=   -0.230

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_instr_reg[7]/CK     -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN           -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  inc_add_1559_34_g1141/ZN  -      A->ZN   R     INV_X1          1  0.018   0.021    0.191  
  inc_add_1559_34_g1050/ZN  -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  inc_add_1559_34_g1040/ZN  -      A->ZN   R     INV_X4         10  0.015   0.025    0.240  
  inc_add_1559_34_g1018/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.258  
  FE_RC_1850_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.276  
  FE_RC_1849_0/ZN           -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.295  
  g173664/ZN                -      B1->ZN  R     OAI21_X1        1  0.010   0.024    0.319  
  count_instr_reg[10]/D     -      D       R     DFF_X1          1  0.016   0.000    0.319  
#-----------------------------------------------------------------------------------------
Path 1001: VIOLATED (-0.230 ns) Setup Check with Pin mem_do_prefetch_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_prefetch_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.298
              Slack:=   -0.230

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK         -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q          -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN                  -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN      -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z       -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN                  -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841_dup/ZN  -      A->ZN   R     INV_X8          3  0.017   0.018    0.220  
  FE_OCPC1865_n_31841/ZN      -      A->ZN   F     INV_X1          1  0.009   0.009    0.229  
  g183242/ZN                  -      A1->ZN  R     NOR2_X2         2  0.005   0.022    0.251  
  FE_RC_2886_0/ZN             -      A3->ZN  F     NAND3_X1        1  0.016   0.023    0.274  
  FE_RC_2885_0/ZN             -      A->ZN   R     OAI21_X1        1  0.011   0.021    0.295  
  mem_do_prefetch_reg/D       -      D       R     DFF_X1          1  0.017   0.000    0.295  
#-------------------------------------------------------------------------------------------
Path 1002: VIOLATED (-0.230 ns) Setup Check with Pin count_instr_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.030
      Required Time:=    0.088
       Launch Clock:=    0.021
          Data Path:+    0.298
              Slack:=   -0.230

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_instr_reg[7]/CK     -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN           -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  inc_add_1559_34_g1141/ZN  -      A->ZN   R     INV_X1          1  0.018   0.021    0.191  
  inc_add_1559_34_g1050/ZN  -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  inc_add_1559_34_g1040/ZN  -      A->ZN   R     INV_X4         10  0.015   0.025    0.240  
  inc_add_1559_34_g1016/ZN  -      A1->ZN  F     NAND2_X1        2  0.014   0.018    0.258  
  FE_RC_1858_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.010   0.017    0.276  
  FE_RC_1857_0/ZN           -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.294  
  g173666/ZN                -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.319  
  count_instr_reg[9]/D      -      D       R     DFF_X1          1  0.016   0.000    0.319  
#-----------------------------------------------------------------------------------------
Path 1003: VIOLATED (-0.230 ns) Setup Check with Pin mem_wdata_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.287
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  g176666/ZN              -      B1->ZN  R     OAI222_X1       1  0.011   0.042    0.282  
  mem_wdata_reg[21]/D     -      D       R     DFF_X1          1  0.046   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1004: VIOLATED (-0.230 ns) Setup Check with Pin mem_wdata_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.287
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  g176659/ZN              -      B1->ZN  R     OAI222_X1       1  0.011   0.042    0.282  
  mem_wdata_reg[20]/D     -      D       R     DFF_X1          1  0.046   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1005: VIOLATED (-0.230 ns) Setup Check with Pin count_instr_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK          -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q           -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN                   -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN       -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z        -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN                   -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN       -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN       -      A->ZN   F     INV_X4         18  0.019   0.021    0.255  
  FE_OCPC1320_FE_OFN35804_n/Z  -      A->Z    F     BUF_X4         10  0.014   0.036    0.291  
  g178463/ZN                   -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.321  
  count_instr_reg[5]/D         -      D       R     DFF_X1          1  0.017   0.000    0.321  
#--------------------------------------------------------------------------------------------
Path 1006: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[25][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.031
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151267/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.384  
  cpuregs_reg[25][6]/D    -      D       R     DFF_X1          1  0.018   0.000    0.384  
#---------------------------------------------------------------------------------------
Path 1007: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[7][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.028
      Required Time:=    0.157
       Launch Clock:=   -0.005
          Data Path:+    0.392
              Slack:=   -0.230

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.039    0.346  
  g152454/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.023    0.369  
  g178338/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.387  
  cpuregs_reg[7][15]/D             -      D       F     DFF_X1          1  0.018   0.000    0.387  
#------------------------------------------------------------------------------------------------
Path 1008: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[2][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.017    0.354  
  g151007/ZN                         -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.380  
  cpuregs_reg[2][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1009: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[6][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.027
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.297  
  FE_RC_372_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.318  
  FE_RC_370_0/ZN                     -      A1->ZN  F     NAND2_X4        1  0.013   0.019    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   R     INV_X8         27  0.010   0.030    0.367  
  g150786/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.383  
  cpuregs_reg[6][10]/D               -      D       F     DFF_X1          1  0.015   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1010: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[24][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g184373/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[24][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1011: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[26][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g184384/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[26][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1012: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[31][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.022    0.359  
  g151421/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[31][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1013: VIOLATED (-0.230 ns) Setup Check with Pin count_instr_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.324
              Slack:=   -0.230

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK          -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q           -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN                   -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN       -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z        -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN                   -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN       -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN       -      A->ZN   F     INV_X4         18  0.019   0.021    0.255  
  FE_OCPC1320_FE_OFN35804_n/Z  -      A->Z    F     BUF_X4         10  0.014   0.036    0.291  
  g156876/ZN                   -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.321  
  count_instr_reg[7]/D         -      D       R     DFF_X1          1  0.017   0.000    0.321  
#--------------------------------------------------------------------------------------------
Path 1014: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[10][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.230

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.023    0.359  
  g185194/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.387  
  cpuregs_reg[10][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.387  
#------------------------------------------------------------------------------------------------
Path 1015: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[4][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.230

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.023    0.359  
  g150620__1857/ZN                 -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.386  
  cpuregs_reg[4][7]/D              -      D       R     DFF_X1          1  0.017   0.000    0.386  
#------------------------------------------------------------------------------------------------
Path 1016: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[31][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.116 (P)
            Arrival:=    0.180       -0.002

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.230

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g177484/ZN               -      B1->ZN  R     AOI21_X2        1  0.016   0.032    0.336  
  FE_OCPC1170_n_28329/Z    -      A->Z    R     BUF_X4          4  0.025   0.032    0.368  
  g177490/ZN               -      B2->ZN  F     OAI21_X1        1  0.012   0.016    0.384  
  cpuregs_reg[31][17]/D    -      D       F     DFF_X1          1  0.012   0.000    0.384  
#----------------------------------------------------------------------------------------
Path 1017: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[4][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1668_n_20808/ZN  -      A->ZN   F     INV_X4          9  0.010   0.018    0.349  
  g150626__4547/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.380  
  cpuregs_reg[4][9]/D     -      D       R     DFF_X1          1  0.016   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1018: VIOLATED (-0.230 ns) Setup Check with Pin cpuregs_reg[17][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.026
      Required Time:=    0.185
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.230

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g185547/ZN              -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.414  
  cpuregs_reg[17][30]/D   -      D       F     DFF_X1          1  0.013   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 1019: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[15][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.017    0.354  
  g151121/ZN                         -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.380  
  cpuregs_reg[15][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1020: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[31][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151417/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[31][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1021: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[27][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g150834/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[27][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1022: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[28][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g184385/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[28][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1023: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[25][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g184379/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.385  
  cpuregs_reg[25][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1024: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[18][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g151207/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.380  
  cpuregs_reg[18][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1025: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[5][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.017    0.354  
  g150716__2391/ZN                   -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.379  
  cpuregs_reg[5][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 1026: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[5][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.229

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.030    0.314  
  FE_OCPC1785_FE_OFN36384_n_19601/ZN  -      A->ZN   F     INV_X4          7  0.017   0.015    0.329  
  FE_OCPC2365_n_19601/Z               -      A->Z    F     BUF_X2          2  0.009   0.030    0.359  
  g150725__173268/ZN                  -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.383  
  cpuregs_reg[5][9]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.383  
#---------------------------------------------------------------------------------------------------
Path 1027: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[6][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.022    0.358  
  g150784/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.385  
  cpuregs_reg[6][7]/D              -      D       R     DFF_X1          1  0.017   0.000    0.385  
#------------------------------------------------------------------------------------------------
Path 1028: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[29][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.023    0.359  
  g151361/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.385  
  cpuregs_reg[29][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1029: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[10][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.021    0.352  
  g185224/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.379  
  cpuregs_reg[10][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 1030: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[17][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.041    0.366  
  g151183/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.382  
  cpuregs_reg[17][12]/D              -      D       F     DFF_X1          1  0.013   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1031: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[7][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.028
      Required Time:=    0.158
       Launch Clock:=   -0.005
          Data Path:+    0.392
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.040    0.347  
  g152448/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.369  
  g150819/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.387  
  cpuregs_reg[7][12]/D             -      D       F     DFF_X1          1  0.018   0.000    0.387  
#------------------------------------------------------------------------------------------------
Path 1032: VIOLATED (-0.229 ns) Setup Check with Pin mem_wdata_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.017    0.238  
  g176673/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.043    0.281  
  mem_wdata_reg[8]/D      -      D       R     DFF_X1          1  0.047   0.000    0.281  
#---------------------------------------------------------------------------------------
Path 1033: VIOLATED (-0.229 ns) Setup Check with Pin mem_wdata_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  g176662/ZN              -      B1->ZN  R     OAI222_X1       1  0.011   0.041    0.281  
  mem_wdata_reg[19]/D     -      D       R     DFF_X1          1  0.044   0.000    0.281  
#---------------------------------------------------------------------------------------
Path 1034: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[16][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g151147/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.380  
  cpuregs_reg[16][6]/D    -      D       R     DFF_X1          1  0.018   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1035: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[7][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.113 (P)
            Arrival:=    0.182       -0.005

              Setup:-    0.028
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.036    0.344  
  g152449/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.366  
  g185697/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.383  
  cpuregs_reg[7][13]/D             -      D       F     DFF_X1          1  0.018   0.000    0.383  
#------------------------------------------------------------------------------------------------
Path 1036: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[24][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151236/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.383  
  cpuregs_reg[24][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.383  
#---------------------------------------------------------------------------------------
Path 1037: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[18][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.398  
  g169495/ZN              -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.414  
  cpuregs_reg[18][31]/D   -      D       F     DFF_X1          1  0.011   0.000    0.414  
#---------------------------------------------------------------------------------------
Path 1038: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[21][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.297  
  FE_RC_372_0/ZN                     -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.318  
  FE_RC_370_0/ZN                     -      A1->ZN  F     NAND2_X4        1  0.013   0.019    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   R     INV_X8         27  0.010   0.034    0.371  
  g150654__4547/ZN                   -      B1->ZN  F     OAI21_X2        1  0.024   0.015    0.386  
  cpuregs_reg[21][10]/D              -      D       F     DFF_X1          1  0.011   0.000    0.386  
#--------------------------------------------------------------------------------------------------
Path 1039: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[2][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.021    0.357  
  g151003/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.385  
  cpuregs_reg[2][7]/D              -      D       R     DFF_X1          1  0.017   0.000    0.385  
#------------------------------------------------------------------------------------------------
Path 1040: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[21][31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.412
              Slack:=   -0.229

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2597_0/ZN         -      A3->ZN  F     NAND3_X2        1  0.013   0.024    0.281  
  add_1312_30_g6999/ZN    -      A->ZN   F     XNOR2_X2        1  0.012   0.037    0.318  
  g158363/ZN              -      A1->ZN  R     NAND2_X2        1  0.014   0.021    0.339  
  g169492/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.025    0.365  
  FE_DBTC10_n_19931/ZN    -      A->ZN   R     INV_X4         12  0.015   0.034    0.398  
  g150684__169519/ZN      -      B1->ZN  F     OAI21_X1        1  0.022   0.016    0.415  
  cpuregs_reg[21][31]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 1041: VIOLATED (-0.229 ns) Setup Check with Pin cpuregs_reg[13][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.383
              Slack:=   -0.229

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.028    0.302  
  FE_OCPC2371_FE_OFN27_n_35786/Z   -      A->Z    R     BUF_X8          2  0.018   0.030    0.332  
  FE_OCPC1778_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X4          8  0.011   0.016    0.348  
  g151067/ZN                       -      B2->ZN  R     OAI21_X1        1  0.009   0.030    0.378  
  cpuregs_reg[13][16]/D            -      D       R     DFF_X1          1  0.017   0.000    0.378  
#------------------------------------------------------------------------------------------------
Path 1042: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[21][30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.024
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.411
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7038/ZN    -      A->ZN   R     INV_X8         13  0.012   0.023    0.258  
  FE_RC_2664_0/ZN         -      A3->ZN  F     NAND3_X4        1  0.013   0.020    0.278  
  add_1312_30_g7003/ZN    -      A->ZN   F     XNOR2_X2        1  0.009   0.035    0.313  
  g158375/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.021    0.334  
  g185534/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.028    0.362  
  FE_DBTC0_n_36987/ZN     -      A->ZN   R     INV_X4         14  0.017   0.036    0.398  
  g150683__185563/ZN      -      B1->ZN  F     OAI21_X1        1  0.024   0.016    0.415  
  cpuregs_reg[21][30]/D   -      D       F     DFF_X1          1  0.010   0.000    0.415  
#---------------------------------------------------------------------------------------
Path 1043: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[25][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g151270/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[25][9]/D                -      D       F     DFF_X1          1  0.012   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1044: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[7][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[7][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.113 (P)
            Arrival:=    0.187       -0.005

              Setup:-    0.028
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.393
              Slack:=   -0.228

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562_dup/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.279  
  FE_OCPC1707_n_24312/ZN           -      A->ZN   R     INV_X4          3  0.015   0.028    0.307  
  FE_OCPC1719_FE_OFN18_n_24312/ZN  -      A->ZN   F     INV_X2         20  0.017   0.040    0.348  
  g152446/ZN                       -      A1->ZN  R     NAND2_X1        1  0.026   0.022    0.370  
  g150816/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.388  
  cpuregs_reg[7][10]/D             -      D       F     DFF_X1          1  0.018   0.000    0.388  
#------------------------------------------------------------------------------------------------
Path 1045: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[28][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151328/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[28][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1046: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[18][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.228

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.041    0.366  
  g151213/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.381  
  cpuregs_reg[18][12]/D              -      D       F     DFF_X1          1  0.011   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1047: VIOLATED (-0.228 ns) Setup Check with Pin mem_wdata_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.284
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.017    0.238  
  g176674/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.042    0.280  
  mem_wdata_reg[10]/D     -      D       R     DFF_X1          1  0.046   0.000    0.280  
#---------------------------------------------------------------------------------------
Path 1048: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[28][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g151331/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[28][9]/D                -      D       F     DFF_X1          1  0.011   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1049: VIOLATED (-0.228 ns) Setup Check with Pin mem_wdata_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.032
      Required Time:=    0.056
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.016    0.238  
  g156981/ZN              -      A->ZN   R     INV_X1          1  0.010   0.013    0.251  
  g180802/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.263  
  g154299/ZN              -      A->ZN   R     OAI211_X1       1  0.008   0.022    0.284  
  mem_wdata_reg[14]/D     -      D       R     DFF_X1          1  0.022   0.000    0.284  
#---------------------------------------------------------------------------------------
Path 1050: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[31][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g151420/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[31][9]/D                -      D       F     DFF_X1          1  0.011   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1051: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[3][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.228

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g180772/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.378  
  cpuregs_reg[3][15]/D               -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 1052: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[27][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g150833/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[27][9]/D                -      D       F     DFF_X1          1  0.010   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1053: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[16][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  g151148/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.024    0.385  
  cpuregs_reg[16][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.385  
#------------------------------------------------------------------------------------------------
Path 1054: VIOLATED (-0.228 ns) Setup Check with Pin count_instr_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.021
          Data Path:+    0.296
              Slack:=   -0.228

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_OCPC1759_count_instr_3/Z  -      A->Z    R     BUF_X1          3  0.020   0.038    0.174  
  inc_add_1559_34_g175683/ZN   -      A1->ZN  R     AND2_X1         1  0.018   0.034    0.208  
  inc_add_1559_34_g184562/ZN   -      A2->ZN  F     NAND2_X1        3  0.009   0.023    0.230  
  FE_OCPC2197_n_35983/ZN       -      A->ZN   R     INV_X1          4  0.014   0.028    0.259  
  g184552/ZN                   -      B1->ZN  F     OAI221_X1       1  0.019   0.030    0.289  
  FE_RC_462_0/ZN               -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.317  
  count_instr_reg[6]/D         -      D       R     DFF_X1          1  0.016   0.000    0.317  
#--------------------------------------------------------------------------------------------
Path 1055: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[4][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.177       -0.005

              Setup:-    0.031
      Required Time:=    0.146
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.015    0.348  
  g150604__2391/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.374  
  cpuregs_reg[4][1]/D     -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1056: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[26][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g151300/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[26][9]/D                -      D       F     DFF_X1          1  0.010   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1057: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[4][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.383
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.015    0.347  
  g150637__5953/ZN        -      B2->ZN  R     OAI21_X1        1  0.009   0.031    0.378  
  cpuregs_reg[4][12]/D    -      D       R     DFF_X1          1  0.018   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1058: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[29][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151357/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[29][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1059: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[5][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.386
              Slack:=   -0.228

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.030    0.314  
  FE_OCPC2408_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X2         10  0.017   0.030    0.344  
  g152360/ZN                          -      A1->ZN  R     NAND2_X1        1  0.018   0.019    0.363  
  g150735__4296/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.381  
  cpuregs_reg[5][16]/D                -      D       F     DFF_X1          1  0.011   0.000    0.381  
#---------------------------------------------------------------------------------------------------
Path 1060: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[16][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.228

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.041    0.366  
  g151153/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.381  
  cpuregs_reg[16][12]/D              -      D       F     DFF_X1          1  0.010   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1061: VIOLATED (-0.228 ns) Setup Check with Pin cpuregs_reg[17][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.228

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.353  
  g151177/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.379  
  cpuregs_reg[17][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1062: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[19][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.188        0.003

              Setup:-    0.030
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.227

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g150574__176743/ZN               -      B1->ZN  R     OAI21_X2        1  0.016   0.024    0.385  
  cpuregs_reg[19][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.385  
#------------------------------------------------------------------------------------------------
Path 1063: VIOLATED (-0.227 ns) Setup Check with Pin latched_is_lu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.298
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_rdata_reg/QN     -      CK->QN  F     DFF_X1          4  0.073   0.094    0.089  
  g17/ZN                  -      A1->ZN  R     NAND2_X1        2  0.018   0.023    0.113  
  g182745/ZN              -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.131  
  g164945/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.150  
  g164944/ZN              -      A1->ZN  F     NAND3_X2        1  0.012   0.023    0.173  
  g164943/ZN              -      A1->ZN  R     NAND2_X4        4  0.014   0.023    0.196  
  g166916/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.021    0.217  
  g166915/ZN              -      A->ZN   R     INV_X1          1  0.012   0.018    0.235  
  g185411/ZN              -      B1->ZN  F     OAI21_X2        1  0.010   0.016    0.251  
  FE_OCPC1392_n_36864/ZN  -      A->ZN   R     INV_X2          3  0.012   0.017    0.268  
  g152988/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.281  
  g152917/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.294  
  latched_is_lu_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 1064: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[27][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.021    0.356  
  g150828/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[27][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1065: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[26][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151298/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[26][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1066: VIOLATED (-0.227 ns) Setup Check with Pin mem_wdata_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.283
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.017    0.238  
  g176676/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.041    0.279  
  mem_wdata_reg[9]/D      -      D       R     DFF_X1          1  0.045   0.000    0.279  
#---------------------------------------------------------------------------------------
Path 1067: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[22][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.227

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.021    0.356  
  g150695__7114/ZN                 -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.384  
  cpuregs_reg[22][7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.384  
#------------------------------------------------------------------------------------------------
Path 1068: VIOLATED (-0.227 ns) Setup Check with Pin count_instr_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.136 (P)
            Arrival:=    0.118        0.018

              Setup:-    0.030
      Required Time:=    0.088
       Launch Clock:=    0.018
          Data Path:+    0.297
              Slack:=   -0.227

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      62  0.066       -    0.018  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.066   0.107    0.125  
  inc_add_1559_34_g1215/ZN              -      A2->ZN  R     AND2_X2         2  0.012   0.034    0.158  
  FE_OCPC1751_inc_add_1559_34_n_1034/Z  -      A->Z    R     BUF_X1          2  0.010   0.026    0.184  
  FE_OCPC2447_inc_add_1559_34_n_1034/Z  -      A->Z    R     BUF_X1          2  0.010   0.028    0.212  
  inc_add_1559_34_g1127/ZN              -      A1->ZN  R     AND2_X2         1  0.012   0.030    0.242  
  inc_add_1559_34_g1025/ZN              -      A2->ZN  F     NAND2_X2        2  0.009   0.013    0.256  
  FE_RC_1854_0/ZN                       -      A2->ZN  R     NAND2_X1        1  0.008   0.016    0.272  
  FE_RC_1853_0/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.290  
  g173670/ZN                            -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.315  
  count_instr_reg[11]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.315  
#-----------------------------------------------------------------------------------------------------
Path 1069: VIOLATED (-0.227 ns) Setup Check with Pin count_instr_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.021
          Data Path:+    0.295
              Slack:=   -0.227

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_instr_reg[7]/CK     -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN           -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  inc_add_1559_34_g1141/ZN  -      A->ZN   R     INV_X1          1  0.018   0.021    0.191  
  inc_add_1559_34_g1050/ZN  -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  inc_add_1559_34_g1040/ZN  -      A->ZN   R     INV_X4         10  0.015   0.025    0.240  
  inc_add_1559_34_g1026/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.256  
  inc_add_1559_34_g964/ZN   -      A->ZN   R     XNOR2_X1        1  0.009   0.028    0.284  
  g159610/ZN                -      A->ZN   F     INV_X1          1  0.020   0.009    0.293  
  g173663/ZN                -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.316  
  count_instr_reg[15]/D     -      D       R     DFF_X1          1  0.016   0.000    0.316  
#-----------------------------------------------------------------------------------------
Path 1070: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[18][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.188        0.003

              Setup:-    0.030
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.227

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.024    0.360  
  g151208/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.024    0.385  
  cpuregs_reg[18][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.385  
#------------------------------------------------------------------------------------------------
Path 1071: VIOLATED (-0.227 ns) Setup Check with Pin latched_is_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.298
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_rdata_reg/QN     -      CK->QN  F     DFF_X1          4  0.073   0.094    0.089  
  g17/ZN                  -      A1->ZN  R     NAND2_X1        2  0.018   0.023    0.113  
  g182745/ZN              -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.131  
  g164945/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.150  
  g164944/ZN              -      A1->ZN  F     NAND3_X2        1  0.012   0.023    0.173  
  g164943/ZN              -      A1->ZN  R     NAND2_X4        4  0.014   0.023    0.196  
  g166916/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.021    0.217  
  g166915/ZN              -      A->ZN   R     INV_X1          1  0.012   0.018    0.235  
  g185411/ZN              -      B1->ZN  F     OAI21_X2        1  0.010   0.016    0.251  
  FE_OCPC1392_n_36864/ZN  -      A->ZN   R     INV_X2          3  0.012   0.017    0.268  
  g152987/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.281  
  g152916/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.294  
  latched_is_lh_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.294  
#---------------------------------------------------------------------------------------
Path 1072: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[11][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.021    0.356  
  g152599/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.382  
  cpuregs_reg[11][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.382  
#---------------------------------------------------------------------------------------
Path 1073: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[20][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.227

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.041    0.365  
  FE_RC_1987_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.381  
  cpuregs_reg[20][12]/D              -      D       F     DFF_X1          1  0.009   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1074: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[14][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.227

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.019    0.355  
  g151091/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.381  
  cpuregs_reg[14][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1075: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[22][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.385
              Slack:=   -0.227

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.313  
  FE_OCPC1079_n_20825/ZN  -      A->ZN   F     INV_X8         34  0.027   0.030    0.343  
  g152329/ZN              -      A1->ZN  R     NAND2_X1        1  0.018   0.020    0.363  
  g150708__3772/ZN        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.380  
  cpuregs_reg[22][16]/D   -      D       F     DFF_X1          1  0.012   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1076: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[21][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.227

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.023    0.359  
  FE_RC_1988_0/ZN                  -      B1->ZN  R     OAI21_X2        1  0.016   0.025    0.384  
  cpuregs_reg[21][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.384  
#------------------------------------------------------------------------------------------------
Path 1077: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[4][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[4][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.386
              Slack:=   -0.227

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g177484/ZN               -      B1->ZN  R     AOI21_X2        1  0.016   0.032    0.336  
  FE_OCPC1170_n_28329/Z    -      A->Z    R     BUF_X4          4  0.025   0.032    0.368  
  g150649__177489/ZN       -      B2->ZN  F     OAI21_X1        1  0.012   0.016    0.384  
  cpuregs_reg[4][17]/D     -      D       F     DFF_X1          1  0.009   0.000    0.384  
#----------------------------------------------------------------------------------------
Path 1078: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[5][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.227

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.019    0.355  
  g150711__9682/ZN                 -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.382  
  cpuregs_reg[5][7]/D              -      D       R     DFF_X1          1  0.016   0.000    0.382  
#------------------------------------------------------------------------------------------------
Path 1079: VIOLATED (-0.227 ns) Setup Check with Pin cpuregs_reg[12][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.227

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1581_0/ZN                     -      A2->ZN  R     NAND2_X1        1  0.013   0.031    0.291  
  FE_RC_1577_0/ZN                     -      B2->ZN  F     AOI21_X4        1  0.021   0.021    0.313  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   R     INV_X8          2  0.013   0.024    0.337  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   F     INV_X16        29  0.014   0.014    0.351  
  g151450/ZN                          -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.380  
  cpuregs_reg[12][9]/D                -      D       R     DFF_X1          1  0.016   0.000    0.380  
#---------------------------------------------------------------------------------------------------
Path 1080: VIOLATED (-0.227 ns) Setup Check with Pin reg_pc_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.302
              Slack:=   -0.227

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC775_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X8          3  0.015   0.017    0.171  
  g164187/ZN                        -      A1->ZN  F     NAND2_X4        1  0.009   0.012    0.184  
  FE_RC_965_0/ZN                    -      A1->ZN  R     NAND2_X4        1  0.008   0.018    0.202  
  FE_RC_966_0/ZN                    -      A->ZN   F     INV_X8          4  0.013   0.013    0.215  
  g173911/ZN                        -      B1->ZN  R     OAI21_X4        2  0.007   0.027    0.241  
  FE_OCPC1539_n_11110/Z             -      A->Z    R     BUF_X1          1  0.019   0.026    0.267  
  g161985/ZN                        -      A->ZN   F     INV_X1          1  0.007   0.007    0.275  
  g179008/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.298  
  reg_pc_reg[14]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.298  
#-------------------------------------------------------------------------------------------------
Path 1081: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[24][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.226

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN             -      A1->ZN  R     AND2_X4         4  0.018   0.061    0.318  
  FE_OFC698_n_20837/ZN   -      A->ZN   F     INV_X8         20  0.032   0.026    0.344  
  g151247/ZN             -      B2->ZN  R     OAI21_X1        1  0.017   0.032    0.376  
  cpuregs_reg[24][16]/D  -      D       R     DFF_X1          1  0.016   0.000    0.376  
#--------------------------------------------------------------------------------------
Path 1082: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[12][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.021    0.355  
  g151447/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.381  
  cpuregs_reg[12][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1083: VIOLATED (-0.226 ns) Setup Check with Pin mem_wdata_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.017    0.238  
  g176677/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.040    0.278  
  mem_wdata_reg[11]/D     -      D       R     DFF_X1          1  0.044   0.000    0.278  
#---------------------------------------------------------------------------------------
Path 1084: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[17][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.026
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.226

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g151180/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.384  
  cpuregs_reg[17][9]/D                -      D       F     DFF_X1          1  0.013   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1085: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[4][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.226

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.017    0.354  
  g150629__184381/ZN                 -      B1->ZN  R     OAI21_X2        1  0.011   0.023    0.377  
  cpuregs_reg[4][10]/D               -      D       R     DFF_X1          1  0.014   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 1086: VIOLATED (-0.226 ns) Setup Check with Pin latched_is_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) latched_is_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.297
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_rdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_rdata_reg/QN     -      CK->QN  F     DFF_X1          4  0.073   0.094    0.089  
  g17/ZN                  -      A1->ZN  R     NAND2_X1        2  0.018   0.023    0.113  
  g182745/ZN              -      A1->ZN  F     NAND2_X1        2  0.013   0.019    0.131  
  g164945/ZN              -      A1->ZN  R     NAND2_X1        1  0.010   0.019    0.150  
  g164944/ZN              -      A1->ZN  F     NAND3_X2        1  0.012   0.023    0.173  
  g164943/ZN              -      A1->ZN  R     NAND2_X4        4  0.014   0.023    0.196  
  g166916/ZN              -      A1->ZN  F     NAND2_X4        5  0.014   0.021    0.217  
  g166915/ZN              -      A->ZN   R     INV_X1          1  0.012   0.018    0.235  
  g185411/ZN              -      B1->ZN  F     OAI21_X2        1  0.010   0.016    0.251  
  FE_OCPC1392_n_36864/ZN  -      A->ZN   R     INV_X2          3  0.012   0.017    0.268  
  g152986/ZN              -      A1->ZN  F     NAND2_X1        1  0.010   0.013    0.281  
  g152915/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.293  
  latched_is_lb_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 1087: VIOLATED (-0.226 ns) Setup Check with Pin mem_wdata_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.016    0.238  
  g176675/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.040    0.278  
  mem_wdata_reg[13]/D     -      D       R     DFF_X1          1  0.044   0.000    0.278  
#---------------------------------------------------------------------------------------
Path 1088: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[9][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.226

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.023    0.359  
  g152584/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.025    0.383  
  cpuregs_reg[9][7]/D              -      D       R     DFF_X1          1  0.014   0.000    0.383  
#------------------------------------------------------------------------------------------------
Path 1089: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.021
          Data Path:+    0.294
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_instr_reg[7]/CK     -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN           -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  inc_add_1559_34_g1141/ZN  -      A->ZN   R     INV_X1          1  0.018   0.021    0.191  
  inc_add_1559_34_g1050/ZN  -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  inc_add_1559_34_g1040/ZN  -      A->ZN   R     INV_X4         10  0.015   0.025    0.240  
  inc_add_1559_34_g1024/ZN  -      A1->ZN  F     NAND2_X1        1  0.014   0.016    0.256  
  inc_add_1559_34_g965/ZN   -      A->ZN   R     XNOR2_X1        1  0.009   0.027    0.283  
  g158546/ZN                -      A->ZN   F     INV_X1          1  0.019   0.009    0.292  
  g173669/ZN                -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.315  
  count_instr_reg[13]/D     -      D       R     DFF_X1          1  0.016   0.000    0.315  
#-----------------------------------------------------------------------------------------
Path 1090: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[4][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.177       -0.005

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.015    0.348  
  g168008/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.372  
  cpuregs_reg[4][0]/D     -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1091: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[8][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.226

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.018    0.354  
  g150431__9682/ZN                   -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.380  
  cpuregs_reg[8][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1092: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.029
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.321
              Slack:=   -0.226

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK          -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q           -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN                   -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN       -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z        -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN                   -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN       -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN       -      A->ZN   F     INV_X4         18  0.019   0.021    0.255  
  FE_OCPC1320_FE_OFN35804_n/Z  -      A->Z    F     BUF_X4         10  0.014   0.035    0.290  
  g173667/ZN                   -      B2->ZN  R     OAI21_X2        1  0.010   0.027    0.317  
  count_instr_reg[16]/D        -      D       R     DFF_X1          1  0.014   0.000    0.317  
#--------------------------------------------------------------------------------------------
Path 1093: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[20][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.226

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  FE_RC_1983_0/ZN                     -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.383  
  cpuregs_reg[20][9]/D                -      D       F     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------------------
Path 1094: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[13][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.029
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.021    0.355  
  g151057/ZN              -      B2->ZN  R     OAI21_X4        1  0.013   0.026    0.381  
  cpuregs_reg[13][6]/D    -      D       R     DFF_X1          1  0.012   0.000    0.381  
#---------------------------------------------------------------------------------------
Path 1095: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[1][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.353  
  g173610/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.379  
  cpuregs_reg[1][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1096: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.136 (P)
            Arrival:=    0.118        0.018

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.018
          Data Path:+    0.296
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      62  0.066       -    0.018  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.066   0.107    0.125  
  inc_add_1559_34_g1215/ZN              -      A2->ZN  R     AND2_X2         2  0.012   0.034    0.158  
  FE_OCPC1751_inc_add_1559_34_n_1034/Z  -      A->Z    R     BUF_X1          2  0.010   0.026    0.184  
  inc_add_1559_34_g1140/ZN              -      A1->ZN  F     NAND2_X1        4  0.010   0.023    0.207  
  inc_add_1559_34_g1104/ZN              -      A1->ZN  R     NOR2_X1         2  0.015   0.035    0.242  
  g170642/ZN                            -      A2->ZN  F     NAND3_X1        1  0.024   0.024    0.266  
  g170640/ZN                            -      A2->ZN  R     NAND2_X1        1  0.012   0.018    0.284  
  g159605/ZN                            -      A->ZN   F     INV_X1          1  0.010   0.008    0.292  
  g173661/ZN                            -      B1->ZN  R     OAI21_X1        1  0.004   0.022    0.314  
  count_instr_reg[14]/D                 -      D       R     DFF_X1          1  0.016   0.000    0.314  
#-----------------------------------------------------------------------------------------------------
Path 1097: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[30][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1325_n_34914/ZN  -      A->ZN   F     INV_X4         11  0.028   0.022    0.356  
  g151387/ZN              -      B1->ZN  R     OAI21_X2        1  0.013   0.023    0.379  
  cpuregs_reg[30][6]/D    -      D       R     DFF_X1          1  0.014   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1098: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[10][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.226

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.040    0.365  
  g185206/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.381  
  cpuregs_reg[10][12]/D              -      D       F     DFF_X1          1  0.009   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1099: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[11][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.031
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.226

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g178339/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.379  
  cpuregs_reg[11][15]/D              -      D       R     DFF_X1          1  0.018   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 1100: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[4][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1668_n_20808/ZN  -      A->ZN   F     INV_X4          9  0.010   0.018    0.349  
  FE_RC_1974_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.376  
  cpuregs_reg[4][8]/D     -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1101: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[8][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.226

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.020    0.356  
  g150653__1474/ZN                 -      B1->ZN  R     OAI21_X2        1  0.015   0.025    0.382  
  cpuregs_reg[8][7]/D              -      D       R     DFF_X1          1  0.015   0.000    0.382  
#------------------------------------------------------------------------------------------------
Path 1102: VIOLATED (-0.226 ns) Setup Check with Pin count_instr_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.136 (P)
            Arrival:=    0.118        0.018

              Setup:-    0.030
      Required Time:=    0.089
       Launch Clock:=    0.018
          Data Path:+    0.296
              Slack:=   -0.226

#-----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------
  count_instr_reg[9]/CK                 -      CK      R     (arrival)      62  0.066       -    0.018  
  count_instr_reg[9]/Q                  -      CK->Q   R     DFF_X1          3  0.066   0.107    0.125  
  inc_add_1559_34_g1215/ZN              -      A2->ZN  R     AND2_X2         2  0.012   0.034    0.158  
  FE_OCPC1751_inc_add_1559_34_n_1034/Z  -      A->Z    R     BUF_X1          2  0.010   0.026    0.184  
  inc_add_1559_34_g1140/ZN              -      A1->ZN  F     NAND2_X1        4  0.010   0.023    0.207  
  inc_add_1559_34_g1126/ZN              -      A->ZN   R     INV_X1          2  0.015   0.018    0.225  
  g181267/ZN                            -      A1->ZN  R     AND2_X2         1  0.010   0.027    0.252  
  g170636/ZN                            -      A2->ZN  F     NAND2_X1        1  0.007   0.013    0.265  
  FE_RC_2012_0/ZN                       -      A2->ZN  R     NAND3_X1        1  0.008   0.018    0.283  
  g159585/ZN                            -      A->ZN   F     INV_X1          1  0.012   0.008    0.291  
  g173665/ZN                            -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.314  
  count_instr_reg[12]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.314  
#-----------------------------------------------------------------------------------------------------
Path 1103: VIOLATED (-0.226 ns) Setup Check with Pin cpuregs_reg[15][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.192 (P)    0.113 (P)
            Arrival:=    0.175       -0.005

              Setup:-    0.030
      Required Time:=    0.145
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.226

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2114_n_19592/ZN  -      A->ZN   F     INV_X8         22  0.019   0.022    0.344  
  g151113/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.370  
  cpuregs_reg[15][1]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1104: VIOLATED (-0.225 ns) Setup Check with Pin mem_wdata_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.117 (P)
            Arrival:=    0.089       -0.001

              Setup:-    0.077
      Required Time:=    0.011
       Launch Clock:=   -0.001
          Data Path:+    0.237
              Slack:=   -0.225

#------------------------------------------------------------------------------------------------------
# Timing Point                           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  reg_op2_reg[14]/CK                     -      CK      R     (arrival)      62  0.072       -   -0.001  
  reg_op2_reg[14]/Q                      -      CK->Q   F     DFF_X1          2  0.072   0.109    0.108  
  FE_OCPC2415_FE_OFN35980_pcpi_rs2_14/Z  -      A->Z    F     BUF_X4          2  0.013   0.028    0.136  
  FE_OFC562_pcpi_rs2_14/ZN               -      A->ZN   R     INV_X2          4  0.006   0.028    0.163  
  FE_OFC564_pcpi_rs2_14/ZN               -      A->ZN   F     INV_X1          1  0.021   0.009    0.172  
  g78081__161421/ZN                      -      A2->ZN  R     NAND2_X1        1  0.007   0.016    0.189  
  FE_RC_484_0/ZN                         -      A2->ZN  R     AND2_X2         1  0.010   0.030    0.219  
  FE_RC_483_0/ZN                         -      A1->ZN  F     NAND2_X2        2  0.008   0.018    0.237  
  mem_wdata_reg[30]/D                    -      D       F     SDFF_X1         2  0.011   0.000    0.237  
#------------------------------------------------------------------------------------------------------
Path 1105: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[4][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1668_n_20808/ZN  -      A->ZN   F     INV_X4          9  0.010   0.018    0.349  
  g150614__6083/ZN        -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.376  
  cpuregs_reg[4][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1106: VIOLATED (-0.225 ns) Setup Check with Pin mem_wdata_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.036
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.016    0.238  
  g176679/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.040    0.277  
  mem_wdata_reg[12]/D     -      D       R     DFF_X1          1  0.044   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1107: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[12][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.031
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.225

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g178337/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.378  
  cpuregs_reg[12][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 1108: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[16][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.025
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.225

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g151150/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.384  
  cpuregs_reg[16][9]/D                -      D       F     DFF_X1          1  0.011   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1109: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[6][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.027
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.225

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g150785/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[6][9]/D                 -      D       F     DFF_X1          1  0.015   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1110: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[13][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.384
              Slack:=   -0.225

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC2372_FE_OFN27_n_35786/Z   -      A->Z    R     BUF_X4          1  0.018   0.032    0.334  
  FE_OCPC1775_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X8         10  0.013   0.016    0.350  
  g151060/ZN                       -      B2->ZN  R     OAI21_X1        1  0.008   0.030    0.379  
  cpuregs_reg[13][9]/D             -      D       R     DFF_X1          1  0.017   0.000    0.379  
#------------------------------------------------------------------------------------------------
Path 1111: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[6][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.024
      Required Time:=    0.157
       Launch Clock:=   -0.002
          Data Path:+    0.384
              Slack:=   -0.225

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g177484/ZN               -      B1->ZN  R     AOI21_X2        1  0.016   0.032    0.336  
  FE_OCPC1170_n_28329/Z    -      A->Z    R     BUF_X4          4  0.025   0.032    0.368  
  g177488/ZN               -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.382  
  cpuregs_reg[6][17]/D     -      D       F     DFF_X1          1  0.009   0.000    0.382  
#----------------------------------------------------------------------------------------
Path 1112: VIOLATED (-0.225 ns) Setup Check with Pin mem_wdata_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.036
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.281
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1384_n_34200/Z   -      A->Z    R     BUF_X8          5  0.014   0.024    0.221  
  g176672/ZN              -      A1->ZN  F     NAND2_X4        8  0.007   0.016    0.237  
  g176678/ZN              -      B1->ZN  R     OAI222_X1       1  0.010   0.040    0.277  
  mem_wdata_reg[15]/D     -      D       R     DFF_X1          1  0.044   0.000    0.277  
#---------------------------------------------------------------------------------------
Path 1113: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[4][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.017    0.350  
  FE_RC_1984_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.374  
  cpuregs_reg[4][16]/D    -      D       R     DFF_X1          1  0.017   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1114: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[22][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.031
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g150694__5703/ZN        -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.380  
  cpuregs_reg[22][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.380  
#---------------------------------------------------------------------------------------
Path 1115: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[3][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.353  
  g152565/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.378  
  cpuregs_reg[3][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1116: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[6][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.225

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.040    0.365  
  g150789/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.381  
  cpuregs_reg[6][12]/D               -      D       F     DFF_X1          1  0.009   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1117: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[2][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.225

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.353  
  g151001/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.378  
  cpuregs_reg[2][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1118: VIOLATED (-0.225 ns) Setup Check with Pin cpuregs_reg[21][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.225

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.041    0.298  
  g178181/ZN                         -      B1->ZN  F     AOI21_X1        2  0.031   0.023    0.322  
  FE_OCPC2436_n_29097/Z              -      A->Z    F     BUF_X1          1  0.014   0.034    0.356  
  FE_RC_1707_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.380  
  cpuregs_reg[21][11]/D              -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1119: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[15][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2114_n_19592/ZN  -      A->ZN   F     INV_X8         22  0.019   0.021    0.343  
  g151626/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.360  
  g151114/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.377  
  cpuregs_reg[15][3]/D    -      D       F     DFF_X1          1  0.011   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1120: VIOLATED (-0.224 ns) Setup Check with Pin count_cycle_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.134 (P)    0.139 (P)
            Arrival:=    0.117        0.022

              Setup:-    0.028
      Required Time:=    0.089
       Launch Clock:=    0.022
          Data Path:+    0.291
              Slack:=   -0.224

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.024    0.240  
  inc_add_1428_40_g1038/ZN  -      A1->ZN  F     NAND2_X1        1  0.013   0.015    0.255  
  inc_add_1428_40_g968/ZN   -      A->ZN   R     XNOR2_X1        1  0.008   0.027    0.282  
  g158419/ZN                -      A1->ZN  F     NAND2_X1        1  0.019   0.015    0.297  
  g158268/ZN                -      A->ZN   R     INV_X1          1  0.020   0.016    0.313  
  count_cycle_reg[14]/D     -      D       R     DFF_X1          1  0.009   0.000    0.313  
#-----------------------------------------------------------------------------------------
Path 1121: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[26][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.224

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.305  
  FE_OCPC1672_n_5869/Z   -      A->Z    R     BUF_X8          2  0.013   0.027    0.332  
  FE_OCPC1121_n_5869/ZN  -      A->ZN   F     INV_X8          8  0.010   0.019    0.351  
  g151308/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.375  
  cpuregs_reg[26][16]/D  -      D       R     DFF_X1          1  0.016   0.000    0.375  
#--------------------------------------------------------------------------------------
Path 1122: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[8][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.031
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.224

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g178345/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.378  
  cpuregs_reg[8][15]/D               -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 1123: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[15][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.224

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.039    0.364  
  g151123/ZN                         -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.380  
  cpuregs_reg[15][12]/D              -      D       F     DFF_X1          1  0.009   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1124: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[4][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.015    0.348  
  g150612__5266/ZN        -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.372  
  cpuregs_reg[4][3]/D     -      D       R     DFF_X1          1  0.016   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1125: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[15][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.031
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.371
              Slack:=   -0.224

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1581_0/ZN                     -      A2->ZN  R     NAND2_X1        1  0.013   0.031    0.291  
  FE_RC_1577_0/ZN                     -      B2->ZN  F     AOI21_X4        1  0.021   0.021    0.313  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   R     INV_X8          2  0.013   0.024    0.337  
  FE_OCPC1169_FE_OFN35817_n_23993/ZN  -      A->ZN   F     INV_X2          2  0.014   0.012    0.348  
  g151120/ZN                          -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.374  
  cpuregs_reg[15][9]/D                -      D       R     DFF_X1          1  0.018   0.000    0.374  
#---------------------------------------------------------------------------------------------------
Path 1126: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[15][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.378
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2113_n_19592/ZN  -      A->ZN   F     INV_X4         14  0.019   0.020    0.342  
  g151127/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.031    0.373  
  cpuregs_reg[15][16]/D   -      D       R     DFF_X1          1  0.017   0.000    0.373  
#---------------------------------------------------------------------------------------
Path 1127: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[25][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.224

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2393_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X1          1  0.013   0.019    0.355  
  g151268/ZN                       -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.380  
  cpuregs_reg[25][7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.380  
#------------------------------------------------------------------------------------------------
Path 1128: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[11][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.025
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.224

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g173267/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[11][9]/D                -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1129: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[4][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.014    0.315  
  FE_OCPC1660_n_20808/ZN  -      A->ZN   R     INV_X8          2  0.008   0.017    0.332  
  FE_OCPC1665_n_20808/ZN  -      A->ZN   F     INV_X8         13  0.010   0.015    0.347  
  g151480/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.372  
  cpuregs_reg[4][2]/D     -      D       R     DFF_X1          1  0.017   0.000    0.372  
#---------------------------------------------------------------------------------------
Path 1130: VIOLATED (-0.224 ns) Setup Check with Pin reg_pc_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.224

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC775_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X8          3  0.015   0.017    0.171  
  g165795/ZN                        -      A1->ZN  F     NAND2_X2        1  0.009   0.016    0.187  
  g165197/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.020    0.207  
  g165199/ZN                        -      A1->ZN  F     NAND2_X4        3  0.013   0.019    0.226  
  g77712__161187/ZN                 -      A1->ZN  R     NAND2_X4        2  0.011   0.014    0.240  
  FE_OCPC1663_n_10125/Z             -      A->Z    R     BUF_X1          1  0.008   0.022    0.262  
  g158533/ZN                        -      A->ZN   F     INV_X1          1  0.007   0.007    0.269  
  g172698/ZN                        -      B1->ZN  R     OAI21_X1        1  0.003   0.023    0.292  
  reg_pc_reg[17]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.292  
#-------------------------------------------------------------------------------------------------
Path 1131: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[3][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.224

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.020    0.356  
  g152566/ZN                       -      B1->ZN  R     OAI21_X2        1  0.015   0.024    0.380  
  cpuregs_reg[3][7]/D              -      D       R     DFF_X1          1  0.014   0.000    0.380  
#------------------------------------------------------------------------------------------------
Path 1132: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[14][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.383
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.026    0.297  
  FE_OCPC1084_n_20831/ZN  -      A->ZN   F     INV_X4          5  0.017   0.013    0.310  
  FE_OCPC2362_n_20831/Z   -      A->Z    F     BUF_X4          6  0.007   0.035    0.346  
  g151090/ZN              -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.378  
  cpuregs_reg[14][9]/D    -      D       R     DFF_X1          1  0.017   0.000    0.378  
#---------------------------------------------------------------------------------------
Path 1133: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[19][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g150573__176687/ZN      -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.379  
  cpuregs_reg[19][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1134: VIOLATED (-0.224 ns) Setup Check with Pin reg_pc_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.294
              Slack:=   -0.224

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.035    0.148  
  g175335/ZN                        -      A1->ZN  F     NAND2_X2        1  0.025   0.020    0.168  
  g178884/ZN                        -      A2->ZN  R     NAND2_X4        2  0.012   0.020    0.189  
  FE_OCPC2299_n_29821/Z             -      A->Z    R     BUF_X2          3  0.011   0.026    0.215  
  g178887/ZN                        -      A1->ZN  F     NAND2_X1        1  0.011   0.016    0.232  
  g77783__178886/ZN                 -      A1->ZN  R     NAND2_X2        4  0.009   0.019    0.251  
  g175770/ZN                        -      A1->ZN  F     NAND2_X1        1  0.013   0.019    0.270  
  g157512/ZN                        -      A->ZN   R     OAI21_X1        1  0.011   0.020    0.290  
  reg_pc_reg[1]/D                   -      D       R     DFF_X1          1  0.017   0.000    0.290  
#-------------------------------------------------------------------------------------------------
Path 1135: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[3][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.024
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.224

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.040    0.364  
  FE_RC_1986_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.380  
  cpuregs_reg[3][12]/D               -      D       F     DFF_X1          1  0.009   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1136: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[9][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.224

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.018    0.354  
  g173719/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.380  
  cpuregs_reg[9][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1137: VIOLATED (-0.224 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.083
      Required Time:=    0.013
       Launch Clock:=   -0.011
          Data Path:+    0.248
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.035    0.212  
  FE_OCPC1818_n_939/Z     -      A->Z    R     BUF_X4          4  0.016   0.025    0.237  
  mem_rdata_q_reg[31]/SE  -      SE      R     SDFF_X1         4  0.008   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1138: VIOLATED (-0.224 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.083
      Required Time:=    0.013
       Launch Clock:=   -0.011
          Data Path:+    0.248
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.035    0.212  
  FE_OCPC1818_n_939/Z     -      A->Z    R     BUF_X4          4  0.016   0.025    0.237  
  mem_rdata_q_reg[21]/SE  -      SE      R     SDFF_X1         4  0.008   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1139: VIOLATED (-0.224 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.083
      Required Time:=    0.013
       Launch Clock:=   -0.011
          Data Path:+    0.248
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.035    0.212  
  FE_OCPC1818_n_939/Z     -      A->Z    R     BUF_X4          4  0.016   0.025    0.237  
  mem_rdata_q_reg[20]/SE  -      SE      R     SDFF_X1         4  0.008   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1140: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[23][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g150739__9682/ZN        -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.379  
  cpuregs_reg[23][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1141: VIOLATED (-0.224 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.069
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.224

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][27]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1142: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[21][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1323_n_34914/ZN  -      A->ZN   F     INV_X4         10  0.028   0.019    0.354  
  g150648__1857/ZN        -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.379  
  cpuregs_reg[21][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.379  
#---------------------------------------------------------------------------------------
Path 1143: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.069
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][20]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1144: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[1][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.025
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.223

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g173594/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.015    0.382  
  cpuregs_reg[1][9]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1145: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][21]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1146: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[2][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.026
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.223

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g151004/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[2][9]/D                 -      D       F     DFF_X1          1  0.013   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1147: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[15][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2114_n_19592/ZN  -      A->ZN   F     INV_X8         22  0.019   0.022    0.344  
  g168021/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.370  
  cpuregs_reg[15][0]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1148: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][24]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1149: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[1][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.223

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  FE_RC_451_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.378  
  cpuregs_reg[1][15]/D               -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 1150: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[9][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.031
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.223

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g180774/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.378  
  cpuregs_reg[9][15]/D               -      D       R     DFF_X1          1  0.017   0.000    0.378  
#--------------------------------------------------------------------------------------------------
Path 1151: VIOLATED (-0.223 ns) Setup Check with Pin reg_pc_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.319
              Slack:=   -0.223

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.153  
  FE_OCPC776_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          4  0.015   0.022    0.175  
  g78221__165791/ZN                 -      A1->ZN  F     NAND2_X4        2  0.012   0.013    0.188  
  g77763__178871_dup/ZN             -      A2->ZN  F     AND2_X2         2  0.007   0.037    0.225  
  g77715__178874_dup/ZN             -      B1->ZN  R     OAI21_X4        2  0.010   0.031    0.256  
  FE_OCPC1622_n_29813/Z             -      A->Z    R     BUF_X1          1  0.022   0.027    0.283  
  g178873/ZN                        -      A->ZN   F     INV_X1          1  0.008   0.007    0.291  
  g172706/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.024    0.315  
  reg_pc_reg[24]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.315  
#-------------------------------------------------------------------------------------------------
Path 1152: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[15][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2114_n_19592/ZN  -      A->ZN   F     INV_X8         22  0.019   0.021    0.343  
  g151627/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.359  
  g151115/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.377  
  cpuregs_reg[15][4]/D    -      D       F     DFF_X1          1  0.010   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1153: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[15][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.031
      Required Time:=    0.147
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.034    0.322  
  FE_OCPC2114_n_19592/ZN  -      A->ZN   F     INV_X8         22  0.019   0.021    0.343  
  g151506/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.370  
  cpuregs_reg[15][2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1154: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[20][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.117 (P)
            Arrival:=    0.178       -0.001

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.001
          Data Path:+    0.372
              Slack:=   -0.223

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.037    0.325  
  FE_OFC439_n_31337/ZN       -      A->ZN   F     INV_X4          8  0.023   0.016    0.341  
  g150617__180498/ZN         -      B2->ZN  R     OAI21_X1        1  0.009   0.030    0.371  
  cpuregs_reg[20][16]/D      -      D       R     DFF_X1          1  0.017   0.000    0.371  
#------------------------------------------------------------------------------------------
Path 1155: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][29]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1156: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.223

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][18]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1157: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[10][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.030
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.223

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.018    0.354  
  g185166/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.379  
  cpuregs_reg[10][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 1158: VIOLATED (-0.223 ns) Setup Check with Pin cpuregs_reg[30][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.024
      Required Time:=    0.161
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.223

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.024    0.370  
  g151390/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.384  
  cpuregs_reg[30][9]/D                -      D       F     DFF_X1          1  0.010   0.000    0.384  
#---------------------------------------------------------------------------------------------------
Path 1159: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[9][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.025
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.222

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g173266/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[9][9]/D                 -      D       F     DFF_X1          1  0.011   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1160: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][23]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1161: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g174400/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.293  
  decoded_imm_reg[28]/D   -      D       R     DFF_X1          1  0.011   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 1162: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.001
          Data Path:+    0.293
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2182_n_37743/ZN  -      A->ZN   R     INV_X2          2  0.013   0.014    0.214  
  g186396/ZN              -      A1->ZN  F     NAND2_X1        2  0.008   0.025    0.239  
  FE_OCPC2203_n_37847/Z   -      A->Z    F     BUF_X4          8  0.018   0.034    0.272  
  g169716/ZN              -      A3->ZN  R     NAND3_X1        1  0.007   0.020    0.292  
  decoded_imm_reg[29]/D   -      D       R     DFF_X1          1  0.012   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 1163: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[8][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.222

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g150549__7675/ZN                    -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[8][9]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1164: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[27][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.113 (P)
            Arrival:=    0.183       -0.005

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.222

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1714_n_20545/ZN           -      A->ZN   R     INV_X4          1  0.022   0.033    0.323  
  FE_OCPC1705_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X16        46  0.019   0.021    0.344  
  g150831/ZN                       -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.375  
  cpuregs_reg[27][8]/D             -      D       R     DFF_X1          1  0.017   0.000    0.375  
#------------------------------------------------------------------------------------------------
Path 1165: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.338
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.024    0.333  
  cpuregs_reg[3][25]/SE   -      SE      F     SDFFR_X1       25  0.015   0.000    0.333  
#---------------------------------------------------------------------------------------
Path 1166: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.028
      Required Time:=    0.069
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g153891/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.292  
  decoded_imm_reg[18]/D   -      D       R     DFF_X1          1  0.009   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 1167: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[10][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.222

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  g185170/ZN             -      A1->ZN  F     NAND2_X4        3  0.017   0.022    0.275  
  FE_OCPC2367_n_36621/Z  -      A->Z    F     BUF_X4          2  0.012   0.033    0.308  
  FE_OCPC2169_n_36621/Z  -      A->Z    F     BUF_X16        23  0.010   0.033    0.342  
  g185186/ZN             -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.372  
  cpuregs_reg[10][16]/D  -      D       R     DFF_X1          1  0.017   0.000    0.372  
#--------------------------------------------------------------------------------------
Path 1168: VIOLATED (-0.222 ns) Setup Check with Pin cpuregs_reg[6][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.222

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.020    0.351  
  g180770/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.377  
  cpuregs_reg[6][15]/D               -      D       R     DFF_X1          1  0.016   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 1169: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.028
      Required Time:=    0.069
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g153890/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.291  
  decoded_imm_reg[17]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1170: VIOLATED (-0.222 ns) Setup Check with Pin decoded_imm_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.222

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g153889/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.291  
  decoded_imm_reg[16]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1171: VIOLATED (-0.221 ns) Setup Check with Pin decoded_imm_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.114 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g153892/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.291  
  decoded_imm_reg[19]/D   -      D       R     DFF_X1          1  0.009   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1172: VIOLATED (-0.221 ns) Setup Check with Pin mem_wdata_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.080
      Required Time:=    0.008
       Launch Clock:=   -0.012
          Data Path:+    0.241
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78235__186452/ZN       -      A2->ZN  R     NAND2_X4        6  0.006   0.023    0.137  
  FE_OCPC1342_n_37901/ZN  -      A->ZN   F     INV_X1          1  0.016   0.012    0.149  
  FE_OCPC2212_n_30112/Z   -      A->Z    F     BUF_X4          9  0.007   0.033    0.181  
  g78148__186155/ZN       -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.201  
  FE_RC_475_0/ZN          -      A1->ZN  F     NAND3_X2        2  0.013   0.029    0.230  
  mem_wdata_reg[31]/D     -      D       F     SDFF_X1         2  0.019   0.000    0.230  
#---------------------------------------------------------------------------------------
Path 1173: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[3][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.024
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.221

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g173270/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[3][9]/D                 -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1174: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[4][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[4][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g170314/ZN              -      A1->ZN  R     AND2_X4         2  0.018   0.045    0.301  
  FE_OCPC1657_n_20808/ZN  -      A->ZN   F     INV_X8          4  0.018   0.013    0.315  
  FE_OCPC1662_n_20808/ZN  -      A->ZN   R     INV_X4          2  0.008   0.016    0.331  
  FE_OCPC1667_n_20808/ZN  -      A->ZN   F     INV_X4          5  0.010   0.011    0.342  
  g150615__2703/ZN        -      B2->ZN  R     OAI21_X1        1  0.005   0.028    0.370  
  cpuregs_reg[4][4]/D     -      D       R     DFF_X1          1  0.016   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1175: VIOLATED (-0.221 ns) Setup Check with Pin decoded_imm_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g185748/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.015    0.293  
  decoded_imm_reg[31]/D   -      D       R     DFF_X1          1  0.011   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 1176: VIOLATED (-0.221 ns) Setup Check with Pin decoded_imm_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.221

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g182806/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.293  
  decoded_imm_reg[30]/D   -      D       R     DFF_X1          1  0.011   0.000    0.293  
#---------------------------------------------------------------------------------------
Path 1177: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[23][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.026
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.221

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.041    0.366  
  g150748__1786/ZN                   -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.382  
  cpuregs_reg[23][12]/D              -      D       F     DFF_X1          1  0.014   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1178: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[28][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.117 (P)
            Arrival:=    0.181       -0.001

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.001
          Data Path:+    0.373
              Slack:=   -0.221

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g169603/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.035    0.261  
  g169602/ZN                 -      A2->ZN  F     NAND2_X4       11  0.012   0.029    0.290  
  FE_OCPC1256_n_20042/ZN     -      A->ZN   R     INV_X8          3  0.018   0.030    0.320  
  FE_OCPC1259_n_20042/ZN     -      A->ZN   F     INV_X8         20  0.016   0.021    0.341  
  g151338/ZN                 -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.372  
  cpuregs_reg[28][16]/D      -      D       R     DFF_X1          1  0.016   0.000    0.372  
#------------------------------------------------------------------------------------------
Path 1179: VIOLATED (-0.221 ns) Setup Check with Pin cpuregs_reg[13][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.024
      Required Time:=    0.162
       Launch Clock:=   -0.005
          Data Path:+    0.388
              Slack:=   -0.221

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC2372_FE_OFN27_n_35786/Z   -      A->Z    R     BUF_X4          1  0.018   0.032    0.334  
  FE_OCPC1775_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X8         10  0.013   0.016    0.350  
  g151571/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.365  
  g151063/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.383  
  cpuregs_reg[13][12]/D            -      D       F     DFF_X1          1  0.009   0.000    0.383  
#------------------------------------------------------------------------------------------------
Path 1180: VIOLATED (-0.220 ns) Setup Check with Pin reg_pc_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.295
              Slack:=   -0.220

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC775_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X8          3  0.015   0.017    0.171  
  g163876/ZN                        -      A1->ZN  F     NAND2_X4        1  0.009   0.013    0.185  
  g164040/ZN                        -      A1->ZN  R     NAND2_X4        3  0.007   0.020    0.205  
  g164044/ZN                        -      A1->ZN  F     NAND2_X4        2  0.014   0.017    0.222  
  g167695/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.237  
  FE_OCPC2282_n_18086/Z             -      A->Z    R     BUF_X1          1  0.010   0.023    0.260  
  g158536/ZN                        -      A->ZN   F     INV_X1          1  0.007   0.008    0.268  
  g172699/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.024    0.291  
  reg_pc_reg[13]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.291  
#-------------------------------------------------------------------------------------------------
Path 1181: VIOLATED (-0.220 ns) Setup Check with Pin decoded_imm_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.029
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  FE_OCPC2234_FE_RN_37/Z  -      A->Z    F     BUF_X4          8  0.013   0.031    0.278  
  g184445/ZN              -      A1->ZN  R     NAND3_X1        1  0.007   0.014    0.292  
  decoded_imm_reg[22]/D   -      D       R     DFF_X1          1  0.011   0.000    0.292  
#---------------------------------------------------------------------------------------
Path 1182: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[9][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.220

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185683/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.014    0.377  
  cpuregs_reg[9][13]/D               -      D       F     DFF_X1          1  0.012   0.000    0.377  
#--------------------------------------------------------------------------------------------------
Path 1183: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[27][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.220

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1714_n_20545/ZN           -      A->ZN   R     INV_X4          1  0.022   0.033    0.323  
  FE_OCPC1705_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X16        46  0.019   0.021    0.344  
  g150826/ZN                       -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.375  
  cpuregs_reg[27][5]/D             -      D       R     DFF_X1          1  0.016   0.000    0.375  
#------------------------------------------------------------------------------------------------
Path 1184: VIOLATED (-0.220 ns) Setup Check with Pin mem_wdata_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.276
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  FE_RC_461_0/ZN          -      A1->ZN  R     OAI222_X1       1  0.011   0.031    0.272  
  mem_wdata_reg[18]/D     -      D       R     DFF_X1          1  0.046   0.000    0.272  
#---------------------------------------------------------------------------------------
Path 1185: VIOLATED (-0.220 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.062
      Required Time:=    0.039
       Launch Clock:=   -0.011
          Data Path:+    0.270
              Slack:=   -0.220

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN     -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_RC_2040_0/ZN          -      A1->ZN  F     OR2_X2          1  0.007   0.045    0.234  
  FE_RC_2039_0/ZN          -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.259  
  decoded_imm_j_reg[14]/D  -      D       R     SDFF_X1         3  0.025   0.000    0.259  
#----------------------------------------------------------------------------------------
Path 1186: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[10][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[10][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.205 (P)    0.121 (P)
            Arrival:=    0.187        0.003

              Setup:-    0.024
      Required Time:=    0.163
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.220

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.022    0.368  
  g185202/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.382  
  cpuregs_reg[10][9]/D                -      D       F     DFF_X1          1  0.009   0.000    0.382  
#---------------------------------------------------------------------------------------------------
Path 1187: VIOLATED (-0.220 ns) Setup Check with Pin mem_wdata_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.012
          Data Path:+    0.240
              Slack:=   -0.220

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78235__186452/ZN       -      A2->ZN  R     NAND2_X4        6  0.006   0.023    0.137  
  FE_OCPC1342_n_37901/ZN  -      A->ZN   F     INV_X1          1  0.016   0.012    0.149  
  FE_OCPC2212_n_30112/Z   -      A->Z    F     BUF_X4          9  0.007   0.033    0.181  
  g78108__186158/ZN       -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.200  
  FE_RC_477_0/ZN          -      A1->ZN  F     NAND3_X2        2  0.012   0.028    0.228  
  mem_wdata_reg[27]/D     -      D       F     SDFF_X1         2  0.018   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1188: VIOLATED (-0.220 ns) Setup Check with Pin cpuregs_reg[20][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.117 (P)
            Arrival:=    0.181       -0.001

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.001
          Data Path:+    0.371
              Slack:=   -0.220

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.034    0.322  
  FE_OFC437_n_31337/ZN       -      A->ZN   F     INV_X4         10  0.022   0.017    0.339  
  FE_RC_1989_0/ZN            -      B2->ZN  R     OAI21_X1        1  0.010   0.031    0.370  
  cpuregs_reg[20][8]/D       -      D       R     DFF_X1          1  0.018   0.000    0.370  
#------------------------------------------------------------------------------------------
Path 1189: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[15][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.031    0.319  
  FE_OCPC2111_n_19592/ZN  -      A->ZN   F     INV_X4         12  0.018   0.020    0.339  
  g151116/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.031    0.370  
  cpuregs_reg[15][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1190: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[2][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.026
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.039    0.363  
  g151006/ZN                         -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.379  
  cpuregs_reg[2][12]/D               -      D       F     DFF_X1          1  0.012   0.000    0.379  
#--------------------------------------------------------------------------------------------------
Path 1191: VIOLATED (-0.219 ns) Setup Check with Pin mem_wdata_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.080
      Required Time:=    0.009
       Launch Clock:=   -0.012
          Data Path:+    0.240
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78235__186452/ZN       -      A2->ZN  R     NAND2_X4        6  0.006   0.023    0.137  
  FE_OCPC1342_n_37901/ZN  -      A->ZN   F     INV_X1          1  0.016   0.012    0.149  
  FE_OCPC2212_n_30112/Z   -      A->Z    F     BUF_X4          9  0.007   0.033    0.181  
  g78103__186159/ZN       -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.201  
  g77925__5019/ZN         -      A1->ZN  F     NAND3_X2        2  0.012   0.028    0.228  
  mem_wdata_reg[28]/D     -      D       F     SDFF_X1         2  0.017   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1192: VIOLATED (-0.219 ns) Setup Check with Pin mem_wdata_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.080
      Required Time:=    0.008
       Launch Clock:=   -0.012
          Data Path:+    0.239
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78235__186452/ZN       -      A2->ZN  R     NAND2_X4        6  0.006   0.023    0.137  
  FE_OCPC1342_n_37901/ZN  -      A->ZN   F     INV_X1          1  0.016   0.012    0.149  
  FE_OCPC2212_n_30112/Z   -      A->Z    F     BUF_X4          9  0.007   0.034    0.182  
  g78098__186160/ZN       -      A1->ZN  R     NAND2_X2        1  0.011   0.018    0.200  
  FE_RC_476_0/ZN          -      A1->ZN  F     NAND3_X2        2  0.011   0.028    0.228  
  mem_wdata_reg[29]/D     -      D       F     SDFF_X1         2  0.018   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1193: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[8][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=    0.003
          Data Path:+    0.376
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.039    0.364  
  g150428__3772/ZN                   -      B1->ZN  F     OAI21_X1        1  0.019   0.016    0.380  
  cpuregs_reg[8][12]/D               -      D       F     DFF_X1          1  0.010   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1194: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[25][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.043    0.388  
  g174313/ZN                         -      B2->ZN  F     OAI21_X1        1  0.018   0.018    0.407  
  cpuregs_reg[25][11]/D              -      D       F     DFF_X1          1  0.010   0.000    0.407  
#--------------------------------------------------------------------------------------------------
Path 1195: VIOLATED (-0.219 ns) Setup Check with Pin decoded_imm_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  g186398/ZN              -      A1->ZN  F     AND2_X4         4  0.013   0.029    0.277  
  g186399/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.290  
  decoded_imm_reg[25]/D   -      D       R     DFF_X1          1  0.010   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1196: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[1][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.116 (P)
            Arrival:=    0.177       -0.002

              Setup:-    0.026
      Required Time:=    0.151
       Launch Clock:=   -0.002
          Data Path:+    0.372
              Slack:=   -0.219

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182421/ZN               -      B1->ZN  R     AOI21_X2        3  0.016   0.048    0.352  
  g177491/ZN               -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.370  
  cpuregs_reg[1][17]/D     -      D       F     DFF_X1          1  0.013   0.000    0.370  
#----------------------------------------------------------------------------------------
Path 1197: VIOLATED (-0.219 ns) Setup Check with Pin decoded_imm_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.117 (P)
            Arrival:=    0.101       -0.001

              Setup:-    0.029
      Required Time:=    0.072
       Launch Clock:=   -0.001
          Data Path:+    0.292
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2182_n_37743/ZN  -      A->ZN   R     INV_X2          2  0.013   0.014    0.214  
  g186396/ZN              -      A1->ZN  F     NAND2_X1        2  0.008   0.025    0.239  
  FE_OCPC2203_n_37847/Z   -      A->Z    F     BUF_X4          8  0.018   0.034    0.272  
  g180238/ZN              -      A3->ZN  R     NAND3_X1        1  0.007   0.019    0.291  
  decoded_imm_reg[27]/D   -      D       R     DFF_X1          1  0.011   0.000    0.291  
#---------------------------------------------------------------------------------------
Path 1198: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[22][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.024
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.375
              Slack:=   -0.219

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1169_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X2          2  0.012   0.019    0.365  
  g150697__2250/ZN                    -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.378  
  cpuregs_reg[22][9]/D                -      D       F     DFF_X1          1  0.009   0.000    0.378  
#---------------------------------------------------------------------------------------------------
Path 1199: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[1][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.121 (P)
            Arrival:=    0.182        0.003

              Setup:-    0.025
      Required Time:=    0.157
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g185674/ZN                         -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[1][13]/D               -      D       F     DFF_X1          1  0.010   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 1200: VIOLATED (-0.219 ns) Setup Check with Pin reg_pc_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.104       -0.004

              Setup:-    0.031
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.219

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.032    0.163  
  g166098/ZN                       -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.180  
  g167088/ZN                       -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.199  
  g167269/ZN                       -      A1->ZN  F     NAND2_X4        3  0.012   0.016    0.214  
  g164381/ZN                       -      A1->ZN  R     NAND2_X2        2  0.008   0.016    0.231  
  FE_OCPC1484_n_14072/Z            -      A->Z    R     BUF_X1          2  0.011   0.028    0.259  
  fopt174709/ZN                    -      A->ZN   F     INV_X1          1  0.012   0.008    0.267  
  g180449/ZN                       -      B1->ZN  R     OAI21_X1        1  0.005   0.025    0.292  
  reg_pc_reg[8]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.292  
#------------------------------------------------------------------------------------------------
Path 1201: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[24][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=    0.003
          Data Path:+    0.403
              Slack:=   -0.219

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.043    0.388  
  g173303/ZN                         -      B2->ZN  F     OAI21_X1        1  0.018   0.018    0.406  
  cpuregs_reg[24][11]/D              -      D       F     DFF_X1          1  0.009   0.000    0.406  
#--------------------------------------------------------------------------------------------------
Path 1202: VIOLATED (-0.219 ns) Setup Check with Pin mem_wdata_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.032
      Required Time:=    0.057
       Launch Clock:=   -0.004
          Data Path:+    0.280
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  g176660/ZN              -      A1->ZN  F     NAND2_X2        8  0.014   0.028    0.226  
  FE_RC_472_0/ZN          -      A->ZN   R     INV_X2          1  0.018   0.014    0.240  
  FE_RC_471_0/ZN          -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.252  
  FE_RC_467_0/ZN          -      B->ZN   R     OAI211_X1       1  0.008   0.023    0.275  
  mem_wdata_reg[17]/D     -      D       R     DFF_X1          1  0.022   0.000    0.275  
#---------------------------------------------------------------------------------------
Path 1203: VIOLATED (-0.219 ns) Setup Check with Pin cpuregs_reg[14][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.113 (P)
            Arrival:=    0.187       -0.005

              Setup:-    0.030
      Required Time:=    0.156
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.219

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.026    0.297  
  FE_OCPC1084_n_20831/ZN  -      A->ZN   F     INV_X4          5  0.017   0.013    0.310  
  FE_OCPC2362_n_20831/Z   -      A->Z    F     BUF_X4          6  0.007   0.037    0.347  
  g151093/ZN              -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.375  
  cpuregs_reg[14][12]/D   -      D       R     DFF_X1          1  0.017   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1204: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  g186398/ZN              -      A1->ZN  F     AND2_X4         4  0.013   0.029    0.277  
  g186400/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.289  
  decoded_imm_reg[21]/D   -      D       R     DFF_X1          1  0.010   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 1205: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.117 (P)
            Arrival:=    0.101       -0.001

              Setup:-    0.029
      Required Time:=    0.072
       Launch Clock:=   -0.001
          Data Path:+    0.291
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2182_n_37743/ZN  -      A->ZN   R     INV_X2          2  0.013   0.014    0.214  
  g186396/ZN              -      A1->ZN  F     NAND2_X1        2  0.008   0.025    0.239  
  FE_OCPC2203_n_37847/Z   -      A->Z    F     BUF_X4          8  0.018   0.033    0.272  
  g186402/ZN              -      A3->ZN  R     NAND3_X1        1  0.007   0.018    0.290  
  decoded_imm_reg[24]/D   -      D       R     DFF_X1          1  0.011   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1206: VIOLATED (-0.218 ns) Setup Check with Pin reg_pc_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.314
              Slack:=   -0.218

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.153  
  FE_OCPC776_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          4  0.015   0.022    0.175  
  FE_OCPC1549_FE_OFN4_n_8148/Z      -      A->Z    R     BUF_X2          3  0.012   0.031    0.206  
  FE_RC_2017_0/ZN                   -      A1->ZN  F     NAND3_X2        1  0.014   0.025    0.231  
  FE_RC_2255_0/ZN                   -      A1->ZN  R     NAND3_X4        4  0.015   0.026    0.257  
  FE_OCPC1596_n_12612/Z             -      A->Z    R     BUF_X2          1  0.018   0.023    0.280  
  fopt178197/ZN                     -      A->ZN   F     INV_X1          1  0.006   0.007    0.287  
  g180450/ZN                        -      B1->ZN  R     OAI21_X1        1  0.003   0.023    0.310  
  reg_pc_reg[29]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.310  
#-------------------------------------------------------------------------------------------------
Path 1207: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.293
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  g186398/ZN              -      A1->ZN  F     AND2_X4         4  0.013   0.029    0.277  
  g186397/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.289  
  decoded_imm_reg[20]/D   -      D       R     DFF_X1          1  0.010   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 1208: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.114 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.029
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.292
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  g158025_dup182783/ZN    -      A2->ZN  F     AND2_X4         2  0.010   0.033    0.209  
  g182782/ZN              -      A2->ZN  R     NAND2_X4        2  0.007   0.020    0.229  
  g186395_dup1/ZN         -      A1->ZN  F     NAND2_X4        2  0.013   0.018    0.247  
  g186398/ZN              -      A1->ZN  F     AND2_X4         4  0.013   0.029    0.277  
  g186401/ZN              -      A1->ZN  R     NAND2_X1        1  0.006   0.012    0.289  
  decoded_imm_reg[23]/D   -      D       R     DFF_X1          1  0.010   0.000    0.289  
#---------------------------------------------------------------------------------------
Path 1209: VIOLATED (-0.218 ns) Setup Check with Pin mem_wdata_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.274
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  FE_RC_2018_0/ZN         -      A1->ZN  R     OAI222_X1       1  0.011   0.030    0.270  
  mem_wdata_reg[23]/D     -      D       R     DFF_X1          1  0.044   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1210: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[8][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.025
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.218

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.014    0.344  
  FE_OCPC1061_n_28381/ZN             -      A->ZN   R     INV_X8         13  0.010   0.019    0.363  
  g150429__185682/ZN                 -      B1->ZN  F     OAI21_X1        1  0.011   0.013    0.376  
  cpuregs_reg[8][13]/D               -      D       F     DFF_X1          1  0.010   0.000    0.376  
#--------------------------------------------------------------------------------------------------
Path 1211: VIOLATED (-0.218 ns) Setup Check with Pin decoded_imm_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.117 (P)
            Arrival:=    0.101       -0.001

              Setup:-    0.029
      Required Time:=    0.072
       Launch Clock:=   -0.001
          Data Path:+    0.291
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2182_n_37743/ZN  -      A->ZN   R     INV_X2          2  0.013   0.014    0.214  
  g186396/ZN              -      A1->ZN  F     NAND2_X1        2  0.008   0.025    0.239  
  FE_OCPC2203_n_37847/Z   -      A->Z    F     BUF_X4          8  0.018   0.034    0.272  
  g178083/ZN              -      A3->ZN  R     NAND3_X1        1  0.007   0.018    0.290  
  decoded_imm_reg[26]/D   -      D       R     DFF_X1          1  0.011   0.000    0.290  
#---------------------------------------------------------------------------------------
Path 1212: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[22][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.177       -0.005

              Setup:-    0.025
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.312  
  FE_OCPC1078_n_20825/ZN  -      A->ZN   F     INV_X4         14  0.027   0.023    0.335  
  g152307/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.352  
  g168011/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.018    0.369  
  cpuregs_reg[22][0]/D    -      D       F     DFF_X1          1  0.011   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1213: VIOLATED (-0.218 ns) Setup Check with Pin mem_wdata_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.036
      Required Time:=    0.052
       Launch Clock:=   -0.004
          Data Path:+    0.274
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  FE_RC_474_0/ZN          -      A1->ZN  R     OAI222_X1       1  0.011   0.029    0.270  
  mem_wdata_reg[16]/D     -      D       R     DFF_X1          1  0.044   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1214: VIOLATED (-0.218 ns) Setup Check with Pin mem_wdata_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.079
      Required Time:=    0.009
       Launch Clock:=   -0.012
          Data Path:+    0.239
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78235__186452/ZN       -      A2->ZN  R     NAND2_X4        6  0.006   0.023    0.137  
  FE_OCPC1342_n_37901/ZN  -      A->ZN   F     INV_X1          1  0.016   0.012    0.149  
  FE_OCPC2212_n_30112/Z   -      A->Z    F     BUF_X4          9  0.007   0.033    0.182  
  g78112__186157/ZN       -      A1->ZN  R     NAND2_X1        1  0.011   0.019    0.201  
  FE_RC_478_0/ZN          -      A1->ZN  F     NAND3_X2        2  0.012   0.026    0.227  
  mem_wdata_reg[26]/D     -      D       F     SDFF_X1         2  0.016   0.000    0.227  
#---------------------------------------------------------------------------------------
Path 1215: VIOLATED (-0.218 ns) Setup Check with Pin cpuregs_reg[22][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.370
              Slack:=   -0.218

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.312  
  FE_OCPC1078_n_20825/ZN  -      A->ZN   F     INV_X4         14  0.027   0.022    0.334  
  g150691__8757/ZN        -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.366  
  cpuregs_reg[22][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1216: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][29]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1217: VIOLATED (-0.217 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.083
      Required Time:=    0.019
       Launch Clock:=   -0.011
          Data Path:+    0.248
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.035    0.212  
  FE_OCPC1818_n_939/Z     -      A->Z    R     BUF_X4          4  0.016   0.025    0.237  
  mem_rdata_q_reg[22]/SE  -      SE      R     SDFF_X1         4  0.008   0.000    0.237  
#---------------------------------------------------------------------------------------
Path 1218: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][24]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1219: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[30][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.042    0.388  
  FE_RC_1976_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.018   0.016    0.404  
  cpuregs_reg[30][11]/D              -      D       F     DFF_X1          1  0.012   0.000    0.404  
#--------------------------------------------------------------------------------------------------
Path 1220: VIOLATED (-0.217 ns) Setup Check with Pin is_sll_srl_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) is_sll_srl_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.118 (P)
            Arrival:=    0.095        0.000

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=    0.000
          Data Path:+    0.282
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         3  0.072   0.118    0.118  
  g158233/ZN              -      A2->ZN  R     AND2_X4         3  0.023   0.037    0.154  
  g157956/ZN              -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.171  
  g179373/ZN              -      A2->ZN  R     NOR2_X4         3  0.010   0.037    0.208  
  g171734/ZN              -      A1->ZN  F     NAND2_X2        3  0.022   0.019    0.227  
  FE_RC_487_0/ZN          -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.244  
  FE_RC_485_0/ZN          -      A2->ZN  F     NOR2_X1         2  0.010   0.013    0.257  
  g153364/ZN              -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.282  
  is_sll_srl_sra_reg/D    -      D       R     DFF_X1          1  0.017   0.000    0.282  
#---------------------------------------------------------------------------------------
Path 1221: VIOLATED (-0.217 ns) Setup Check with Pin mem_wdata_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.037
      Required Time:=    0.053
       Launch Clock:=   -0.004
          Data Path:+    0.274
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.023    0.198  
  FE_OCPC1383_n_34200/Z   -      A->Z    R     BUF_X4          3  0.014   0.025    0.223  
  g176661/ZN              -      A1->ZN  F     NAND2_X4        8  0.009   0.017    0.240  
  g176667/ZN              -      A1->ZN  R     OAI222_X1       1  0.011   0.030    0.270  
  mem_wdata_reg[22]/D     -      D       R     DFF_X1          1  0.044   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1222: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[14][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.034    0.331  
  g151097/ZN              -      B2->ZN  R     OAI21_X1        1  0.021   0.035    0.366  
  cpuregs_reg[14][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1223: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.177       -0.005

              Setup:-    0.070
      Required Time:=    0.107
       Launch Clock:=   -0.005
          Data Path:+    0.329
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.028    0.324  
  cpuregs_reg[9][22]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.324  
#---------------------------------------------------------------------------------------
Path 1224: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[1][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  g179686/ZN                         -      B1->ZN  F     AOI21_X2        1  0.026   0.019    0.312  
  FE_OCPC1728_n_30761/Z              -      A->Z    F     BUF_X4          4  0.011   0.030    0.342  
  g179690/ZN                         -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.367  
  cpuregs_reg[1][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------------------
Path 1225: VIOLATED (-0.217 ns) Setup Check with Pin latched_store_reg/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[5]/CK
              Clock: (R) clk
           Endpoint: (R) latched_store_reg/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.084
      Required Time:=    0.012
       Launch Clock:=   -0.003
          Data Path:+    0.233
              Slack:=   -0.217

#-----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  cpu_state_reg[5]/CK             -      CK      R     (arrival)      63  0.073       -   -0.003  
  cpu_state_reg[5]/QN             -      CK->QN  R     DFF_X1          2  0.073   0.090    0.087  
  FE_OCPC2376_n_8124/ZN           -      A->ZN   F     INV_X2          3  0.017   0.020    0.107  
  FE_OCPC2378_n_8124/ZN           -      A->ZN   R     INV_X2          4  0.011   0.023    0.131  
  FE_OCPC2487_n_8124/Z            -      A->Z    R     CLKBUF_X2       2  0.015   0.030    0.161  
  FE_OCPC1731_FE_OFN41_n_8124/ZN  -      A->ZN   F     INV_X1          3  0.008   0.012    0.173  
  g176299/ZN                      -      A2->ZN  R     NAND2_X1        2  0.007   0.018    0.191  
  FE_RC_491_0/ZN                  -      A1->ZN  F     NAND2_X1        1  0.012   0.017    0.207  
  FE_RC_490_0/ZN                  -      A1->ZN  R     NOR2_X2         1  0.009   0.022    0.229  
  latched_store_reg/SE            -      SE      R     SDFF_X1         1  0.014   0.000    0.229  
#-----------------------------------------------------------------------------------------------
Path 1226: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[3][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[3][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  g179686/ZN                         -      B1->ZN  F     AOI21_X2        1  0.026   0.019    0.312  
  FE_OCPC1728_n_30761/Z              -      A->Z    F     BUF_X4          4  0.011   0.030    0.342  
  FE_RC_1990_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.367  
  cpuregs_reg[3][10]/D               -      D       R     DFF_X1          1  0.017   0.000    0.367  
#--------------------------------------------------------------------------------------------------
Path 1227: VIOLATED (-0.217 ns) Setup Check with Pin mem_wdata_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.076
      Required Time:=    0.013
       Launch Clock:=   -0.012
          Data Path:+    0.241
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[0]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[0]/QN  -      CK->QN  F     DFF_X1          2  0.075   0.089    0.077  
  FE_OCPC2396_n_8155/ZN   -      A->ZN   R     INV_X2          2  0.015   0.025    0.102  
  FE_OCPC2397_n_8155/ZN   -      A->ZN   F     INV_X4          2  0.014   0.012    0.114  
  g78234__181019/ZN       -      A2->ZN  R     NAND2_X4        4  0.006   0.030    0.144  
  g169675_dup/ZN          -      A->ZN   F     INV_X8         10  0.022   0.017    0.161  
  g78118__169678/ZN       -      A1->ZN  R     NAND2_X1        2  0.010   0.021    0.182  
  FE_RC_489_0/ZN          -      A2->ZN  R     AND2_X2         1  0.014   0.032    0.214  
  FE_RC_488_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.009   0.016    0.230  
  mem_wdata_reg[25]/D     -      D       F     SDFF_X1         2  0.009   0.000    0.230  
#---------------------------------------------------------------------------------------
Path 1228: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.329
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][21]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1229: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[23][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.176       -0.005

              Setup:-    0.026
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184363/ZN              -      A1->ZN  F     NAND2_X2        2  0.024   0.025    0.279  
  FE_OCPC1066_n_35783/Z   -      A->Z    F     BUF_X4         23  0.014   0.048    0.328  
  g152354/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.021    0.349  
  g168013/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.367  
  cpuregs_reg[23][0]/D    -      D       F     DFF_X1          1  0.014   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1230: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][18]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1231: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.329
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][27]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1232: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.217

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][25]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1233: VIOLATED (-0.217 ns) Setup Check with Pin cpuregs_reg[31][11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.400
              Slack:=   -0.217

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7022/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g178183/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.041    0.299  
  g174305_dup/ZN                     -      B1->ZN  R     AOI21_X4        7  0.014   0.047    0.346  
  FE_OFC237_n_29100/Z                -      A->Z    R     BUF_X8         19  0.038   0.042    0.388  
  g174324/ZN                         -      B1->ZN  F     OAI21_X1        1  0.018   0.015    0.403  
  cpuregs_reg[31][11]/D              -      D       F     DFF_X1          1  0.011   0.000    0.403  
#--------------------------------------------------------------------------------------------------
Path 1234: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.070
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][23]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1235: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[22][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.312  
  FE_OCPC1078_n_20825/ZN  -      A->ZN   F     INV_X4         14  0.027   0.023    0.335  
  g152308/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.352  
  g150688__2391/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.370  
  cpuregs_reg[22][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.370  
#---------------------------------------------------------------------------------------
Path 1236: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.070
      Required Time:=    0.108
       Launch Clock:=   -0.005
          Data Path:+    0.329
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.029    0.325  
  cpuregs_reg[9][20]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1237: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.069
      Required Time:=    0.109
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][27]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1238: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[29][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.027    0.365  
  g178340/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.398  
  cpuregs_reg[29][15]/D        -      D       R     DFF_X1          1  0.017   0.000    0.398  
#--------------------------------------------------------------------------------------------
Path 1239: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[7][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.031
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1606_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.018    0.372  
  g150821/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.397  
  cpuregs_reg[7][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 1240: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[19][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.369
              Slack:=   -0.216

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.026    0.307  
  FE_OCPC1194_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X8         34  0.014   0.026    0.332  
  g150585__176723/ZN               -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.364  
  cpuregs_reg[19][16]/D            -      D       R     DFF_X1          1  0.017   0.000    0.364  
#------------------------------------------------------------------------------------------------
Path 1241: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[29][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.402
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.026    0.364  
  g185690/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.397  
  cpuregs_reg[29][13]/D        -      D       R     DFF_X1          1  0.016   0.000    0.397  
#--------------------------------------------------------------------------------------------
Path 1242: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[28][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.117 (P)
            Arrival:=    0.183       -0.001

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=   -0.001
          Data Path:+    0.370
              Slack:=   -0.216

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g169603/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.035    0.261  
  g169602/ZN                 -      A2->ZN  F     NAND2_X4       11  0.012   0.029    0.290  
  FE_OCPC1256_n_20042/ZN     -      A->ZN   R     INV_X8          3  0.018   0.026    0.316  
  FE_OCPC1257_n_20042/ZN     -      A->ZN   F     INV_X4         16  0.016   0.022    0.338  
  g151330/ZN                 -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.369  
  cpuregs_reg[28][8]/D       -      D       R     DFF_X1          1  0.016   0.000    0.369  
#------------------------------------------------------------------------------------------
Path 1243: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[20][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.117 (P)
            Arrival:=    0.183       -0.001

              Setup:-    0.030
      Required Time:=    0.152
       Launch Clock:=   -0.001
          Data Path:+    0.369
              Slack:=   -0.216

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.034    0.322  
  FE_OFC437_n_31337/ZN       -      A->ZN   F     INV_X4         10  0.022   0.017    0.339  
  g150608__183988/ZN         -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.368  
  cpuregs_reg[20][10]/D      -      D       R     DFF_X1          1  0.016   0.000    0.368  
#------------------------------------------------------------------------------------------
Path 1244: VIOLATED (-0.216 ns) Setup Check with Pin is_slli_srli_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) is_slli_srli_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.118 (P)
            Arrival:=    0.095        0.000

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=    0.000
          Data Path:+    0.280
              Slack:=   -0.216

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK   -      CK      R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[28]/QN   -      CK->QN  R     SDFF_X1         3  0.072   0.118    0.118  
  g158233/ZN               -      A2->ZN  R     AND2_X4         3  0.023   0.037    0.154  
  g157956/ZN               -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.171  
  g179373/ZN               -      A2->ZN  R     NOR2_X4         3  0.010   0.037    0.208  
  g171734/ZN               -      A1->ZN  F     NAND2_X2        3  0.022   0.019    0.227  
  FE_RC_487_0/ZN           -      A2->ZN  R     NAND2_X1        1  0.011   0.018    0.244  
  FE_RC_485_0/ZN           -      A2->ZN  F     NOR2_X1         2  0.010   0.013    0.257  
  g153365/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.281  
  is_slli_srli_srai_reg/D  -      D       R     DFF_X1          1  0.016   0.000    0.281  
#----------------------------------------------------------------------------------------
Path 1245: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[10][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.031
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.394
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1606_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.018    0.372  
  g185204/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.397  
  cpuregs_reg[10][14]/D              -      D       R     DFF_X1          1  0.017   0.000    0.397  
#--------------------------------------------------------------------------------------------------
Path 1246: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[26][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.216

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.305  
  FE_OCPC1672_n_5869/Z   -      A->Z    R     BUF_X8          2  0.013   0.027    0.332  
  FE_OCPC1120_n_5869/ZN  -      A->ZN   F     INV_X4          8  0.010   0.014    0.346  
  g151301/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.371  
  cpuregs_reg[26][8]/D   -      D       R     DFF_X1          1  0.017   0.000    0.371  
#--------------------------------------------------------------------------------------
Path 1247: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[24][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.380
              Slack:=   -0.216

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.058    0.315  
  FE_OFC696_n_20837/ZN  -      A->ZN   F     INV_X4         16  0.032   0.025    0.340  
  g151759/ZN            -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.358  
  g151239/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.376  
  cpuregs_reg[24][8]/D  -      D       F     DFF_X1          1  0.010   0.000    0.376  
#-------------------------------------------------------------------------------------
Path 1248: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[12][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.216

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g100/ZN                            -      A2->ZN  F     NAND3_X1        1  0.012   0.026    0.265  
  g185044/ZN                         -      A2->ZN  R     NAND2_X2        2  0.015   0.026    0.291  
  g157555_dup/ZN                     -      B1->ZN  F     AOI21_X4        2  0.015   0.020    0.311  
  FE_OCPC1720_n_23947/Z              -      A->Z    F     BUF_X2          3  0.014   0.030    0.342  
  g151453/ZN                         -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.365  
  cpuregs_reg[12][12]/D              -      D       R     DFF_X1          1  0.016   0.000    0.365  
#--------------------------------------------------------------------------------------------------
Path 1249: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[13][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.216

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g184365/ZN                       -      A1->ZN  F     NAND2_X2        1  0.023   0.026    0.273  
  FE_OFC664_n_35786/ZN             -      A->ZN   R     INV_X8          8  0.015   0.029    0.302  
  FE_OCPC2372_FE_OFN27_n_35786/Z   -      A->Z    R     BUF_X4          1  0.018   0.032    0.334  
  FE_OCPC1775_FE_OFN27_n_35786/ZN  -      A->ZN   F     INV_X8         10  0.013   0.016    0.350  
  g151476/ZN                       -      B1->ZN  R     OAI21_X2        1  0.008   0.021    0.371  
  cpuregs_reg[13][5]/D             -      D       R     DFF_X1          1  0.014   0.000    0.371  
#------------------------------------------------------------------------------------------------
Path 1250: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[24][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.216

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.058    0.315  
  FE_OFC696_n_20837/ZN  -      A->ZN   F     INV_X4         16  0.032   0.023    0.338  
  g151237/ZN            -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.370  
  cpuregs_reg[24][5]/D  -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1251: VIOLATED (-0.216 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.216

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.326  
  cpuregs_reg[11][24]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 1252: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[23][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.113 (P)
            Arrival:=    0.176       -0.005

              Setup:-    0.026
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.370
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184363/ZN              -      A1->ZN  F     NAND2_X2        2  0.024   0.025    0.279  
  FE_OCPC1066_n_35783/Z   -      A->Z    F     BUF_X4         23  0.014   0.048    0.327  
  g152357/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.347  
  g151484/ZN              -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.365  
  cpuregs_reg[23][2]/D    -      D       F     DFF_X1          1  0.014   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 1253: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.326  
  cpuregs_reg[11][29]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 1254: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[18][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.048    0.330  
  g151217/ZN              -      B2->ZN  R     OAI21_X1        1  0.018   0.034    0.364  
  cpuregs_reg[18][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1255: VIOLATED (-0.215 ns) Setup Check with Pin mem_do_wdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_wdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.112 (P)
            Arrival:=    0.096       -0.006

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.006
          Data Path:+    0.288
              Slack:=   -0.215

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN  -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z   -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g179744/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.036    0.161  
  FE_RC_1672_0/ZN        -      A->ZN   F     INV_X2          3  0.026   0.020    0.181  
  FE_RC_2848_0/ZN        -      A1->ZN  F     AND2_X4         4  0.012   0.031    0.212  
  g169945/ZN             -      A->ZN   R     INV_X2          1  0.007   0.013    0.225  
  g183239/ZN             -      A1->ZN  F     NAND2_X2        2  0.007   0.013    0.238  
  g169943/ZN             -      A->ZN   R     INV_X2          3  0.008   0.017    0.256  
  g153906/ZN             -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.269  
  g153497/ZN             -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.282  
  mem_do_wdata_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.282  
#--------------------------------------------------------------------------------------
Path 1256: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[27][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.215

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1715_n_20545/ZN           -      A->ZN   R     INV_X4          3  0.022   0.029    0.318  
  FE_OCPC1704_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X8         14  0.016   0.018    0.336  
  g150843/ZN                       -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.366  
  cpuregs_reg[27][16]/D            -      D       R     DFF_X1          1  0.016   0.000    0.366  
#------------------------------------------------------------------------------------------------
Path 1257: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[23][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.176       -0.005

              Setup:-    0.026
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.370
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184363/ZN              -      A1->ZN  F     NAND2_X2        2  0.024   0.025    0.279  
  FE_OCPC1066_n_35783/Z   -      A->Z    F     BUF_X4         23  0.014   0.048    0.328  
  g152356/ZN              -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.348  
  g150732__1857/ZN        -      A->ZN   F     OAI21_X1        1  0.011   0.018    0.365  
  cpuregs_reg[23][1]/D    -      D       F     DFF_X1          1  0.014   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 1258: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.035    0.352  
  g152609/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.368  
  cpuregs_reg[11][16]/D   -      D       F     DFF_X1          1  0.012   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1259: VIOLATED (-0.215 ns) Setup Check with Pin reg_pc_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.118 (P)
            Arrival:=    0.101       -0.000

              Setup:-    0.031
      Required Time:=    0.070
       Launch Clock:=   -0.000
          Data Path:+    0.286
              Slack:=   -0.215

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC845_n_17615/ZN            -      A->ZN   R     INV_X8          5  0.015   0.028    0.155  
  FE_OCPC1695_FE_DBTN14_n_17615/Z  -      A->Z    R     BUF_X16         3  0.017   0.027    0.182  
  FE_OCPC851_n_17615/ZN            -      A->ZN   F     INV_X16         8  0.008   0.011    0.192  
  FE_RC_2075_0/ZN                  -      B2->ZN  R     OAI21_X4        3  0.006   0.033    0.226  
  FE_OCPC1533_n_29379/Z            -      A->Z    R     BUF_X1          1  0.021   0.027    0.253  
  g178471/ZN                       -      A->ZN   F     INV_X1          1  0.008   0.007    0.260  
  g178473/ZN                       -      B1->ZN  R     OAI21_X1        1  0.004   0.025    0.286  
  reg_pc_reg[15]/D                 -      D       R     DFF_X1          1  0.019   0.000    0.286  
#------------------------------------------------------------------------------------------------
Path 1260: VIOLATED (-0.215 ns) Setup Check with Pin mem_wdata_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wordsize_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.012

              Setup:-    0.076
      Required Time:=    0.012
       Launch Clock:=   -0.012
          Data Path:+    0.239
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_wordsize_reg[1]/CK  -      CK      R     (arrival)      75  0.075       -   -0.012  
  mem_wordsize_reg[1]/Q   -      CK->Q   R     DFF_X1          2  0.075   0.112    0.100  
  g185328/ZN              -      A->ZN   F     INV_X2          2  0.016   0.015    0.115  
  g185330/ZN              -      A1->ZN  R     NAND2_X4        5  0.008   0.023    0.138  
  g78190/ZN               -      A->ZN   F     INV_X2          8  0.016   0.021    0.159  
  g78087__1474/ZN         -      A1->ZN  R     NAND2_X2        1  0.011   0.016    0.175  
  FE_RC_482_0/ZN          -      A->ZN   F     INV_X2          1  0.010   0.010    0.186  
  FE_RC_480_0/ZN          -      A2->ZN  R     NOR2_X4         1  0.005   0.026    0.212  
  FE_RC_479_0/ZN          -      A1->ZN  F     NAND2_X4        2  0.015   0.016    0.228  
  mem_wdata_reg[24]/D     -      D       F     SDFF_X1         2  0.008   0.000    0.228  
#---------------------------------------------------------------------------------------
Path 1261: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[26][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.215

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.305  
  FE_OCPC1672_n_5869/Z   -      A->Z    R     BUF_X8          2  0.013   0.027    0.332  
  FE_OCPC1120_n_5869/ZN  -      A->ZN   F     INV_X4          8  0.010   0.014    0.346  
  g151297/ZN             -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.370  
  cpuregs_reg[26][5]/D   -      D       R     DFF_X1          1  0.016   0.000    0.370  
#--------------------------------------------------------------------------------------
Path 1262: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[28][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.117 (P)
            Arrival:=    0.185       -0.001

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.001
          Data Path:+    0.370
              Slack:=   -0.215

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g169603/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.035    0.261  
  g169602/ZN                 -      A2->ZN  F     NAND2_X4       11  0.012   0.029    0.290  
  FE_OCPC1256_n_20042/ZN     -      A->ZN   R     INV_X8          3  0.018   0.026    0.316  
  FE_OCPC1257_n_20042/ZN     -      A->ZN   F     INV_X4         16  0.016   0.023    0.338  
  g151327/ZN                 -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.370  
  cpuregs_reg[28][5]/D       -      D       R     DFF_X1          1  0.016   0.000    0.370  
#------------------------------------------------------------------------------------------
Path 1263: VIOLATED (-0.215 ns) Setup Check with Pin reg_pc_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.104       -0.004

              Setup:-    0.031
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.292
              Slack:=   -0.215

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.037    0.150  
  g163446/ZN                        -      A1->ZN  F     NAND2_X1        1  0.025   0.021    0.170  
  g166937/ZN                        -      A1->ZN  R     NAND2_X2        2  0.012   0.027    0.198  
  g166938/ZN                        -      A1->ZN  F     NAND2_X4        2  0.019   0.017    0.215  
  g163593/ZN                        -      A1->ZN  R     NAND2_X2        3  0.010   0.016    0.232  
  FE_OCPC1666_n_12951/Z             -      A->Z    R     BUF_X1          1  0.011   0.023    0.255  
  g159618/ZN                        -      A->ZN   F     INV_X1          1  0.007   0.007    0.262  
  g180447/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.026    0.288  
  reg_pc_reg[10]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.288  
#-------------------------------------------------------------------------------------------------
Path 1264: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][21]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][21]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1265: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[29][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.401
              Slack:=   -0.215

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.025    0.364  
  g151363/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.396  
  cpuregs_reg[29][12]/D        -      D       R     DFF_X1          1  0.017   0.000    0.396  
#--------------------------------------------------------------------------------------------
Path 1266: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[12][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.035    0.352  
  g151457/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.368  
  cpuregs_reg[12][16]/D   -      D       F     DFF_X1          1  0.010   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1267: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[9][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.381
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC2444_n_5626/Z    -      A->Z    R     BUF_X2          1  0.020   0.029    0.324  
  FE_OCPC1723_n_5626/ZN   -      A->ZN   F     INV_X4          9  0.011   0.019    0.343  
  g152887/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.358  
  g182375/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.376  
  cpuregs_reg[9][12]/D    -      D       F     DFF_X1          1  0.012   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1268: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[16][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.360
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   R     XNOR2_X1        1  0.012   0.038    0.272  
  g158414/ZN              -      A1->ZN  F     NAND2_X2        1  0.028   0.022    0.294  
  g157543/ZN              -      A1->ZN  R     NAND2_X4        1  0.013   0.022    0.316  
  g157256/ZN              -      A->ZN   F     INV_X8         31  0.013   0.020    0.336  
  g151157/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.027    0.363  
  cpuregs_reg[16][16]/D   -      D       R     DFF_X1          1  0.018   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1269: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[6][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.035    0.352  
  g150793/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.368  
  cpuregs_reg[6][16]/D    -      D       F     DFF_X1          1  0.010   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1270: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.069
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.331
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.326  
  cpuregs_reg[11][23]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 1271: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][20]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.069
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][20]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1272: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[25][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.215

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184315/ZN                       -      A1->ZN  F     NAND2_X4        1  0.024   0.021    0.275  
  FE_OFC722_n_35682/ZN             -      A->ZN   R     INV_X8          4  0.012   0.024    0.299  
  FE_OCPC1810_FE_OFN52_n_35682/ZN  -      A->ZN   F     INV_X2         16  0.014   0.035    0.334  
  g151791/ZN                       -      A1->ZN  R     NAND2_X1        1  0.027   0.022    0.356  
  g151269/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.375  
  cpuregs_reg[25][8]/D             -      D       F     DFF_X1          1  0.011   0.000    0.375  
#------------------------------------------------------------------------------------------------
Path 1273: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.069
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.331
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.326  
  cpuregs_reg[11][25]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 1274: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][18]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.069
      Required Time:=    0.111
       Launch Clock:=   -0.005
          Data Path:+    0.331
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.326  
  cpuregs_reg[11][18]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.326  
#---------------------------------------------------------------------------------------
Path 1275: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[11][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.372
              Slack:=   -0.215

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182421/ZN               -      B1->ZN  R     AOI21_X2        3  0.016   0.048    0.352  
  FE_RC_1780_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.370  
  cpuregs_reg[11][17]/D    -      D       F     DFF_X1          1  0.013   0.000    0.370  
#----------------------------------------------------------------------------------------
Path 1276: VIOLATED (-0.215 ns) Setup Check with Pin count_instr_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.032
      Required Time:=    0.086
       Launch Clock:=    0.021
          Data Path:+    0.280
              Slack:=   -0.215

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_instr_reg[7]/CK     -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[7]/Q      -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_RC_2016_0/ZN           -      A4->ZN  F     NAND4_X4        2  0.020   0.035    0.170  
  inc_add_1559_34_g1141/ZN  -      A->ZN   R     INV_X1          1  0.018   0.021    0.191  
  inc_add_1559_34_g1050/ZN  -      A1->ZN  F     NAND3_X2        2  0.011   0.024    0.215  
  g181159/Z                 -      A->Z    F     MUX2_X1         1  0.015   0.060    0.275  
  g173675/ZN                -      A1->ZN  R     OAI22_X1        1  0.010   0.025    0.301  
  count_instr_reg[8]/D      -      D       R     DFF_X1          1  0.027   0.000    0.301  
#-----------------------------------------------------------------------------------------
Path 1277: VIOLATED (-0.215 ns) Setup Check with Pin mem_do_rdata_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_rinst_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_do_rdata_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.096       -0.006

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.006
          Data Path:+    0.287
              Slack:=   -0.215

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_do_rinst_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.006  
  mem_do_rinst_reg/QN    -      CK->QN  R     DFF_X1          1  0.073   0.087    0.081  
  FE_OCPC1801_n_8151/ZN  -      A->ZN   F     INV_X2          2  0.015   0.011    0.093  
  FE_OCPC1802_n_8151/Z   -      A->Z    F     BUF_X2          5  0.006   0.033    0.126  
  g179744/ZN             -      B1->ZN  R     OAI21_X1        1  0.010   0.036    0.161  
  FE_RC_1672_0/ZN        -      A->ZN   F     INV_X2          3  0.026   0.020    0.181  
  FE_RC_2848_0/ZN        -      A1->ZN  F     AND2_X4         4  0.012   0.031    0.212  
  g169945/ZN             -      A->ZN   R     INV_X2          1  0.007   0.013    0.225  
  g183239/ZN             -      A1->ZN  F     NAND2_X2        2  0.007   0.013    0.238  
  g169943/ZN             -      A->ZN   R     INV_X2          3  0.008   0.017    0.256  
  g166919/ZN             -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.269  
  g153496/ZN             -      A1->ZN  R     NAND2_X1        1  0.007   0.013    0.282  
  mem_do_rdata_reg/D     -      D       R     DFF_X1          1  0.009   0.000    0.282  
#--------------------------------------------------------------------------------------
Path 1278: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[22][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.215

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.312  
  FE_OCPC1078_n_20825/ZN  -      A->ZN   F     INV_X4         14  0.027   0.023    0.335  
  g152310/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.352  
  g150690__7118/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.369  
  cpuregs_reg[22][3]/D    -      D       F     DFF_X1          1  0.011   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1279: VIOLATED (-0.215 ns) Setup Check with Pin cpuregs_reg[29][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.400
              Slack:=   -0.215

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK          -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN          -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                   -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN               -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN              -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN              -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN       -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN                   -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN         -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OCPC2361_FE_OFN35846_n/Z  -      A->Z    R     BUF_X4          2  0.013   0.032    0.338  
  FE_OFC284_n_24304/ZN         -      A->ZN   F     INV_X4         24  0.015   0.024    0.363  
  g151358/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.395  
  cpuregs_reg[29][7]/D         -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------
Path 1280: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[9][17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.116 (P)
            Arrival:=    0.181       -0.002

              Setup:-    0.026
      Required Time:=    0.155
       Launch Clock:=   -0.002
          Data Path:+    0.372
              Slack:=   -0.214

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  reg_pc_reg[16]/CK        -      CK      R     (arrival)      63  0.070       -   -0.002  
  reg_pc_reg[16]/Q         -      CK->Q   R     DFF_X1          5  0.070   0.123    0.121  
  FE_OCPC1544_reg_pc_16/Z  -      A->Z    R     BUF_X1          2  0.028   0.040    0.161  
  add_1312_30_g185796/ZN   -      A2->ZN  R     AND2_X1         1  0.018   0.034    0.195  
  add_1312_30_g7082/ZN     -      A1->ZN  F     NAND2_X1        1  0.009   0.015    0.210  
  FE_RC_2774_0/ZN          -      A->ZN   R     INV_X2          1  0.009   0.017    0.228  
  FE_RC_2773_0/ZN          -      A1->ZN  F     NAND4_X4        2  0.010   0.030    0.258  
  FE_RC_1956_0/ZN          -      A1->ZN  R     NAND2_X2        1  0.021   0.024    0.282  
  FE_RC_1955_0/ZN          -      A->ZN   F     OAI21_X4        3  0.013   0.022    0.304  
  g182421/ZN               -      B1->ZN  R     AOI21_X2        3  0.016   0.048    0.352  
  FE_RC_1750_0/ZN          -      B1->ZN  F     OAI21_X1        1  0.038   0.018    0.370  
  cpuregs_reg[9][17]/D     -      D       F     DFF_X1          1  0.013   0.000    0.370  
#----------------------------------------------------------------------------------------
Path 1281: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[14][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.214

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1606_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.018    0.372  
  FE_RC_435_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.396  
  cpuregs_reg[14][14]/D              -      D       R     DFF_X1          1  0.016   0.000    0.396  
#--------------------------------------------------------------------------------------------------
Path 1282: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[23][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.027
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.350  
  g150753__2250/ZN        -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.367  
  cpuregs_reg[23][16]/D   -      D       F     DFF_X1          1  0.015   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1283: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[31][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.370
              Slack:=   -0.214

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.023    0.306  
  FE_OCPC1225_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X8         38  0.012   0.027    0.332  
  g151427/ZN                       -      B2->ZN  R     OAI21_X1        1  0.017   0.032    0.365  
  cpuregs_reg[31][16]/D            -      D       R     DFF_X1          1  0.016   0.000    0.365  
#------------------------------------------------------------------------------------------------
Path 1284: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[21][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.030    0.311  
  FE_OFC321_n_29197/ZN    -      A->ZN   F     INV_X4         16  0.017   0.021    0.332  
  g150663__8757/ZN        -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.363  
  cpuregs_reg[21][16]/D   -      D       R     DFF_X1          1  0.016   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1285: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[22][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.056    0.312  
  FE_OCPC1078_n_20825/ZN  -      A->ZN   F     INV_X4         14  0.027   0.023    0.335  
  g152309/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.352  
  g151482/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.369  
  cpuregs_reg[22][2]/D    -      D       F     DFF_X1          1  0.010   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1286: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[25][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.026
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.035    0.352  
  g151278/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.369  
  cpuregs_reg[25][16]/D   -      D       F     DFF_X1          1  0.012   0.000    0.369  
#---------------------------------------------------------------------------------------
Path 1287: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[18][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.004

              Setup:-    0.032
      Required Time:=    0.149
       Launch Clock:=    0.004
          Data Path:+    0.359
              Slack:=   -0.214

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK                    -      CK      R     (arrival)      65  0.073       -    0.004  
  reg_pc_reg[8]/Q                     -      CK->Q   R     DFF_X1          4  0.073   0.119    0.123  
  FE_OCPC1655_reg_pc_8/Z              -      A->Z    R     BUF_X1          2  0.024   0.041    0.163  
  FE_OCPC2352_FE_OFN35856_reg_pc_8/Z  -      A->Z    R     BUF_X1          3  0.019   0.043    0.207  
  add_1312_30_g178206/ZN              -      B->ZN   R     XNOR2_X1        1  0.023   0.043    0.250  
  FE_RC_1715_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.020   0.027    0.276  
  FE_RC_1714_0_dup/ZN                 -      A1->ZN  R     NAND2_X4        2  0.016   0.032    0.309  
  FE_OCPC1210_n_986/ZN                -      A->ZN   F     INV_X8         23  0.021   0.020    0.329  
  FE_RC_1712_0/ZN                     -      B1->ZN  R     OAI21_X1        1  0.014   0.034    0.363  
  cpuregs_reg[18][8]/D                -      D       R     DFF_X1          1  0.023   0.000    0.363  
#---------------------------------------------------------------------------------------------------
Path 1288: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[2][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.026
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.350  
  g151011/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.367  
  cpuregs_reg[2][16]/D    -      D       F     DFF_X1          1  0.013   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1289: VIOLATED (-0.214 ns) Setup Check with Pin cpuregs_reg[9][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.214

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.350  
  g152592/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.367  
  cpuregs_reg[9][16]/D    -      D       F     DFF_X1          1  0.012   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1290: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.069
      Required Time:=    0.112
       Launch Clock:=   -0.005
          Data Path:+    0.330
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.051    0.299  
  FE_OCPC1239_n_5625/ZN   -      A->ZN   F     INV_X8         27  0.021   0.026    0.325  
  cpuregs_reg[11][28]/SE  -      SE      F     SDFFR_X1       27  0.014   0.000    0.325  
#---------------------------------------------------------------------------------------
Path 1291: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[8][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.350  
  g150980/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.017    0.367  
  cpuregs_reg[8][16]/D    -      D       F     DFF_X1          1  0.010   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1292: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[22][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.055    0.311  
  FE_OCPC1077_n_20825/ZN  -      A->ZN   F     INV_X8         16  0.027   0.021    0.332  
  g150696__5266/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.363  
  cpuregs_reg[22][8]/D    -      D       R     DFF_X1          1  0.017   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1293: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[17][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.351  
  g151187/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.367  
  cpuregs_reg[17][16]/D   -      D       F     DFF_X1          1  0.011   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1294: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[3][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.023    0.331  
  g152699/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.349  
  g152564/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.366  
  cpuregs_reg[3][3]/D     -      D       F     DFF_X1          1  0.010   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1295: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[8][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.213

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1607_n_23794/ZN             -      A->ZN   F     INV_X2          5  0.012   0.017    0.370  
  g150981/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.395  
  cpuregs_reg[8][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 1296: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[20][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.028
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  g183568/ZN              -      A2->ZN  F     NAND2_X1        1  0.028   0.017    0.352  
  g183566/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.368  
  cpuregs_reg[20][6]/D    -      D       R     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1297: VIOLATED (-0.213 ns) Setup Check with Pin cpuregs_reg[1][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.121 (P)
            Arrival:=    0.179        0.003

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.213

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.034    0.350  
  g173648/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.367  
  cpuregs_reg[1][16]/D    -      D       F     DFF_X1          1  0.010   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1298: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[30][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.180        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.035    0.351  
  g151397/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.368  
  cpuregs_reg[30][16]/D   -      D       F     DFF_X1          1  0.010   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1299: VIOLATED (-0.212 ns) Setup Check with Pin reg_pc_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.104       -0.004

              Setup:-    0.031
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.212

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.033    0.163  
  g165793/ZN                       -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.180  
  g163842/ZN                       -      A1->ZN  R     NAND2_X4        2  0.010   0.019    0.199  
  g166453/ZN                       -      A1->ZN  F     NAND2_X4        2  0.012   0.015    0.214  
  g163893/ZN                       -      A1->ZN  R     NAND2_X2        2  0.008   0.015    0.230  
  FE_OCPC1616_n_13371/Z            -      A->Z    R     BUF_X1          1  0.011   0.023    0.253  
  g163897/ZN                       -      A->ZN   F     INV_X1          1  0.007   0.008    0.260  
  g175058/ZN                       -      B1->ZN  R     OAI21_X1        1  0.004   0.025    0.285  
  reg_pc_reg[9]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.285  
#------------------------------------------------------------------------------------------------
Path 1300: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[3][16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.212

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[4]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[4]/Q         -      CK->Q   R     DFF_X1          5  0.073   0.126    0.129  
  add_1312_30_g178979/ZN  -      A2->ZN  F     NAND2_X2        3  0.031   0.024    0.153  
  g169811/ZN              -      A1->ZN  R     NOR2_X2         1  0.012   0.021    0.174  
  g169810/ZN              -      A2->ZN  R     AND2_X2         1  0.012   0.039    0.213  
  g169809/ZN              -      A1->ZN  F     NAND2_X4        2  0.014   0.021    0.235  
  add_1312_30_g7007/ZN    -      A->ZN   F     XNOR2_X1        1  0.012   0.043    0.277  
  g158414/ZN              -      A1->ZN  R     NAND2_X2        1  0.013   0.021    0.298  
  g157543/ZN              -      A1->ZN  F     NAND2_X4        1  0.014   0.019    0.316  
  g157256/ZN              -      A->ZN   R     INV_X8         31  0.010   0.032    0.349  
  g152575/ZN              -      B1->ZN  F     OAI21_X1        1  0.025   0.016    0.365  
  cpuregs_reg[3][16]/D    -      D       F     DFF_X1          1  0.010   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 1301: VIOLATED (-0.212 ns) Setup Check with Pin reg_pc_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.309
              Slack:=   -0.212

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.153  
  FE_OCPC776_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          4  0.015   0.022    0.175  
  g165788/ZN                        -      A1->ZN  F     NAND2_X2        1  0.012   0.019    0.194  
  g165960_dup/ZN                    -      A2->ZN  R     NAND2_X4        3  0.010   0.019    0.213  
  g165959/ZN                        -      A1->ZN  F     NAND2_X2        1  0.010   0.016    0.229  
  g68/ZN                            -      A1->ZN  R     NAND2_X4        3  0.009   0.021    0.250  
  FE_OCPC1531_n_16097/Z             -      A->Z    R     BUF_X1          1  0.014   0.025    0.274  
  fopt175501/ZN                     -      A->ZN   F     INV_X1          1  0.008   0.007    0.282  
  g172705/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.304  
  reg_pc_reg[27]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.304  
#-------------------------------------------------------------------------------------------------
Path 1302: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[11][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.204 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.031
      Required Time:=    0.156
       Launch Clock:=    0.003
          Data Path:+    0.365
              Slack:=   -0.212

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g100/ZN                            -      A2->ZN  F     NAND3_X1        1  0.012   0.026    0.265  
  g185044/ZN                         -      A2->ZN  R     NAND2_X2        2  0.015   0.026    0.291  
  g182377/ZN                         -      B1->ZN  F     AOI21_X1        1  0.015   0.019    0.311  
  FE_OCPC1293_n_33543/Z              -      A->Z    F     BUF_X4          4  0.014   0.032    0.343  
  g177409/ZN                         -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.368  
  cpuregs_reg[11][12]/D              -      D       R     DFF_X1          1  0.017   0.000    0.368  
#--------------------------------------------------------------------------------------------------
Path 1303: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[20][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.117 (P)
            Arrival:=    0.177       -0.001

              Setup:-    0.025
      Required Time:=    0.151
       Launch Clock:=   -0.001
          Data Path:+    0.364
              Slack:=   -0.212

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.032    0.320  
  FE_OFC438_n_31337/ZN       -      A->ZN   F     INV_X8          8  0.022   0.012    0.332  
  g175041/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.346  
  g183990/ZN                 -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.363  
  cpuregs_reg[20][0]/D       -      D       F     DFF_X1          1  0.011   0.000    0.363  
#------------------------------------------------------------------------------------------
Path 1304: VIOLATED (-0.212 ns) Setup Check with Pin decoded_imm_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.212

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q     -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN         -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN    -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  g157537/ZN                -      A3->ZN  R     NAND3_X4        1  0.014   0.022    0.194  
  FE_OCPC2213_n_1003/ZN     -      A->ZN   F     INV_X4          4  0.012   0.013    0.207  
  FE_OCPC2214_n_1003_dup/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.231  
  g180815_dup/ZN            -      A1->ZN  R     NAND2_X4        1  0.005   0.014    0.245  
  g182784/ZN                -      A->ZN   F     INV_X4          6  0.010   0.010    0.255  
  g154406/ZN                -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.279  
  decoded_imm_reg[7]/D      -      D       R     DFF_X1          1  0.017   0.000    0.279  
#-----------------------------------------------------------------------------------------
Path 1305: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[1][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.363
              Slack:=   -0.212

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g100/ZN                            -      A2->ZN  F     NAND3_X1        1  0.012   0.026    0.265  
  g185044/ZN                         -      A2->ZN  R     NAND2_X2        2  0.015   0.026    0.291  
  g182377/ZN                         -      B1->ZN  F     AOI21_X1        1  0.015   0.019    0.311  
  FE_OCPC1293_n_33543/Z              -      A->Z    F     BUF_X4          4  0.014   0.032    0.343  
  g182379/ZN                         -      B1->ZN  R     OAI21_X1        1  0.008   0.024    0.367  
  cpuregs_reg[1][12]/D               -      D       R     DFF_X1          1  0.016   0.000    0.367  
#--------------------------------------------------------------------------------------------------
Path 1306: VIOLATED (-0.212 ns) Setup Check with Pin cpuregs_reg[25][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.212

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184315/ZN                       -      A1->ZN  F     NAND2_X4        1  0.024   0.021    0.275  
  FE_OFC722_n_35682/ZN             -      A->ZN   R     INV_X8          4  0.012   0.024    0.299  
  FE_OCPC1810_FE_OFN52_n_35682/ZN  -      A->ZN   F     INV_X2         16  0.014   0.033    0.332  
  g151788/ZN                       -      A1->ZN  R     NAND2_X1        1  0.027   0.022    0.354  
  g151266/ZN                       -      A->ZN   F     OAI21_X1        1  0.012   0.018    0.372  
  cpuregs_reg[25][5]/D             -      D       F     DFF_X1          1  0.011   0.000    0.372  
#------------------------------------------------------------------------------------------------
Path 1307: VIOLATED (-0.211 ns) Setup Check with Pin decoded_imm_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.211

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q     -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN         -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN    -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  g157537/ZN                -      A3->ZN  R     NAND3_X4        1  0.014   0.022    0.194  
  FE_OCPC2213_n_1003/ZN     -      A->ZN   F     INV_X4          4  0.012   0.013    0.207  
  FE_OCPC2214_n_1003_dup/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.231  
  g180815_dup/ZN            -      A1->ZN  R     NAND2_X4        1  0.005   0.014    0.245  
  g182784/ZN                -      A->ZN   F     INV_X4          6  0.010   0.010    0.255  
  g154404/ZN                -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.278  
  decoded_imm_reg[6]/D      -      D       R     DFF_X1          1  0.017   0.000    0.278  
#-----------------------------------------------------------------------------------------
Path 1308: VIOLATED (-0.211 ns) Setup Check with Pin cpuregs_reg[3][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.024
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.369
              Slack:=   -0.211

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.023    0.332  
  g152735/ZN              -      A1->ZN  R     NAND2_X2        1  0.015   0.015    0.347  
  g152562/ZN              -      A->ZN   F     OAI21_X1        1  0.008   0.017    0.364  
  cpuregs_reg[3][4]/D     -      D       F     DFF_X1          1  0.009   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1309: VIOLATED (-0.211 ns) Setup Check with Pin reg_pc_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_pc_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.024
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.288
              Slack:=   -0.211

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  g57/ZN                            -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.171  
  g167212/ZN                        -      A1->ZN  F     NAND2_X4        2  0.010   0.018    0.189  
  g171294/ZN                        -      A->ZN   R     INV_X4          2  0.010   0.014    0.203  
  g166443/ZN                        -      B1->ZN  F     OAI21_X4        2  0.008   0.014    0.217  
  FE_OCPC2289_n_16677/Z             -      A->Z    F     BUF_X1          1  0.009   0.027    0.244  
  g185756/ZN                        -      A1->ZN  R     AOI22_X1        1  0.006   0.031    0.275  
  g184612/ZN                        -      A->ZN   F     INV_X1          1  0.025   0.009    0.284  
  reg_pc_reg[19]/D                  -      D       F     DFF_X1          1  0.007   0.000    0.284  
#-------------------------------------------------------------------------------------------------
Path 1310: VIOLATED (-0.211 ns) Setup Check with Pin reg_pc_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.104       -0.004

              Setup:-    0.030
      Required Time:=    0.074
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.211

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.033    0.163  
  g80/ZN                           -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.180  
  g78/ZN                           -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.199  
  g175430/ZN                       -      A1->ZN  F     NAND2_X4        2  0.013   0.015    0.214  
  g175433/ZN                       -      A1->ZN  R     NAND2_X2        2  0.008   0.016    0.230  
  FE_OCPC1545_n_26187/Z            -      A->Z    R     BUF_X1          1  0.011   0.023    0.254  
  fopt175434/ZN                    -      A->ZN   F     INV_X1          1  0.007   0.009    0.263  
  g180446/ZN                       -      B1->ZN  R     OAI21_X2        1  0.005   0.022    0.285  
  reg_pc_reg[11]/D                 -      D       R     DFF_X1          1  0.015   0.000    0.285  
#------------------------------------------------------------------------------------------------
Path 1311: VIOLATED (-0.211 ns) Setup Check with Pin decoded_imm_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.211

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q     -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN         -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN    -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  g157537/ZN                -      A3->ZN  R     NAND3_X4        1  0.014   0.022    0.194  
  FE_OCPC2213_n_1003/ZN     -      A->ZN   F     INV_X4          4  0.012   0.013    0.207  
  FE_OCPC2214_n_1003_dup/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.231  
  g180815_dup/ZN            -      A1->ZN  R     NAND2_X4        1  0.005   0.014    0.245  
  g182784/ZN                -      A->ZN   F     INV_X4          6  0.010   0.010    0.255  
  g176424/ZN                -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.278  
  decoded_imm_reg[5]/D      -      D       R     DFF_X1          1  0.017   0.000    0.278  
#-----------------------------------------------------------------------------------------
Path 1312: VIOLATED (-0.211 ns) Setup Check with Pin decoded_imm_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.025
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.211

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.022    0.213  
  g186300/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.045    0.257  
  g154616/ZN                         -      A2->ZN  F     NAND3_X1        1  0.026   0.024    0.282  
  decoded_imm_reg[2]/D               -      D       F     DFF_X1          1  0.012   0.000    0.282  
#--------------------------------------------------------------------------------------------------
Path 1313: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[21][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g150658__185679/ZN                 -      B2->ZN  F     OAI21_X1        1  0.023   0.019    0.396  
  cpuregs_reg[21][13]/D              -      D       F     DFF_X1          1  0.011   0.000    0.396  
#--------------------------------------------------------------------------------------------------
Path 1314: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.070
      Required Time:=    0.110
       Launch Clock:=   -0.005
          Data Path:+    0.325
              Slack:=   -0.210

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.049    0.296  
  FE_OCPC1721_n_5626/ZN   -      A->ZN   F     INV_X8         18  0.020   0.025    0.321  
  cpuregs_reg[9][28]/SE   -      SE      F     SDFFR_X1       18  0.018   0.000    0.321  
#---------------------------------------------------------------------------------------
Path 1315: VIOLATED (-0.210 ns) Setup Check with Pin count_instr_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.136 (P)    0.138 (P)
            Arrival:=    0.118        0.021

              Setup:-    0.032
      Required Time:=    0.086
       Launch Clock:=    0.021
          Data Path:+    0.275
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_instr_reg[3]/CK        -      CK      R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.067   0.115    0.135  
  FE_OCPC1759_count_instr_3/Z  -      A->Z    R     BUF_X1          3  0.020   0.038    0.174  
  inc_add_1559_34_g175683/ZN   -      A1->ZN  R     AND2_X1         1  0.018   0.034    0.208  
  inc_add_1559_34_g184562/ZN   -      A2->ZN  F     NAND2_X1        3  0.009   0.023    0.230  
  g184750/ZN                   -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.270  
  g175651/ZN                   -      A1->ZN  R     OAI22_X1        1  0.011   0.026    0.296  
  count_instr_reg[4]/D         -      D       R     DFF_X1          1  0.028   0.000    0.296  
#--------------------------------------------------------------------------------------------
Path 1316: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[5][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.194 (P)    0.113 (P)
            Arrival:=    0.177       -0.005

              Setup:-    0.025
      Required Time:=    0.152
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.210

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.029    0.314  
  FE_OCPC2406_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X4          7  0.017   0.016    0.330  
  g152325/ZN                          -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.345  
  g150701__7344/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.362  
  cpuregs_reg[5][4]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.362  
#---------------------------------------------------------------------------------------------------
Path 1317: VIOLATED (-0.210 ns) Setup Check with Pin decoded_imm_reg[10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.288
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.026    0.216  
  g186307/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.047    0.263  
  g154409/ZN                         -      A->ZN   F     OAI21_X1        1  0.027   0.022    0.285  
  decoded_imm_reg[10]/D              -      D       F     DFF_X1          1  0.012   0.000    0.285  
#--------------------------------------------------------------------------------------------------
Path 1318: VIOLATED (-0.210 ns) Setup Check with Pin cpuregs_reg[17][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.392
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.031    0.376  
  g185675/ZN                         -      B2->ZN  F     OAI21_X1        1  0.023   0.019    0.395  
  cpuregs_reg[17][13]/D              -      D       F     DFF_X1          1  0.011   0.000    0.395  
#--------------------------------------------------------------------------------------------------
Path 1319: VIOLATED (-0.210 ns) Setup Check with Pin reg_pc_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.305
              Slack:=   -0.210

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC816_FE_OFN35803_n/Z        -      A->Z    F     BUF_X16        12  0.015   0.032    0.186  
  g164396/ZN                        -      B1->ZN  R     OAI21_X4        2  0.008   0.029    0.215  
  g77724__171659/ZN                 -      A1->ZN  F     NAND2_X2        3  0.020   0.025    0.240  
  FE_RC_2069_0/ZN                   -      A2->ZN  F     AND2_X1         1  0.014   0.035    0.276  
  g172690/ZN                        -      B1->ZN  R     OAI21_X1        1  0.007   0.025    0.301  
  reg_pc_reg[25]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.301  
#-------------------------------------------------------------------------------------------------
Path 1320: VIOLATED (-0.210 ns) Setup Check with Pin decoded_imm_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.025
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.210

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.022    0.213  
  g186295/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.045    0.258  
  g154617/ZN                         -      A2->ZN  F     NAND3_X1        1  0.026   0.023    0.281  
  decoded_imm_reg[3]/D               -      D       F     DFF_X1          1  0.011   0.000    0.281  
#--------------------------------------------------------------------------------------------------
Path 1321: VIOLATED (-0.210 ns) Setup Check with Pin count_instr_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.061
      Required Time:=    0.060
       Launch Clock:=   -0.004
          Data Path:+    0.273
              Slack:=   -0.210

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK           -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q            -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN                    -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN        -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z         -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN                    -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1863_n_31841/Z         -      A->Z    F     BUF_X16         5  0.017   0.039    0.241  
  FE_OCPC2200_FE_OFN35804_n/ZN  -      A->ZN   R     INV_X8         21  0.010   0.028    0.269  
  count_instr_reg[0]/D          -      D       R     SDFF_X1        21  0.018   0.000    0.269  
#---------------------------------------------------------------------------------------------
Path 1322: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[24][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.393
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185677/ZN                         -      B2->ZN  F     OAI21_X1        1  0.023   0.019    0.396  
  cpuregs_reg[24][13]/D              -      D       F     DFF_X1          1  0.010   0.000    0.396  
#--------------------------------------------------------------------------------------------------
Path 1323: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[30][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.209

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.026    0.362  
  g151388/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.029    0.390  
  cpuregs_reg[30][7]/D             -      D       R     DFF_X1          1  0.018   0.000    0.390  
#------------------------------------------------------------------------------------------------
Path 1324: VIOLATED (-0.209 ns) Setup Check with Pin decoded_imm_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.025
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.022    0.213  
  g186304/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.045    0.257  
  g172293/ZN                         -      A2->ZN  F     NAND3_X1        1  0.026   0.024    0.281  
  decoded_imm_reg[1]/D               -      D       F     DFF_X1          1  0.011   0.000    0.281  
#--------------------------------------------------------------------------------------------------
Path 1325: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[23][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.026
      Required Time:=    0.184
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g150749__185681/ZN                 -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.393  
  cpuregs_reg[23][13]/D              -      D       F     DFF_X1          1  0.014   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1326: VIOLATED (-0.209 ns) Setup Check with Pin reg_pc_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.030
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.286
              Slack:=   -0.209

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.032    0.163  
  g165796/ZN                       -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.180  
  g163585/ZN                       -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.199  
  g163584/ZN                       -      A1->ZN  F     NAND2_X4        2  0.012   0.017    0.215  
  g165296/ZN                       -      A1->ZN  R     NAND2_X4        3  0.009   0.014    0.230  
  FE_OCPC1540_n_15163/Z            -      A->Z    R     BUF_X1          1  0.010   0.023    0.252  
  g165295/ZN                       -      A->ZN   F     INV_X1          1  0.007   0.007    0.259  
  g182789/ZN                       -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.282  
  reg_pc_reg[6]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.282  
#------------------------------------------------------------------------------------------------
Path 1327: VIOLATED (-0.209 ns) Setup Check with Pin instr_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[26]/CK
              Clock: (R) clk
           Endpoint: (R) instr_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.121 (P)
            Arrival:=    0.089        0.003

              Setup:-    0.029
      Required Time:=    0.060
       Launch Clock:=    0.003
          Data Path:+    0.266
              Slack:=   -0.209

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK  -      CK      R     (arrival)      65  0.073       -    0.003  
  mem_rdata_q_reg[26]/QN  -      CK->QN  R     SDFF_X1         4  0.073   0.131    0.134  
  g179372/ZN              -      A3->ZN  F     NAND3_X4        4  0.035   0.035    0.169  
  g179375/ZN              -      A2->ZN  R     NOR2_X4         2  0.019   0.036    0.205  
  FE_OCPC2502_n_30425/Z   -      A->Z    R     BUF_X2          1  0.018   0.025    0.230  
  g156826/ZN              -      A3->ZN  F     NAND3_X2        1  0.008   0.022    0.252  
  g167348/ZN              -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.270  
  instr_sub_reg/D         -      D       R     DFF_X1          1  0.009   0.000    0.270  
#---------------------------------------------------------------------------------------
Path 1328: VIOLATED (-0.209 ns) Setup Check with Pin decoded_imm_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.025
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.284
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.022    0.213  
  g186299/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.045    0.257  
  g154618/ZN                         -      A2->ZN  F     NAND3_X1        1  0.025   0.023    0.281  
  decoded_imm_reg[4]/D               -      D       F     DFF_X1          1  0.011   0.000    0.281  
#--------------------------------------------------------------------------------------------------
Path 1329: VIOLATED (-0.209 ns) Setup Check with Pin instr_and_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_and_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.031
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.271
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.025    0.239  
  g154288/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.268  
  instr_and_reg/D                    -      D       R     DFF_X1          1  0.017   0.000    0.268  
#--------------------------------------------------------------------------------------------------
Path 1330: VIOLATED (-0.209 ns) Setup Check with Pin reg_pc_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.113 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.030
      Required Time:=    0.071
       Launch Clock:=   -0.004
          Data Path:+    0.284
              Slack:=   -0.209

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  g162638/ZN                        -      B1->ZN  R     OAI21_X4        2  0.015   0.036    0.190  
  g167751_dup/ZN                    -      A1->ZN  F     NAND2_X4        2  0.024   0.021    0.211  
  g20/ZN                            -      A1->ZN  R     NAND2_X4        2  0.012   0.016    0.227  
  FE_OCPC1624_n_12954/Z             -      A->Z    R     BUF_X1          1  0.010   0.023    0.250  
  fopt178681/ZN                     -      A->ZN   F     INV_X1          1  0.008   0.007    0.257  
  g173430/ZN                        -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.280  
  reg_pc_reg[12]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.280  
#-------------------------------------------------------------------------------------------------
Path 1331: VIOLATED (-0.209 ns) Setup Check with Pin cpuregs_reg[31][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.026
      Required Time:=    0.185
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.209

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185684/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.394  
  cpuregs_reg[31][13]/D              -      D       F     DFF_X1          1  0.013   0.000    0.394  
#--------------------------------------------------------------------------------------------------
Path 1332: VIOLATED (-0.209 ns) Setup Check with Pin reg_pc_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_pc_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.027
      Required Time:=    0.094
       Launch Clock:=   -0.004
          Data Path:+    0.307
              Slack:=   -0.209

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  FE_OCPC816_FE_OFN35803_n/Z        -      A->Z    F     BUF_X16        12  0.015   0.033    0.187  
  g171310/ZN                        -      A1->ZN  R     NAND2_X4        1  0.008   0.014    0.201  
  g33/ZN                            -      A2->ZN  F     NAND2_X4        3  0.009   0.018    0.218  
  g163719/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.018    0.236  
  g165921/ZN                        -      A1->ZN  F     NAND2_X4        3  0.012   0.016    0.252  
  FE_OCPC2292_n_16052/Z             -      A->Z    F     BUF_X2          1  0.009   0.024    0.276  
  fopt170568/ZN                     -      A->ZN   R     INV_X1          1  0.005   0.015    0.291  
  g172707/ZN                        -      B1->ZN  F     OAI21_X2        1  0.010   0.012    0.303  
  reg_pc_reg[23]/D                  -      D       F     DFF_X1          1  0.016   0.000    0.303  
#-------------------------------------------------------------------------------------------------
Path 1333: VIOLATED (-0.208 ns) Setup Check with Pin decoded_imm_reg[9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.208

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q     -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN         -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN    -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  g157537/ZN                -      A3->ZN  R     NAND3_X4        1  0.014   0.022    0.194  
  FE_OCPC2213_n_1003/ZN     -      A->ZN   F     INV_X4          4  0.012   0.013    0.207  
  FE_OCPC2214_n_1003_dup/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.231  
  g180815_dup/ZN            -      A1->ZN  R     NAND2_X4        1  0.005   0.014    0.245  
  g182784/ZN                -      A->ZN   F     INV_X4          6  0.010   0.010    0.255  
  g154408/ZN                -      B1->ZN  R     OAI21_X1        1  0.005   0.024    0.278  
  decoded_imm_reg[9]/D      -      D       R     DFF_X1          1  0.017   0.000    0.278  
#-----------------------------------------------------------------------------------------
Path 1334: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[17][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.208

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g151178/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.389  
  cpuregs_reg[17][7]/D             -      D       R     DFF_X1          1  0.017   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 1335: VIOLATED (-0.208 ns) Setup Check with Pin decoded_imm_reg[11]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_pseudo_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[11]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.114 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.029
      Required Time:=    0.074
       Launch Clock:=   -0.004
          Data Path:+    0.287
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK      -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_pseudo_trigger_reg/Q       -      CK->Q   R     DFF_X1          1  0.073   0.106    0.102  
  g173313/ZN                         -      A->ZN   F     INV_X2          1  0.012   0.011    0.113  
  g78228__180740/ZN                  -      A1->ZN  R     NAND2_X4        4  0.006   0.020    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   F     INV_X8         11  0.015   0.017    0.151  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    F     BUF_X4          3  0.009   0.029    0.180  
  FE_OCPC2216_n_31840/Z              -      A->Z    F     BUF_X4          4  0.008   0.025    0.205  
  g168540/ZN                         -      C1->ZN  R     OAI222_X1       1  0.006   0.051    0.256  
  g156112/ZN                         -      A->ZN   F     INV_X1          1  0.047   0.009    0.265  
  g153884/ZN                         -      A2->ZN  R     NAND2_X1        1  0.011   0.017    0.283  
  decoded_imm_reg[11]/D              -      D       R     DFF_X1          1  0.009   0.000    0.283  
#--------------------------------------------------------------------------------------------------
Path 1336: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[17][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.121 (P)
            Arrival:=    0.181        0.003

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.361
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.032    0.347  
  g151179/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.364  
  cpuregs_reg[17][8]/D    -      D       F     DFF_X1          1  0.011   0.000    0.364  
#---------------------------------------------------------------------------------------
Path 1337: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[22][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.031
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170333/ZN              -      A1->ZN  R     AND2_X4         3  0.018   0.055    0.311  
  FE_OCPC1077_n_20825/ZN  -      A->ZN   F     INV_X8         16  0.027   0.019    0.331  
  g150692__1786/ZN        -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.363  
  cpuregs_reg[22][5]/D    -      D       R     DFF_X1          1  0.018   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1338: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[31][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.208

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.026    0.362  
  g151418/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.389  
  cpuregs_reg[31][7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 1339: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[27][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.208

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.026    0.362  
  g150830/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.389  
  cpuregs_reg[27][7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 1340: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[23][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.004

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.004
          Data Path:+    0.359
              Slack:=   -0.208

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK                    -      CK      R     (arrival)      65  0.073       -    0.004  
  reg_pc_reg[8]/Q                     -      CK->Q   R     DFF_X1          4  0.073   0.119    0.123  
  FE_OCPC1655_reg_pc_8/Z              -      A->Z    R     BUF_X1          2  0.024   0.041    0.163  
  FE_OCPC2352_FE_OFN35856_reg_pc_8/Z  -      A->Z    R     BUF_X1          3  0.019   0.043    0.207  
  add_1312_30_g178206/ZN              -      B->ZN   R     XNOR2_X1        1  0.023   0.043    0.250  
  FE_RC_1715_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.020   0.027    0.276  
  FE_RC_1714_0_dup/ZN                 -      A1->ZN  R     NAND2_X4        2  0.016   0.032    0.309  
  FE_OCPC1210_n_986/ZN                -      A->ZN   F     INV_X8         23  0.021   0.023    0.331  
  g150741__1309/ZN                    -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.363  
  cpuregs_reg[23][8]/D                -      D       R     DFF_X1          1  0.017   0.000    0.363  
#---------------------------------------------------------------------------------------------------
Path 1341: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[18][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.210        0.003

              Setup:-    0.025
      Required Time:=    0.185
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.376  
  g185699/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[18][13]/D              -      D       F     DFF_X1          1  0.011   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1342: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[26][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.386
              Slack:=   -0.208

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.026    0.362  
  g151299/ZN                       -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.389  
  cpuregs_reg[26][7]/D             -      D       R     DFF_X1          1  0.016   0.000    0.389  
#------------------------------------------------------------------------------------------------
Path 1343: VIOLATED (-0.208 ns) Setup Check with Pin decoded_imm_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.114 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.030
      Required Time:=    0.070
       Launch Clock:=   -0.004
          Data Path:+    0.281
              Slack:=   -0.208

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  decoder_trigger_reg/CK    -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q     -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN         -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN    -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN                -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  g157537/ZN                -      A3->ZN  R     NAND3_X4        1  0.014   0.022    0.194  
  FE_OCPC2213_n_1003/ZN     -      A->ZN   F     INV_X4          4  0.012   0.013    0.207  
  FE_OCPC2214_n_1003_dup/Z  -      A->Z    F     BUF_X4          1  0.007   0.024    0.231  
  g180815_dup/ZN            -      A1->ZN  R     NAND2_X4        1  0.005   0.014    0.245  
  g182784/ZN                -      A->ZN   F     INV_X4          6  0.010   0.010    0.255  
  g172273/ZN                -      B1->ZN  R     OAI21_X1        1  0.005   0.023    0.278  
  decoded_imm_reg[8]/D      -      D       R     DFF_X1          1  0.016   0.000    0.278  
#-----------------------------------------------------------------------------------------
Path 1344: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[28][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.391
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185689/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.394  
  cpuregs_reg[28][13]/D              -      D       F     DFF_X1          1  0.012   0.000    0.394  
#--------------------------------------------------------------------------------------------------
Path 1345: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[16][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.363
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g169614/ZN              -      A1->ZN  F     NAND2_X4        5  0.018   0.025    0.281  
  FE_OCPC1080_n_20054/ZN  -      A->ZN   R     INV_X8          3  0.014   0.027    0.307  
  FE_OCPC1081_n_20054/ZN  -      A->ZN   F     INV_X16        50  0.016   0.020    0.327  
  g151149/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.031    0.358  
  cpuregs_reg[16][8]/D    -      D       R     DFF_X1          1  0.016   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 1346: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[22][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g150702__185688/ZN                 -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[22][13]/D              -      D       F     DFF_X1          1  0.012   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1347: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[21][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.004

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.004
          Data Path:+    0.359
              Slack:=   -0.208

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK                    -      CK      R     (arrival)      65  0.073       -    0.004  
  reg_pc_reg[8]/Q                     -      CK->Q   R     DFF_X1          4  0.073   0.119    0.123  
  FE_OCPC1655_reg_pc_8/Z              -      A->Z    R     BUF_X1          2  0.024   0.041    0.163  
  FE_OCPC2352_FE_OFN35856_reg_pc_8/Z  -      A->Z    R     BUF_X1          3  0.019   0.043    0.207  
  add_1312_30_g178206/ZN              -      B->ZN   R     XNOR2_X1        1  0.023   0.043    0.250  
  FE_RC_1715_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.020   0.027    0.276  
  FE_RC_1714_0_dup/ZN                 -      A1->ZN  R     NAND2_X4        2  0.016   0.032    0.309  
  FE_OCPC1210_n_986/ZN                -      A->ZN   F     INV_X8         23  0.021   0.023    0.332  
  g150652__3772/ZN                    -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.363  
  cpuregs_reg[21][8]/D                -      D       R     DFF_X1          1  0.016   0.000    0.363  
#---------------------------------------------------------------------------------------------------
Path 1348: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[20][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.199 (P)    0.117 (P)
            Arrival:=    0.182       -0.001

              Setup:-    0.023
      Required Time:=    0.159
       Launch Clock:=   -0.001
          Data Path:+    0.367
              Slack:=   -0.208

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.034    0.322  
  FE_OFC437_n_31337/ZN       -      A->ZN   F     INV_X4         10  0.022   0.017    0.339  
  g183531/ZN                 -      A1->ZN  R     NAND2_X1        1  0.010   0.016    0.354  
  g183530/ZN                 -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.366  
  cpuregs_reg[20][5]/D       -      D       F     DFF_X1          1  0.006   0.000    0.366  
#------------------------------------------------------------------------------------------
Path 1349: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[6][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.031
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.387
              Slack:=   -0.208

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g157558_dup/ZN                     -      B1->ZN  F     AOI21_X4        1  0.037   0.024    0.331  
  FE_OCPC1603_n_23794/ZN             -      A->ZN   R     INV_X8          5  0.015   0.023    0.354  
  FE_OCPC1604_n_23794/ZN             -      A->ZN   F     INV_X2          2  0.012   0.012    0.366  
  FE_RC_1540_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.006   0.025    0.390  
  cpuregs_reg[6][14]/D               -      D       R     DFF_X1          1  0.018   0.000    0.390  
#--------------------------------------------------------------------------------------------------
Path 1350: VIOLATED (-0.208 ns) Setup Check with Pin cpuregs_reg[14][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[14][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.026
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.364
              Slack:=   -0.208

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.035    0.350  
  g151089/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.017    0.367  
  cpuregs_reg[14][8]/D    -      D       F     DFF_X1          1  0.013   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1351: VIOLATED (-0.207 ns) Setup Check with Pin reg_pc_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.030
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.207

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.032    0.163  
  g161545/ZN                       -      A1->ZN  F     NAND2_X4        1  0.012   0.013    0.176  
  g166601/ZN                       -      A1->ZN  R     NAND2_X4        2  0.007   0.019    0.195  
  g166600_dup/ZN                   -      A1->ZN  F     NAND2_X4        2  0.012   0.016    0.210  
  g164459/ZN                       -      A1->ZN  R     NAND2_X2        2  0.009   0.016    0.226  
  FE_OCPC1621_n_10293/Z            -      A->Z    R     BUF_X1          1  0.010   0.023    0.249  
  g161034/ZN                       -      A->ZN   F     INV_X1          1  0.007   0.008    0.257  
  g180451/ZN                       -      B1->ZN  R     OAI21_X1        1  0.004   0.023    0.280  
  reg_pc_reg[7]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.280  
#------------------------------------------------------------------------------------------------
Path 1352: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[30][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.207

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185673/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[30][13]/D              -      D       F     DFF_X1          1  0.012   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1353: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[29][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.025
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.035    0.350  
  g151359/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.365  
  cpuregs_reg[29][8]/D    -      D       F     DFF_X1          1  0.011   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 1354: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[16][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[16][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.207

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.031    0.376  
  g185685/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.017    0.393  
  cpuregs_reg[16][13]/D              -      D       F     DFF_X1          1  0.011   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1355: VIOLATED (-0.207 ns) Setup Check with Pin decoder_pseudo_trigger_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) decoder_pseudo_trigger_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.096       -0.005

              Setup:-    0.029
      Required Time:=    0.067
       Launch Clock:=   -0.005
          Data Path:+    0.279
              Slack:=   -0.207

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  F     DFF_X1          3  0.073   0.096    0.091  
  FE_OCPC2105_n_8121_dup/ZN     -      A->ZN   R     INV_X2          3  0.019   0.026    0.117  
  FE_OCPC2106_n_8121/Z          -      A->Z    R     BUF_X1          5  0.014   0.050    0.167  
  g185409/ZN                    -      A->ZN   R     XNOR2_X1        1  0.031   0.043    0.210  
  g172146/ZN                    -      A1->ZN  R     AND2_X1         1  0.016   0.031    0.241  
  g172145/ZN                    -      A2->ZN  R     AND2_X1         1  0.007   0.033    0.274  
  decoder_pseudo_trigger_reg/D  -      D       R     DFF_X1          1  0.010   0.000    0.274  
#---------------------------------------------------------------------------------------------
Path 1356: VIOLATED (-0.207 ns) Setup Check with Pin decoded_imm_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.117 (P)
            Arrival:=    0.097       -0.001

              Setup:-    0.029
      Required Time:=    0.068
       Launch Clock:=   -0.001
          Data Path:+    0.276
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2185_n_37743/ZN  -      A->ZN   R     INV_X1          3  0.013   0.018    0.217  
  g186302/ZN              -      A1->ZN  R     AND2_X1         1  0.010   0.033    0.250  
  g175193/ZN              -      A2->ZN  F     NOR2_X1         1  0.010   0.010    0.260  
  g175192/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.276  
  decoded_imm_reg[14]/D   -      D       R     DFF_X1          1  0.009   0.000    0.276  
#---------------------------------------------------------------------------------------
Path 1357: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[25][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.207

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185691/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[25][13]/D              -      D       F     DFF_X1          1  0.012   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1358: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[5][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.366
              Slack:=   -0.207

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.029    0.314  
  FE_OCPC2405_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X4          5  0.017   0.017    0.331  
  g150705__9906/ZN                    -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.361  
  cpuregs_reg[5][5]/D                 -      D       R     DFF_X1          1  0.017   0.000    0.361  
#---------------------------------------------------------------------------------------------------
Path 1359: VIOLATED (-0.207 ns) Setup Check with Pin cpuregs_reg[3][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.024
      Required Time:=    0.160
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.207

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.023    0.332  
  g152736/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.350  
  g152563/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.367  
  cpuregs_reg[3][5]/D     -      D       F     DFF_X1          1  0.009   0.000    0.367  
#---------------------------------------------------------------------------------------
Path 1360: VIOLATED (-0.207 ns) Setup Check with Pin reg_pc_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.029
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.285
              Slack:=   -0.207

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.032    0.163  
  g164467/ZN                       -      A1->ZN  F     NAND2_X2        1  0.012   0.017    0.180  
  g164465/ZN                       -      A1->ZN  R     NAND2_X4        2  0.009   0.019    0.199  
  g164464/ZN                       -      A1->ZN  F     NAND2_X4        2  0.012   0.015    0.214  
  g174748/ZN                       -      A1->ZN  R     NAND2_X4        3  0.008   0.016    0.230  
  FE_OCPC2276_n_25510/Z            -      A->Z    R     BUF_X1          1  0.011   0.025    0.255  
  g183029/ZN                       -      A1->ZN  F     NAND2_X1        1  0.009   0.013    0.268  
  g178975/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.281  
  reg_pc_reg[4]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.281  
#------------------------------------------------------------------------------------------------
Path 1361: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[3][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.024
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.034    0.248  
  FE_OCPC1053_n_22151/Z   -      A->Z    R     BUF_X4          2  0.023   0.027    0.275  
  FE_RC_447_0/ZN          -      A1->ZN  R     AND2_X4         1  0.009   0.033    0.309  
  FE_RC_448_0/ZN          -      A->ZN   F     INV_X8         25  0.012   0.023    0.332  
  g152740/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.350  
  FE_RC_1992_0/ZN         -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.368  
  cpuregs_reg[3][8]/D     -      D       F     DFF_X1          1  0.009   0.000    0.368  
#---------------------------------------------------------------------------------------
Path 1362: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[26][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.024
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185676/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[26][13]/D              -      D       F     DFF_X1          1  0.009   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1363: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[19][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.024
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g150580__185696/ZN                 -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[19][13]/D              -      D       F     DFF_X1          1  0.009   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1364: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[20][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.024
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.389
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.031    0.376  
  g150611__185672/ZN                 -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.392  
  cpuregs_reg[20][13]/D              -      D       F     DFF_X1          1  0.010   0.000    0.392  
#--------------------------------------------------------------------------------------------------
Path 1365: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[27][13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.390
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7021/ZN               -      A1->ZN  F     NAND2_X2        1  0.012   0.015    0.254  
  add_1312_30_g177518/ZN             -      A->ZN   F     XNOR2_X2        1  0.008   0.038    0.292  
  g177516/ZN                         -      B1->ZN  R     AOI21_X4        2  0.012   0.038    0.330  
  FE_OCPC1059_n_28381/ZN             -      A->ZN   F     INV_X8          2  0.031   0.015    0.345  
  FE_OCPC1060_n_28381/ZN             -      A->ZN   R     INV_X4         16  0.010   0.032    0.377  
  g185686/ZN                         -      B1->ZN  F     OAI21_X1        1  0.023   0.016    0.393  
  cpuregs_reg[27][13]/D              -      D       F     DFF_X1          1  0.010   0.000    0.393  
#--------------------------------------------------------------------------------------------------
Path 1366: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[16][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.113 (P)
            Arrival:=    0.183       -0.005

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.364
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g169614/ZN              -      A1->ZN  F     NAND2_X4        5  0.018   0.025    0.281  
  FE_OCPC1080_n_20054/ZN  -      A->ZN   R     INV_X8          3  0.014   0.027    0.307  
  FE_OCPC1081_n_20054/ZN  -      A->ZN   F     INV_X16        50  0.016   0.019    0.327  
  g151146/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.359  
  cpuregs_reg[16][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 1367: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[12][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[12][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.363
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.035    0.350  
  g151449/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.366  
  cpuregs_reg[12][8]/D    -      D       F     DFF_X1          1  0.010   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1368: VIOLATED (-0.206 ns) Setup Check with Pin decoded_imm_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.024
      Required Time:=    0.072
       Launch Clock:=   -0.004
          Data Path:+    0.282
              Slack:=   -0.206

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   F     INV_X4         25  0.013   0.022    0.213  
  g173338/ZN                         -      B1->ZN  R     AOI22_X1        1  0.016   0.044    0.257  
  g154635/ZN                         -      A->ZN   F     OAI21_X1        1  0.025   0.021    0.278  
  decoded_imm_reg[0]/D               -      D       F     DFF_X1          1  0.009   0.000    0.278  
#--------------------------------------------------------------------------------------------------
Path 1369: VIOLATED (-0.206 ns) Setup Check with Pin cpuregs_reg[11][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.025
      Required Time:=    0.160
       Launch Clock:=    0.003
          Data Path:+    0.363
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.035    0.350  
  g152600/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.366  
  cpuregs_reg[11][8]/D    -      D       F     DFF_X1          1  0.010   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1370: VIOLATED (-0.206 ns) Setup Check with Pin decoded_imm_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.117 (P)
            Arrival:=    0.097       -0.001

              Setup:-    0.029
      Required Time:=    0.069
       Launch Clock:=   -0.001
          Data Path:+    0.275
              Slack:=   -0.206

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2185_n_37743/ZN  -      A->ZN   R     INV_X1          3  0.013   0.018    0.217  
  g186301/ZN              -      A1->ZN  R     AND2_X1         1  0.010   0.031    0.248  
  g175290/ZN              -      A2->ZN  F     NOR2_X1         1  0.009   0.010    0.258  
  g175289/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.274  
  decoded_imm_reg[13]/D   -      D       R     DFF_X1          1  0.009   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1371: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[9][14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=    0.003
          Data Path:+    0.385
              Slack:=   -0.205

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7029/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g173144/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.049    0.307  
  g173142/ZN                         -      B1->ZN  F     AOI21_X2        1  0.037   0.023    0.329  
  FE_OCPC1067_n_23789/Z              -      A->Z    F     BUF_X4          4  0.014   0.034    0.364  
  g173147/ZN                         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.388  
  cpuregs_reg[9][14]/D               -      D       R     DFF_X1          1  0.017   0.000    0.388  
#--------------------------------------------------------------------------------------------------
Path 1372: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[13][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.205

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g151058/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.025    0.387  
  cpuregs_reg[13][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.387  
#------------------------------------------------------------------------------------------------
Path 1373: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[7][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1324_n_34914/ZN  -      A->ZN   F     INV_X1          5  0.028   0.025    0.359  
  g150813/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.387  
  cpuregs_reg[7][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1374: VIOLATED (-0.205 ns) Setup Check with Pin reg_pc_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.029
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.284
              Slack:=   -0.205

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK             -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN             -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN              -      A->ZN   R     INV_X4          5  0.017   0.043    0.130  
  FE_OCPC774_FE_OFN19602_n_8148/Z  -      A->Z    R     BUF_X8          7  0.030   0.033    0.163  
  g161782/ZN                       -      A1->ZN  F     NAND2_X4        1  0.012   0.013    0.176  
  g161780/ZN                       -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.194  
  g186747_dup/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.017    0.211  
  g167080/ZN                       -      A1->ZN  R     NAND2_X2        2  0.009   0.020    0.231  
  FE_OCPC1589_n_17417/Z            -      A->Z    R     BUF_X1          1  0.014   0.024    0.255  
  g185759/ZN                       -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.267  
  g172318/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.013    0.280  
  reg_pc_reg[5]/D                  -      D       R     DFF_X1          1  0.009   0.000    0.280  
#------------------------------------------------------------------------------------------------
Path 1375: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[21][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.113 (P)
            Arrival:=    0.175       -0.005

              Setup:-    0.025
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.027    0.307  
  FE_OFC319_n_29197/ZN    -      A->ZN   F     INV_X4         10  0.017   0.016    0.323  
  g152258/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.338  
  g168010/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.355  
  cpuregs_reg[21][0]/D    -      D       F     DFF_X1          1  0.011   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1376: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[12][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.205

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g151448/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.025    0.386  
  cpuregs_reg[12][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.386  
#------------------------------------------------------------------------------------------------
Path 1377: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[11][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.205

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.025    0.361  
  g152601/ZN                       -      B1->ZN  R     OAI21_X2        1  0.016   0.025    0.386  
  cpuregs_reg[11][7]/D             -      D       R     DFF_X1          1  0.014   0.000    0.386  
#------------------------------------------------------------------------------------------------
Path 1378: VIOLATED (-0.205 ns) Setup Check with Pin cpuregs_reg[14][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.205

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1324_n_34914/ZN  -      A->ZN   F     INV_X1          5  0.028   0.025    0.359  
  g151088/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.386  
  cpuregs_reg[14][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1379: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[8][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.363
              Slack:=   -0.204

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.030    0.300  
  FE_OCPC1094_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X2          7  0.020   0.023    0.323  
  g152152/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.018    0.340  
  g150869/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.358  
  cpuregs_reg[8][3]/D           -      D       F     DFF_X1          1  0.010   0.000    0.358  
#---------------------------------------------------------------------------------------------
Path 1380: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[8][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1324_n_34914/ZN  -      A->ZN   F     INV_X1          5  0.028   0.025    0.359  
  g150873/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.386  
  cpuregs_reg[8][6]/D     -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1381: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[10][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1324_n_34914/ZN  -      A->ZN   F     INV_X1          5  0.028   0.025    0.359  
  g185178/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.386  
  cpuregs_reg[10][6]/D    -      D       R     DFF_X1          1  0.016   0.000    0.386  
#---------------------------------------------------------------------------------------
Path 1382: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[17][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.113 (P)
            Arrival:=    0.182       -0.005

              Setup:-    0.030
      Required Time:=    0.152
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.026    0.323  
  g151176/ZN              -      B2->ZN  R     OAI21_X1        1  0.017   0.033    0.356  
  cpuregs_reg[17][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1383: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[9][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.383
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1324_n_34914/ZN  -      A->ZN   F     INV_X1          5  0.028   0.025    0.359  
  g152582/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.387  
  cpuregs_reg[9][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.387  
#---------------------------------------------------------------------------------------
Path 1384: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[9][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC1722_n_5626/ZN   -      A->ZN   F     INV_X8         24  0.020   0.024    0.319  
  g152579/ZN              -      B2->ZN  R     OAI21_X1        1  0.016   0.032    0.352  
  cpuregs_reg[9][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.352  
#---------------------------------------------------------------------------------------
Path 1385: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[31][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.113 (P)
            Arrival:=    0.183       -0.005

              Setup:-    0.030
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.204

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.023    0.306  
  FE_OCPC1224_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         16  0.012   0.019    0.325  
  g151419/ZN                       -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.357  
  cpuregs_reg[31][8]/D             -      D       R     DFF_X1          1  0.017   0.000    0.357  
#------------------------------------------------------------------------------------------------
Path 1386: VIOLATED (-0.204 ns) Setup Check with Pin cpuregs_reg[19][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.186        0.003

              Setup:-    0.024
      Required Time:=    0.161
       Launch Clock:=    0.003
          Data Path:+    0.362
              Slack:=   -0.204

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.034    0.349  
  g150575__176741/ZN      -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.365  
  cpuregs_reg[19][8]/D    -      D       F     DFF_X1          1  0.009   0.000    0.365  
#---------------------------------------------------------------------------------------
Path 1387: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[20][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.117 (P)
            Arrival:=    0.178       -0.001

              Setup:-    0.028
      Required Time:=    0.150
       Launch Clock:=   -0.001
          Data Path:+    0.354
              Slack:=   -0.203

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.032    0.320  
  g183562/ZN                 -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.337  
  g183560/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.353  
  cpuregs_reg[20][3]/D       -      D       R     DFF_X1          1  0.009   0.000    0.353  
#------------------------------------------------------------------------------------------
Path 1388: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[8][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[8][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.362
              Slack:=   -0.203

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.030    0.300  
  FE_OCPC1094_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X2          7  0.020   0.023    0.323  
  g152153/ZN                    -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.339  
  g150871/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.357  
  cpuregs_reg[8][4]/D           -      D       F     DFF_X1          1  0.010   0.000    0.357  
#---------------------------------------------------------------------------------------------
Path 1389: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[20][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[20][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.117 (P)
            Arrival:=    0.178       -0.001

              Setup:-    0.023
      Required Time:=    0.155
       Launch Clock:=   -0.001
          Data Path:+    0.359
              Slack:=   -0.203

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.032    0.320  
  FE_OFC438_n_31337/ZN       -      A->ZN   F     INV_X8          8  0.022   0.012    0.332  
  g183520/ZN                 -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.346  
  g183519/ZN                 -      A1->ZN  F     NAND2_X1        1  0.010   0.012    0.358  
  cpuregs_reg[20][4]/D       -      D       F     DFF_X1          1  0.006   0.000    0.358  
#------------------------------------------------------------------------------------------
Path 1390: VIOLATED (-0.203 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.067
      Required Time:=    0.035
       Launch Clock:=   -0.011
          Data Path:+    0.249
              Slack:=   -0.203

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN     -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g175609/ZN               -      A1->ZN  R     OAI22_X2        3  0.007   0.049    0.238  
  decoded_imm_j_reg[12]/D  -      D       R     SDFF_X1         3  0.050   0.000    0.238  
#----------------------------------------------------------------------------------------
Path 1391: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[20][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.117 (P)
            Arrival:=    0.178       -0.001

              Setup:-    0.028
      Required Time:=    0.150
       Launch Clock:=   -0.001
          Data Path:+    0.354
              Slack:=   -0.203

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.032    0.320  
  g183556/ZN                 -      A1->ZN  F     NAND2_X1        1  0.022   0.017    0.337  
  g183554/ZN                 -      A2->ZN  R     NAND2_X1        1  0.010   0.016    0.353  
  cpuregs_reg[20][2]/D       -      D       R     DFF_X1          1  0.009   0.000    0.353  
#------------------------------------------------------------------------------------------
Path 1392: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[20][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.117 (P)
            Arrival:=    0.178       -0.001

              Setup:-    0.028
      Required Time:=    0.149
       Launch Clock:=   -0.001
          Data Path:+    0.353
              Slack:=   -0.203

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   R     INV_X2          4  0.014   0.027    0.110  
  FE_OCPC2117_n_35680/Z      -      A->Z    R     BUF_X2          6  0.017   0.042    0.153  
  g170345/ZN                 -      A1->ZN  R     AND2_X2         3  0.023   0.038    0.191  
  g180242/ZN                 -      A1->ZN  R     AND2_X4         4  0.011   0.035    0.226  
  g180246/ZN                 -      A1->ZN  R     AND2_X2         1  0.013   0.036    0.262  
  g180245/ZN                 -      A2->ZN  F     NAND2_X4        2  0.012   0.026    0.288  
  FE_OFC436_n_31337/ZN       -      A->ZN   R     INV_X8         11  0.014   0.032    0.320  
  g183546/ZN                 -      A1->ZN  F     NAND2_X1        1  0.022   0.016    0.336  
  g183544/ZN                 -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.352  
  cpuregs_reg[20][1]/D       -      D       R     DFF_X1          1  0.009   0.000    0.352  
#------------------------------------------------------------------------------------------
Path 1393: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[17][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.363
              Slack:=   -0.203

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.023    0.320  
  g151689/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.339  
  g151510/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.019    0.358  
  cpuregs_reg[17][2]/D    -      D       F     DFF_X1          1  0.011   0.000    0.358  
#---------------------------------------------------------------------------------------
Path 1394: VIOLATED (-0.203 ns) Setup Check with Pin instr_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.004

              Setup:-    0.030
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.270
              Slack:=   -0.203

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.024    0.239  
  g154431/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.266  
  instr_sltu_reg/D                   -      D       R     DFF_X1          1  0.016   0.000    0.266  
#--------------------------------------------------------------------------------------------------
Path 1395: VIOLATED (-0.203 ns) Setup Check with Pin cpuregs_reg[28][7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.029
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.203

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK                 -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q                  -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z           -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  g170014/ZN                       -      A3->ZN  R     AND3_X1         1  0.011   0.046    0.245  
  add_1312_30_g7005/ZN             -      A->ZN   R     XNOR2_X1        1  0.012   0.048    0.293  
  FE_RC_1686_0/ZN                  -      A2->ZN  F     NAND2_X2        1  0.036   0.023    0.316  
  FE_RC_1685_0/ZN                  -      A1->ZN  R     NAND2_X4        2  0.012   0.020    0.336  
  FE_OCPC2394_FE_OFN29_n_18733/ZN  -      A->ZN   F     INV_X8         30  0.013   0.026    0.362  
  g151329/ZN                       -      B1->ZN  R     OAI21_X4        1  0.016   0.023    0.384  
  cpuregs_reg[28][7]/D             -      D       R     DFF_X1          1  0.013   0.000    0.384  
#------------------------------------------------------------------------------------------------
Path 1396: VIOLATED (-0.202 ns) Setup Check with Pin instr_srl_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srl_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.004

              Setup:-    0.030
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.270
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.024    0.238  
  g172942/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.266  
  instr_srl_reg/D                    -      D       R     DFF_X1          1  0.017   0.000    0.266  
#--------------------------------------------------------------------------------------------------
Path 1397: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[29][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.362
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.024    0.306  
  FE_OFC285_n_24304/ZN    -      A->ZN   F     INV_X2         10  0.013   0.021    0.326  
  g151356/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.357  
  cpuregs_reg[29][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 1398: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[21][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.025
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.368
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.028    0.308  
  FE_OFC322_n_29197/ZN    -      A->ZN   F     INV_X4         18  0.017   0.021    0.329  
  g152264/ZN              -      A1->ZN  R     NAND2_X1        1  0.013   0.017    0.346  
  g150647__5019/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.363  
  cpuregs_reg[21][5]/D    -      D       F     DFF_X1          1  0.010   0.000    0.363  
#---------------------------------------------------------------------------------------
Path 1399: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[16][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g169614/ZN              -      A1->ZN  F     NAND2_X4        5  0.018   0.025    0.281  
  FE_OCPC1080_n_20054/ZN  -      A->ZN   R     INV_X8          3  0.014   0.026    0.307  
  FE_OCPC1082_n_20054/ZN  -      A->ZN   F     INV_X4          8  0.016   0.013    0.321  
  g151508/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.031    0.351  
  cpuregs_reg[16][2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 1400: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[22][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.381
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.021    0.358  
  FE_RC_1975_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.384  
  cpuregs_reg[22][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.384  
#--------------------------------------------------------------------------------------------------
Path 1401: VIOLATED (-0.202 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_j_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.067
      Required Time:=    0.034
       Launch Clock:=   -0.011
          Data Path:+    0.247
              Slack:=   -0.202

#----------------------------------------------------------------------------------------
# Timing Point             Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  mem_valid_reg/CK         -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q          -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN               -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z      -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN     -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g175591/ZN               -      A1->ZN  R     OAI22_X2        3  0.007   0.047    0.236  
  decoded_imm_j_reg[13]/D  -      D       R     SDFF_X1         3  0.049   0.000    0.236  
#----------------------------------------------------------------------------------------
Path 1402: VIOLATED (-0.202 ns) Setup Check with Pin count_cycle_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.134 (P)    0.134 (P)
            Arrival:=    0.117        0.017

              Setup:-    0.023
      Required Time:=    0.093
       Launch Clock:=    0.017
          Data Path:+    0.278
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      62  0.066       -    0.017  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.109    0.126  
  FE_OCPC2125_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.015   0.040    0.166  
  FE_RC_2019_0/ZN              -      A1->ZN  F     NAND4_X2        3  0.021   0.034    0.200  
  FE_OCPC1402_n_29396/ZN       -      A->ZN   R     INV_X1          1  0.022   0.018    0.218  
  inc_add_1428_40_g1049/ZN     -      A1->ZN  F     NAND2_X1        1  0.010   0.015    0.233  
  inc_add_1428_40_g999/ZN      -      A->ZN   F     XNOR2_X1        1  0.008   0.037    0.270  
  g160627/ZN                   -      A1->ZN  F     AND2_X2         1  0.010   0.025    0.295  
  count_cycle_reg[7]/D         -      D       F     DFF_X1          1  0.007   0.000    0.295  
#--------------------------------------------------------------------------------------------
Path 1403: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[1][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[1][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.025
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.358
              Slack:=   -0.202

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.030    0.345  
  FE_RC_1991_0/ZN         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.361  
  cpuregs_reg[1][8]/D     -      D       F     DFF_X1          1  0.010   0.000    0.361  
#---------------------------------------------------------------------------------------
Path 1404: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[12][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.202

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.020    0.356  
  g151451/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.382  
  cpuregs_reg[12][10]/D              -      D       R     DFF_X1          1  0.017   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1405: VIOLATED (-0.202 ns) Setup Check with Pin cpuregs_reg[31][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[31][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.202

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.023    0.306  
  FE_OCPC1224_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         16  0.012   0.019    0.325  
  g151416/ZN                       -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.356  
  cpuregs_reg[31][5]/D             -      D       R     DFF_X1          1  0.017   0.000    0.356  
#------------------------------------------------------------------------------------------------
Path 1406: VIOLATED (-0.201 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.085
      Required Time:=    0.013
       Launch Clock:=   -0.011
          Data Path:+    0.225
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.037    0.214  
  mem_rdata_q_reg[27]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.214  
#---------------------------------------------------------------------------------------
Path 1407: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[17][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.023    0.320  
  g151691/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.019    0.339  
  g151175/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.356  
  cpuregs_reg[17][4]/D    -      D       F     DFF_X1          1  0.011   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1408: VIOLATED (-0.201 ns) Setup Check with Pin instr_xor_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xor_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.271
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.025    0.239  
  g154266/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.028    0.267  
  instr_xor_reg/D                    -      D       R     DFF_X1          1  0.017   0.000    0.267  
#--------------------------------------------------------------------------------------------------
Path 1409: VIOLATED (-0.201 ns) Setup Check with Pin reg_pc_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.140 (P)    0.114 (P)
            Arrival:=    0.122       -0.003

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.003
          Data Path:+    0.297
              Slack:=   -0.201

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q               -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                        -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC845_n_17615/ZN             -      A->ZN   F     INV_X8          5  0.020   0.019    0.144  
  FE_OCPC2306_FE_DBTN14_n_17615/Z   -      A->Z    F     BUF_X8          1  0.010   0.025    0.169  
  FE_OCPC2204_FE_DBTN14_n_17615/ZN  -      A->ZN   R     INV_X8         13  0.005   0.030    0.200  
  g78151__167702/ZN                 -      A1->ZN  F     NAND2_X2        2  0.023   0.024    0.224  
  g162891/ZN                        -      A2->ZN  R     NAND2_X4        2  0.014   0.021    0.244  
  FE_OCPC1633_n_12084/Z             -      A->Z    R     BUF_X2          1  0.011   0.020    0.264  
  fopt174429/ZN                     -      A->ZN   F     INV_X1          1  0.006   0.007    0.271  
  g172710/ZN                        -      B1->ZN  R     OAI21_X1        1  0.003   0.022    0.293  
  reg_pc_reg[28]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.293  
#-------------------------------------------------------------------------------------------------
Path 1410: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[2][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.031
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.022    0.315  
  g150999/ZN              -      B2->ZN  R     OAI21_X1        1  0.018   0.034    0.349  
  cpuregs_reg[2][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 1411: VIOLATED (-0.201 ns) Setup Check with Pin instr_or_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_or_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.270
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.025    0.239  
  g154284/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.267  
  instr_or_reg/D                     -      D       R     DFF_X1          1  0.016   0.000    0.267  
#--------------------------------------------------------------------------------------------------
Path 1412: VIOLATED (-0.201 ns) Setup Check with Pin reg_pc_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.113 (P)
            Arrival:=    0.120       -0.004

              Setup:-    0.030
      Required Time:=    0.090
       Launch Clock:=   -0.004
          Data Path:+    0.296
              Slack:=   -0.201

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.153  
  FE_OCPC776_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          4  0.015   0.022    0.175  
  FE_OCPC1549_FE_OFN4_n_8148/Z      -      A->Z    R     BUF_X2          3  0.012   0.031    0.206  
  g178263/ZN                        -      A1->ZN  F     NAND3_X2        2  0.014   0.021    0.227  
  g45/ZN                            -      A1->ZN  R     NAND3_X1        2  0.012   0.025    0.252  
  g159617/ZN                        -      A->ZN   F     INV_X1          1  0.019   0.013    0.266  
  g172712/ZN                        -      B1->ZN  R     OAI21_X1        1  0.008   0.026    0.291  
  reg_pc_reg[30]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.291  
#-------------------------------------------------------------------------------------------------
Path 1413: VIOLATED (-0.201 ns) Setup Check with Pin latched_rd_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) latched_rd_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.004
          Data Path:+    0.280
              Slack:=   -0.201

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  g163615/ZN                 -      A->ZN   R     INV_X2          3  0.009   0.028    0.217  
  g167427/ZN                 -      A1->ZN  F     NAND2_X2        1  0.020   0.021    0.238  
  g157165/ZN                 -      A2->ZN  R     NAND2_X4        5  0.013   0.021    0.259  
  g180439/ZN                 -      A1->ZN  F     OAI22_X1        1  0.011   0.016    0.275  
  latched_rd_reg[3]/D        -      D       F     DFF_X1          1  0.011   0.000    0.275  
#------------------------------------------------------------------------------------------
Path 1414: VIOLATED (-0.201 ns) Setup Check with Pin instr_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.270
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.024    0.239  
  g175722/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.266  
  instr_slt_reg/D                    -      D       R     DFF_X1          1  0.016   0.000    0.266  
#--------------------------------------------------------------------------------------------------
Path 1415: VIOLATED (-0.201 ns) Setup Check with Pin latched_rd_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) latched_rd_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.025
      Required Time:=    0.074
       Launch Clock:=   -0.004
          Data Path:+    0.279
              Slack:=   -0.201

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  g163615/ZN                 -      A->ZN   R     INV_X2          3  0.009   0.028    0.217  
  g167427/ZN                 -      A1->ZN  F     NAND2_X2        1  0.020   0.021    0.238  
  g157165/ZN                 -      A2->ZN  R     NAND2_X4        5  0.013   0.021    0.259  
  g180437/ZN                 -      A1->ZN  F     OAI22_X1        1  0.011   0.016    0.275  
  latched_rd_reg[1]/D        -      D       F     DFF_X1          1  0.012   0.000    0.275  
#------------------------------------------------------------------------------------------
Path 1416: VIOLATED (-0.201 ns) Setup Check with Pin instr_add_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_add_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.270
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1877_n_25387_dup/ZN         -      A->ZN   R     INV_X2          1  0.008   0.013    0.215  
  g156963/ZN                         -      A2->ZN  F     NAND2_X2        7  0.007   0.025    0.239  
  g154410/ZN                         -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.266  
  instr_add_reg/D                    -      D       R     DFF_X1          1  0.016   0.000    0.266  
#--------------------------------------------------------------------------------------------------
Path 1417: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[16][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g169614/ZN              -      A1->ZN  F     NAND2_X4        5  0.018   0.025    0.281  
  FE_OCPC1080_n_20054/ZN  -      A->ZN   R     INV_X8          3  0.014   0.026    0.307  
  FE_OCPC1082_n_20054/ZN  -      A->ZN   F     INV_X4          8  0.016   0.013    0.321  
  g151144/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.030    0.351  
  cpuregs_reg[16][3]/D    -      D       R     DFF_X1          1  0.018   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 1418: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[19][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.193 (P)    0.113 (P)
            Arrival:=    0.176       -0.005

              Setup:-    0.025
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.201

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.025    0.306  
  FE_OCPC1193_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X4         10  0.014   0.014    0.320  
  g176712/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.334  
  g176711/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.351  
  cpuregs_reg[19][0]/D             -      D       F     DFF_X1          1  0.011   0.000    0.351  
#------------------------------------------------------------------------------------------------
Path 1419: VIOLATED (-0.201 ns) Setup Check with Pin count_instr_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.137 (P)    0.114 (P)
            Arrival:=    0.119       -0.004

              Setup:-    0.032
      Required Time:=    0.087
       Launch Clock:=   -0.004
          Data Path:+    0.291
              Slack:=   -0.201

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN              -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN  -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z   -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN  -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN  -      A->ZN   F     INV_X4         18  0.019   0.026    0.260  
  g175055/ZN              -      A1->ZN  R     OAI22_X1        1  0.015   0.028    0.287  
  count_instr_reg[2]/D    -      D       R     DFF_X1          1  0.028   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1420: VIOLATED (-0.201 ns) Setup Check with Pin cpuregs_reg[13][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[13][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.201

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   R     XNOR2_X2        2  0.011   0.036    0.293  
  FE_RC_372_0/ZN                     -      A1->ZN  F     NAND2_X2        1  0.026   0.021    0.314  
  FE_RC_370_0/ZN                     -      A1->ZN  R     NAND2_X4        1  0.012   0.022    0.337  
  FE_RC_371_0/ZN                     -      A->ZN   F     INV_X8         27  0.014   0.019    0.356  
  g151061/ZN                         -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.381  
  cpuregs_reg[13][10]/D              -      D       R     DFF_X1          1  0.016   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1421: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[16][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.180
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.353  
  g180783/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.381  
  cpuregs_reg[16][15]/D              -      D       R     DFF_X1          1  0.018   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1422: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[30][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.201 (P)    0.121 (P)
            Arrival:=    0.183        0.003

              Setup:-    0.024
      Required Time:=    0.158
       Launch Clock:=    0.003
          Data Path:+    0.356
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1208_n_986/ZN    -      A->ZN   R     INV_X4          8  0.016   0.029    0.344  
  g151389/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.359  
  cpuregs_reg[30][8]/D    -      D       F     DFF_X1          1  0.010   0.000    0.359  
#---------------------------------------------------------------------------------------
Path 1423: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[16][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.179       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.028    0.256  
  g169614/ZN              -      A1->ZN  F     NAND2_X4        5  0.018   0.025    0.281  
  FE_OCPC1080_n_20054/ZN  -      A->ZN   R     INV_X8          3  0.014   0.026    0.307  
  FE_OCPC1082_n_20054/ZN  -      A->ZN   F     INV_X4          8  0.016   0.013    0.321  
  g151145/ZN              -      B2->ZN  R     OAI21_X1        1  0.007   0.029    0.350  
  cpuregs_reg[16][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 1424: VIOLATED (-0.200 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[23]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.084
      Required Time:=    0.012
       Launch Clock:=   -0.011
          Data Path:+    0.223
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.035    0.212  
  mem_rdata_q_reg[23]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1425: VIOLATED (-0.200 ns) Setup Check with Pin latched_rd_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) latched_rd_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.113 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.279
              Slack:=   -0.200

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  g163615/ZN                 -      A->ZN   R     INV_X2          3  0.009   0.028    0.217  
  g167427/ZN                 -      A1->ZN  F     NAND2_X2        1  0.020   0.021    0.238  
  g157165/ZN                 -      A2->ZN  R     NAND2_X4        5  0.013   0.021    0.259  
  g180435/ZN                 -      A1->ZN  F     OAI22_X1        1  0.011   0.016    0.275  
  latched_rd_reg[2]/D        -      D       F     DFF_X1          1  0.011   0.000    0.275  
#------------------------------------------------------------------------------------------
Path 1426: VIOLATED (-0.200 ns) Setup Check with Pin latched_rd_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) latched_rd_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.099       -0.004

              Setup:-    0.024
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.279
              Slack:=   -0.200

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  g163615/ZN                 -      A->ZN   R     INV_X2          3  0.009   0.028    0.217  
  g167427/ZN                 -      A1->ZN  F     NAND2_X2        1  0.020   0.021    0.238  
  g157165/ZN                 -      A2->ZN  R     NAND2_X4        5  0.013   0.021    0.259  
  g180440/ZN                 -      A1->ZN  F     OAI22_X1        1  0.011   0.016    0.275  
  latched_rd_reg[4]/D        -      D       F     DFF_X1          1  0.010   0.000    0.275  
#------------------------------------------------------------------------------------------
Path 1427: VIOLATED (-0.200 ns) Setup Check with Pin latched_rd_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) latched_rd_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.113 (P)
            Arrival:=    0.100       -0.004

              Setup:-    0.025
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.279
              Slack:=   -0.200

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  g163615/ZN                 -      A->ZN   R     INV_X2          3  0.009   0.028    0.217  
  g167427/ZN                 -      A1->ZN  F     NAND2_X2        1  0.020   0.021    0.238  
  g157165/ZN                 -      A2->ZN  R     NAND2_X4        5  0.013   0.021    0.259  
  g180438/ZN                 -      A1->ZN  F     OAI22_X1        1  0.011   0.016    0.275  
  latched_rd_reg[0]/D        -      D       F     DFF_X1          1  0.010   0.000    0.275  
#------------------------------------------------------------------------------------------
Path 1428: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[21][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[21][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g150662__178330/ZN                 -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.381  
  cpuregs_reg[21][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1429: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.023    0.320  
  g151690/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.338  
  g151174/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.356  
  cpuregs_reg[17][3]/D    -      D       F     DFF_X1          1  0.011   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1430: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[17][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.025
      Required Time:=    0.156
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.023    0.320  
  g151688/ZN              -      A1->ZN  R     NAND2_X1        1  0.016   0.018    0.338  
  g151173/ZN              -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.356  
  cpuregs_reg[17][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1431: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182687/ZN              -      A1->ZN  F     NAND2_X4        1  0.024   0.019    0.274  
  FE_OCPC2126_n_33914/ZN  -      A->ZN   R     INV_X8          5  0.011   0.023    0.297  
  FE_OCPC2133_n_33914/ZN  -      A->ZN   F     INV_X4         21  0.015   0.023    0.320  
  g168023/ZN              -      B1->ZN  R     OAI21_X1        1  0.016   0.029    0.349  
  cpuregs_reg[17][0]/D    -      D       R     DFF_X1          1  0.018   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 1432: VIOLATED (-0.200 ns) Setup Check with Pin decoded_imm_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_jal_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.117 (P)
            Arrival:=    0.103       -0.001

              Setup:-    0.029
      Required Time:=    0.075
       Launch Clock:=   -0.001
          Data Path:+    0.275
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  instr_jal_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_jal_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.085    0.084  
  FE_OCPC1655_n_8139/Z    -      A->Z    F     BUF_X4          2  0.014   0.031    0.115  
  g177423/ZN              -      A->ZN   R     INV_X8         15  0.007   0.026    0.141  
  FE_OCPC1516_n_10537/Z   -      A->Z    R     BUF_X4          4  0.020   0.035    0.176  
  g186292/ZN              -      A2->ZN  F     NAND2_X4        6  0.015   0.023    0.199  
  FE_OCPC2185_n_37743/ZN  -      A->ZN   R     INV_X1          3  0.013   0.018    0.217  
  g186303/ZN              -      A1->ZN  R     AND2_X1         1  0.010   0.031    0.248  
  g175186/ZN              -      A2->ZN  F     NOR2_X1         1  0.009   0.010    0.258  
  g175185/ZN              -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.274  
  decoded_imm_reg[12]/D   -      D       R     DFF_X1          1  0.009   0.000    0.274  
#---------------------------------------------------------------------------------------
Path 1433: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[22][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[22][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g150707__180780/ZN                 -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.381  
  cpuregs_reg[22][15]/D              -      D       R     DFF_X1          1  0.018   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1434: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[9][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[9][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.200

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC1722_n_5626/ZN   -      A->ZN   F     INV_X8         24  0.020   0.024    0.320  
  g152580/ZN              -      B1->ZN  R     OAI21_X1        1  0.016   0.027    0.347  
  cpuregs_reg[9][4]/D     -      D       R     DFF_X1          1  0.016   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1435: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[17][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[17][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.180
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.353  
  FE_RC_1981_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.380  
  cpuregs_reg[17][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1436: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[27][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[27][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.378
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g180775/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.381  
  cpuregs_reg[27][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.381  
#--------------------------------------------------------------------------------------------------
Path 1437: VIOLATED (-0.200 ns) Setup Check with Pin cpuregs_reg[23][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.026
      Required Time:=    0.185
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.200

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.036    0.368  
  g150752__178351/ZN                 -      B1->ZN  F     OAI21_X1        1  0.026   0.017    0.385  
  cpuregs_reg[23][15]/D              -      D       F     DFF_X1          1  0.014   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1438: VIOLATED (-0.199 ns) Setup Check with Pin instr_rdinstrh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstrh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.031
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.269
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.027    0.161  
  g171614/ZN              -      A1->ZN  R     AND3_X2         3  0.017   0.049    0.209  
  FE_RC_2029_0/ZN         -      A2->ZN  F     NAND3_X1        1  0.015   0.027    0.237  
  g175693/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.029    0.266  
  instr_rdinstrh_reg/D    -      D       R     DFF_X1          1  0.019   0.000    0.266  
#---------------------------------------------------------------------------------------
Path 1439: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[20][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[20][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.180
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.353  
  FE_RC_1985_0/ZN                    -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.380  
  cpuregs_reg[20][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1440: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[18][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g178347/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.380  
  cpuregs_reg[18][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1441: VIOLATED (-0.199 ns) Setup Check with Pin reg_pc_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.028
      Required Time:=    0.075
       Launch Clock:=   -0.004
          Data Path:+    0.278
              Slack:=   -0.199

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.024    0.113  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          9  0.014   0.036    0.149  
  g78218__171322/ZN                 -      A1->ZN  F     NAND2_X4        1  0.025   0.016    0.165  
  g71/ZN                            -      A->ZN   R     OAI21_X4        2  0.010   0.024    0.189  
  g49/ZN                            -      A1->ZN  F     NAND2_X4        2  0.024   0.019    0.208  
  g166900/ZN                        -      A1->ZN  R     NAND2_X2        2  0.011   0.017    0.225  
  FE_OCPC1620_n_17207/Z             -      A->Z    R     BUF_X1          1  0.011   0.023    0.248  
  g183026/ZN                        -      A1->ZN  F     NAND2_X1        1  0.007   0.013    0.261  
  g175997/ZN                        -      A1->ZN  R     NAND2_X1        1  0.009   0.013    0.274  
  reg_pc_reg[3]/D                   -      D       R     DFF_X1          1  0.009   0.000    0.274  
#-------------------------------------------------------------------------------------------------
Path 1442: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[30][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.036    0.368  
  g180781/ZN                         -      B1->ZN  F     OAI21_X1        1  0.026   0.017    0.385  
  cpuregs_reg[30][15]/D              -      D       F     DFF_X1          1  0.012   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1443: VIOLATED (-0.199 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.084
      Required Time:=    0.016
       Launch Clock:=   -0.011
          Data Path:+    0.225
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.038    0.215  
  mem_rdata_q_reg[28]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.215  
#---------------------------------------------------------------------------------------
Path 1444: VIOLATED (-0.199 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.084
      Required Time:=    0.016
       Launch Clock:=   -0.011
          Data Path:+    0.225
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.037    0.215  
  mem_rdata_q_reg[29]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.215  
#---------------------------------------------------------------------------------------
Path 1445: VIOLATED (-0.199 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.084
      Required Time:=    0.016
       Launch Clock:=   -0.011
          Data Path:+    0.225
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.037    0.215  
  mem_rdata_q_reg[25]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.215  
#---------------------------------------------------------------------------------------
Path 1446: VIOLATED (-0.199 ns) Setup Check with Pin count_instr_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.032
      Required Time:=    0.088
       Launch Clock:=   -0.004
          Data Path:+    0.291
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN              -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN  -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z   -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN  -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN  -      A->ZN   F     INV_X4         18  0.019   0.026    0.259  
  g156921/ZN              -      A1->ZN  R     OAI22_X1        1  0.015   0.028    0.287  
  count_instr_reg[3]/D    -      D       R     DFF_X1          1  0.028   0.000    0.287  
#---------------------------------------------------------------------------------------
Path 1447: VIOLATED (-0.199 ns) Setup Check with Pin instr_slli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.004

              Setup:-    0.030
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.266
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2239_n_1356/ZN   -      A->ZN   R     INV_X1          1  0.008   0.012    0.216  
  FE_OCPC2240_n_1356/ZN   -      A->ZN   F     INV_X1          5  0.007   0.017    0.232  
  g154429/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.262  
  instr_slli_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.262  
#---------------------------------------------------------------------------------------
Path 1448: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[19][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g150582__178344/ZN                 -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.380  
  cpuregs_reg[19][15]/D              -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1449: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[26][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g180779/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.380  
  cpuregs_reg[26][15]/D              -      D       R     DFF_X1          1  0.017   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1450: VIOLATED (-0.199 ns) Setup Check with Pin instr_sll_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (R) instr_sll_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.118 (P)
            Arrival:=    0.094        0.000

              Setup:-    0.028
      Required Time:=    0.065
       Launch Clock:=    0.000
          Data Path:+    0.264
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK      R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[28]/QN  -      CK->QN  R     SDFF_X1         3  0.072   0.118    0.118  
  g158233/ZN              -      A2->ZN  R     AND2_X4         3  0.023   0.037    0.154  
  g157956/ZN              -      A1->ZN  F     NAND2_X2        1  0.010   0.017    0.171  
  g179373/ZN              -      A2->ZN  R     NOR2_X4         3  0.010   0.037    0.208  
  g171734/ZN              -      A1->ZN  F     NAND2_X2        3  0.022   0.019    0.227  
  g171739/ZN              -      A->ZN   R     INV_X1          1  0.011   0.013    0.240  
  g171737/ZN              -      A1->ZN  F     NAND2_X1        1  0.007   0.012    0.252  
  g171735/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.012    0.264  
  instr_sll_reg/D         -      D       R     DFF_X1          1  0.008   0.000    0.264  
#---------------------------------------------------------------------------------------
Path 1451: VIOLATED (-0.199 ns) Setup Check with Pin instr_srai_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srai_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.267
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2239_n_1356/ZN   -      A->ZN   R     INV_X1          1  0.008   0.012    0.216  
  FE_OCPC2240_n_1356/ZN   -      A->ZN   F     INV_X1          5  0.007   0.017    0.232  
  g154433/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.031    0.263  
  instr_srai_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1452: VIOLATED (-0.199 ns) Setup Check with Pin count_cycle_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.137 (P)    0.134 (P)
            Arrival:=    0.120        0.017

              Setup:-    0.028
      Required Time:=    0.092
       Launch Clock:=    0.017
          Data Path:+    0.273
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      62  0.066       -    0.017  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.109    0.126  
  FE_OCPC2125_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.015   0.040    0.166  
  FE_RC_2019_0/ZN              -      A1->ZN  F     NAND4_X2        3  0.021   0.034    0.200  
  FE_OCPC1404_n_29396/ZN       -      A->ZN   R     INV_X2          4  0.022   0.024    0.224  
  g83/ZN                       -      A2->ZN  F     NAND2_X1        1  0.013   0.015    0.238  
  g170436/ZN                   -      A->ZN   R     OAI211_X1       1  0.007   0.021    0.259  
  g160600/ZN                   -      A1->ZN  R     AND2_X2         1  0.022   0.031    0.290  
  count_cycle_reg[6]/D         -      D       R     DFF_X1          1  0.009   0.000    0.290  
#--------------------------------------------------------------------------------------------
Path 1453: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[28][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.036    0.368  
  g178346/ZN                         -      B1->ZN  F     OAI21_X1        1  0.026   0.016    0.385  
  cpuregs_reg[28][15]/D              -      D       F     DFF_X1          1  0.012   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1454: VIOLATED (-0.199 ns) Setup Check with Pin decoded_imm_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) decoded_imm_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.114 (P)
            Arrival:=    0.101       -0.004

              Setup:-    0.028
      Required Time:=    0.073
       Launch Clock:=   -0.004
          Data Path:+    0.275
              Slack:=   -0.199

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.026    0.160  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.017   0.031    0.190  
  g168534/ZN                         -      A1->ZN  F     NAND2_X4        9  0.013   0.027    0.217  
  g184544/ZN                         -      A1->ZN  R     NOR2_X1         1  0.016   0.027    0.244  
  g184543/ZN                         -      A2->ZN  F     NOR2_X1         1  0.016   0.012    0.255  
  g153888/ZN                         -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.271  
  decoded_imm_reg[15]/D              -      D       R     DFF_X1          1  0.009   0.000    0.271  
#--------------------------------------------------------------------------------------------------
Path 1455: VIOLATED (-0.199 ns) Setup Check with Pin cpuregs_reg[11][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[11][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.031
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.358
              Slack:=   -0.199

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.035    0.249  
  g153127/ZN              -      A1->ZN  R     AND2_X4         2  0.023   0.049    0.298  
  FE_OCPC1238_n_5625/ZN   -      A->ZN   F     INV_X8         24  0.021   0.023    0.321  
  g152598/ZN              -      B2->ZN  R     OAI21_X1        1  0.013   0.032    0.353  
  cpuregs_reg[11][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.353  
#---------------------------------------------------------------------------------------
Path 1456: VIOLATED (-0.198 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.107 (P)
            Arrival:=    0.094       -0.011

              Setup:-    0.084
      Required Time:=    0.009
       Launch Clock:=   -0.011
          Data Path:+    0.218
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.031    0.208  
  mem_rdata_q_reg[30]/SE  -      SE      R     SDFF_X1        21  0.014   0.000    0.208  
#---------------------------------------------------------------------------------------
Path 1457: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[21][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.198

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g150427__4296/ZN                    -      B2->ZN  F     OAI21_X1        1  0.014   0.016    0.385  
  cpuregs_reg[21][9]/D                -      D       F     DFF_X1          1  0.010   0.000    0.385  
#---------------------------------------------------------------------------------------------------
Path 1458: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[2][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[2][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.026
      Required Time:=    0.159
       Launch Clock:=    0.003
          Data Path:+    0.354
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1208_n_986/ZN    -      A->ZN   R     INV_X4          8  0.016   0.028    0.342  
  g151002/ZN              -      B1->ZN  F     OAI21_X1        1  0.017   0.015    0.357  
  cpuregs_reg[2][8]/D     -      D       F     DFF_X1          1  0.012   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 1459: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[24][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.377
              Slack:=   -0.198

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   R     XNOR2_X1        1  0.009   0.036    0.290  
  g183998/ZN                         -      A1->ZN  F     NAND2_X2        1  0.027   0.021    0.311  
  g183997/ZN                         -      A1->ZN  R     NAND2_X4        1  0.013   0.020    0.331  
  fopt178331/ZN                      -      A->ZN   F     INV_X8         31  0.013   0.022    0.354  
  g180778/ZN                         -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.380  
  cpuregs_reg[24][15]/D              -      D       R     DFF_X1          1  0.016   0.000    0.380  
#--------------------------------------------------------------------------------------------------
Path 1460: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[18][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.200 (P)    0.113 (P)
            Arrival:=    0.182       -0.005

              Setup:-    0.030
      Required Time:=    0.152
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.036    0.318  
  g151206/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.350  
  cpuregs_reg[18][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 1461: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[25][15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.382
              Slack:=   -0.198

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7025/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.015    0.255  
  add_1312_30_g6984/ZN               -      A->ZN   F     XNOR2_X1        1  0.009   0.041    0.295  
  g183998/ZN                         -      A1->ZN  R     NAND2_X2        1  0.013   0.020    0.315  
  g183997/ZN                         -      A1->ZN  F     NAND2_X4        1  0.014   0.017    0.332  
  fopt178331/ZN                      -      A->ZN   R     INV_X8         31  0.009   0.036    0.368  
  FE_RC_1637_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.026   0.016    0.385  
  cpuregs_reg[25][15]/D              -      D       F     DFF_X1          1  0.011   0.000    0.385  
#--------------------------------------------------------------------------------------------------
Path 1462: VIOLATED (-0.198 ns) Setup Check with Pin instr_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.030
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.260
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.015    0.232  
  FE_RC_2028_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.257  
  instr_andi_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1463: VIOLATED (-0.198 ns) Setup Check with Pin instr_srli_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_srli_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.266
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2239_n_1356/ZN   -      A->ZN   R     INV_X1          1  0.008   0.012    0.216  
  FE_OCPC2240_n_1356/ZN   -      A->ZN   F     INV_X1          5  0.007   0.017    0.232  
  g154434/ZN              -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.263  
  instr_srli_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.263  
#---------------------------------------------------------------------------------------
Path 1464: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[18][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.034    0.316  
  g151512/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.032    0.347  
  cpuregs_reg[18][2]/D    -      D       R     DFF_X1          1  0.018   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1465: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[23][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[23][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.198

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g150742__6877/ZN                    -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.383  
  cpuregs_reg[23][9]/D                -      D       F     DFF_X1          1  0.014   0.000    0.383  
#---------------------------------------------------------------------------------------------------
Path 1466: VIOLATED (-0.198 ns) Setup Check with Pin cpuregs_reg[26][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.027
      Required Time:=    0.185
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.198

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.042    0.367  
  g151304/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[26][12]/D              -      D       F     DFF_X1          1  0.015   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1467: VIOLATED (-0.198 ns) Setup Check with Pin instr_xori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_xori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.030
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.260
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.015    0.232  
  g156941/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.256  
  instr_xori_reg/D        -      D       R     DFF_X1          1  0.017   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1468: VIOLATED (-0.198 ns) Setup Check with Pin instr_rdcycle_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycle_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.033
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.265
              Slack:=   -0.198

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.027    0.161  
  g171614/ZN              -      A1->ZN  R     AND3_X2         3  0.017   0.049    0.209  
  g171613/ZN              -      A1->ZN  F     NAND3_X2        2  0.015   0.023    0.232  
  g171612/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.029    0.261  
  instr_rdcycle_reg/D     -      D       R     DFF_X1          1  0.030   0.000    0.261  
#---------------------------------------------------------------------------------------
Path 1469: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[18][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.197

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g151210/ZN                          -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.383  
  cpuregs_reg[18][9]/D                -      D       F     DFF_X1          1  0.011   0.000    0.383  
#---------------------------------------------------------------------------------------------------
Path 1470: VIOLATED (-0.197 ns) Setup Check with Pin count_cycle_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.134 (P)
            Arrival:=    0.122        0.017

              Setup:-    0.028
      Required Time:=    0.093
       Launch Clock:=    0.017
          Data Path:+    0.273
              Slack:=   -0.197

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      62  0.066       -    0.017  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.109    0.126  
  FE_OCPC2125_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.015   0.040    0.166  
  FE_RC_2019_0/ZN              -      A1->ZN  F     NAND4_X2        3  0.021   0.034    0.200  
  FE_OCPC1403_n_29396/Z        -      A->Z    F     BUF_X1          2  0.022   0.037    0.236  
  FE_RC_493_0/ZN               -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.259  
  g178744/ZN                   -      A1->ZN  R     AND2_X1         1  0.015   0.031    0.290  
  count_cycle_reg[4]/D         -      D       R     DFF_X1          1  0.010   0.000    0.290  
#--------------------------------------------------------------------------------------------
Path 1471: VIOLATED (-0.197 ns) Setup Check with Pin reg_pc_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.292
              Slack:=   -0.197

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.153  
  FE_OCPC776_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X4          4  0.015   0.022    0.175  
  FE_OCPC1549_FE_OFN4_n_8148/Z      -      A->Z    R     BUF_X2          3  0.012   0.031    0.206  
  g181467/ZN                        -      A1->ZN  F     NAND3_X1        1  0.014   0.024    0.231  
  FE_RC_460_0/ZN                    -      A1->ZN  R     NAND3_X2        2  0.015   0.022    0.253  
  g159604/ZN                        -      A->ZN   F     INV_X1          1  0.014   0.012    0.265  
  g172703/ZN                        -      B1->ZN  R     OAI21_X1        1  0.007   0.023    0.288  
  reg_pc_reg[31]/D                  -      D       R     DFF_X1          1  0.016   0.000    0.288  
#-------------------------------------------------------------------------------------------------
Path 1472: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[6][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.341
              Slack:=   -0.197

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.018    0.313  
  g150781/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.344  
  cpuregs_reg[6][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.344  
#---------------------------------------------------------------------------------------
Path 1473: VIOLATED (-0.197 ns) Setup Check with Pin cpuregs_reg[19][9]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][9]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.024
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.197

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                    -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                     -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z              -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN              -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                      -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN   -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g178210/ZN              -      A1->ZN  F     NAND2_X1        2  0.012   0.021    0.260  
  FE_RC_1580_0/ZN                     -      A->ZN   R     INV_X2          1  0.013   0.015    0.275  
  FE_RC_1578_0/ZN                     -      B2->ZN  F     AOI21_X2        1  0.008   0.018    0.293  
  FE_RC_1577_0/ZN                     -      B1->ZN  R     AOI21_X4        1  0.010   0.035    0.328  
  FE_OCPC1163_n_23993/ZN              -      A->ZN   F     INV_X8          2  0.029   0.018    0.346  
  FE_OCPC1168_FE_OFN35817_n_23993/ZN  -      A->ZN   R     INV_X16        29  0.012   0.023    0.369  
  g150576__176731/ZN                  -      B1->ZN  F     OAI21_X1        1  0.014   0.014    0.383  
  cpuregs_reg[19][9]/D                -      D       F     DFF_X1          1  0.009   0.000    0.383  
#---------------------------------------------------------------------------------------------------
Path 1474: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[18][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.030
      Required Time:=    0.150
       Launch Clock:=   -0.005
          Data Path:+    0.351
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.034    0.316  
  g151205/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.347  
  cpuregs_reg[18][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1475: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[25][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.043    0.367  
  g151273/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[25][12]/D              -      D       F     DFF_X1          1  0.012   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1476: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[21][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.042    0.366  
  FE_RC_1625_0/ZN                    -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.382  
  cpuregs_reg[21][12]/D              -      D       F     DFF_X1          1  0.011   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1477: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[31][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.042    0.367  
  g151423/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[31][12]/D              -      D       F     DFF_X1          1  0.011   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1478: VIOLATED (-0.196 ns) Setup Check with Pin mem_rdata_q_reg[14]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[14]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.095       -0.011

              Setup:-    0.032
      Required Time:=    0.063
       Launch Clock:=   -0.011
          Data Path:+    0.270
              Slack:=   -0.196

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN   -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_RC_2040_0/ZN        -      A1->ZN  F     OR2_X2          1  0.007   0.045    0.234  
  FE_RC_2039_0/ZN        -      A->ZN   R     OAI21_X4        3  0.010   0.025    0.259  
  mem_rdata_q_reg[14]/D  -      D       R     DFF_X2          3  0.025   0.000    0.259  
#--------------------------------------------------------------------------------------
Path 1479: VIOLATED (-0.196 ns) Setup Check with Pin reg_pc_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.113 (P)
            Arrival:=    0.098       -0.004

              Setup:-    0.030
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.268
              Slack:=   -0.196

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  g77784__160862/ZN                 -      B1->ZN  R     OAI21_X4        2  0.015   0.038    0.192  
  g167767/ZN                        -      A1->ZN  F     NAND2_X4        2  0.026   0.019    0.211  
  g167770/ZN                        -      A1->ZN  R     NAND2_X4        2  0.011   0.016    0.227  
  fopt175331/ZN                     -      A->ZN   F     INV_X1          2  0.010   0.011    0.238  
  g185797/ZN                        -      B1->ZN  R     OAI21_X1        1  0.006   0.026    0.264  
  reg_pc_reg[16]/D                  -      D       R     DFF_X1          1  0.019   0.000    0.264  
#-------------------------------------------------------------------------------------------------
Path 1480: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[24][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.043    0.367  
  FE_RC_416_0/ZN                     -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[24][12]/D              -      D       F     DFF_X1          1  0.011   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1481: VIOLATED (-0.196 ns) Setup Check with Pin instr_rdcycleh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdcycleh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.033
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.264
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.027    0.161  
  g171614/ZN              -      A1->ZN  R     AND3_X2         3  0.017   0.049    0.209  
  g171613/ZN              -      A1->ZN  F     NAND3_X2        2  0.015   0.023    0.232  
  g171617/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.028    0.260  
  instr_rdcycleh_reg/D    -      D       R     DFF_X1          1  0.029   0.000    0.260  
#---------------------------------------------------------------------------------------
Path 1482: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[23][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.196

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184363/ZN              -      A1->ZN  F     NAND2_X2        2  0.024   0.025    0.279  
  FE_OFC79_n_35783/Z      -      A->Z    F     BUF_X8         41  0.014   0.039    0.318  
  g150737__1474/ZN        -      B2->ZN  R     OAI21_X1        1  0.019   0.033    0.351  
  cpuregs_reg[23][5]/D    -      D       R     DFF_X1          1  0.017   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 1483: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[22][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[22][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.210        0.003

              Setup:-    0.024
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.042    0.366  
  g150700__5795/ZN                   -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.382  
  cpuregs_reg[22][12]/D              -      D       F     DFF_X1          1  0.009   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1484: VIOLATED (-0.196 ns) Setup Check with Pin is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.031
      Required Time:=    0.064
       Launch Clock:=   -0.004
          Data Path:+    0.264
              Slack:=   -0.196

#------------------------------------------------------------------------------------------------------------
# Timing Point                                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK                       -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q                        -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                            -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN                       -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN                                   -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z                        -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2239_n_1356/ZN                        -      A->ZN   R     INV_X1          1  0.008   0.012    0.216  
  FE_OCPC2240_n_1356/ZN                        -      A->ZN   F     INV_X1          5  0.007   0.017    0.232  
  g157420/ZN                                   -      C1->ZN  R     OAI211_X1       1  0.011   0.028    0.260  
  is_jalr_addi_slti_sltiu_xori_ori_andi_reg/D  -      D       R     DFF_X1          1  0.019   0.000    0.260  
#------------------------------------------------------------------------------------------------------------
Path 1485: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[28][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[28][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.043    0.367  
  g151334/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[28][12]/D              -      D       F     DFF_X1          1  0.011   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1486: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[19][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.228 (P)    0.121 (P)
            Arrival:=    0.210        0.003

              Setup:-    0.024
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.379
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.042    0.366  
  g150579__176733/ZN                 -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.382  
  cpuregs_reg[19][12]/D              -      D       F     DFF_X1          1  0.009   0.000    0.382  
#--------------------------------------------------------------------------------------------------
Path 1487: VIOLATED (-0.196 ns) Setup Check with Pin cpuregs_reg[27][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.380
              Slack:=   -0.196

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g157555_dup/ZN                     -      B1->ZN  R     AOI21_X4        2  0.010   0.036    0.325  
  FE_OFC504_n_23947/Z                -      A->Z    R     BUF_X8         24  0.029   0.043    0.367  
  g150837/ZN                         -      B1->ZN  F     OAI21_X1        1  0.020   0.016    0.383  
  cpuregs_reg[27][12]/D              -      D       F     DFF_X1          1  0.010   0.000    0.383  
#--------------------------------------------------------------------------------------------------
Path 1488: VIOLATED (-0.195 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.084
      Required Time:=    0.019
       Launch Clock:=   -0.011
          Data Path:+    0.225
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z     -      A->Z    R     BUF_X16        21  0.020   0.037    0.214  
  mem_rdata_q_reg[26]/SE  -      SE      R     SDFF_X1        21  0.016   0.000    0.214  
#---------------------------------------------------------------------------------------
Path 1489: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[28]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1490: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[24]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1491: VIOLATED (-0.195 ns) Setup Check with Pin count_cycle_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.134 (P)
            Arrival:=    0.122        0.017

              Setup:-    0.028
      Required Time:=    0.094
       Launch Clock:=    0.017
          Data Path:+    0.273
              Slack:=   -0.195

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      62  0.066       -    0.017  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.109    0.126  
  FE_OCPC2125_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.015   0.040    0.166  
  FE_RC_2019_0/ZN              -      A1->ZN  F     NAND4_X2        3  0.021   0.034    0.200  
  FE_OCPC1404_n_29396/ZN       -      A->ZN   R     INV_X2          4  0.022   0.024    0.224  
  g170432/ZN                   -      A1->ZN  F     NAND2_X1        1  0.013   0.014    0.237  
  g170431/ZN                   -      A->ZN   R     OAI211_X1       1  0.007   0.021    0.258  
  g160597/ZN                   -      A1->ZN  R     AND2_X2         1  0.021   0.031    0.289  
  count_cycle_reg[5]/D         -      D       R     DFF_X1          1  0.008   0.000    0.289  
#--------------------------------------------------------------------------------------------
Path 1492: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[30]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1493: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[29]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1494: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[27]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1495: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[26]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1496: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[18][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.113 (P)
            Arrival:=    0.181       -0.005

              Setup:-    0.030
      Required Time:=    0.151
       Launch Clock:=   -0.005
          Data Path:+    0.351
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.033    0.315  
  g151204/ZN              -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.346  
  cpuregs_reg[18][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 1497: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[6]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1498: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[4]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1499: VIOLATED (-0.195 ns) Setup Check with Pin count_instr_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[6]/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[6]/Q      -      CK->Q   R     DFF_X1          2  0.073   0.112    0.108  
  g178189/ZN              -      A1->ZN  F     NAND2_X2        2  0.017   0.017    0.125  
  FE_OCPC1302_n_29103/ZN  -      A->ZN   R     INV_X2          2  0.009   0.018    0.143  
  FE_OCPC1303_n_29103/Z   -      A->Z    R     BUF_X4          5  0.011   0.031    0.174  
  g180741/ZN              -      A1->ZN  F     NAND2_X4        4  0.015   0.028    0.202  
  FE_OCPC1862_n_31841/ZN  -      A->ZN   R     INV_X4          3  0.017   0.032    0.234  
  FE_OCPC1868_n_31841/ZN  -      A->ZN   F     INV_X4         18  0.019   0.025    0.259  
  g172282/ZN              -      B1->ZN  R     OAI21_X1        1  0.015   0.027    0.286  
  count_instr_reg[1]/D    -      D       R     DFF_X1          1  0.016   0.000    0.286  
#---------------------------------------------------------------------------------------
Path 1500: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.217
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.016    0.212  
  mem_wdata_reg[25]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1501: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[31]/SE    -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1502: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[2]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1503: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.216
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.015    0.212  
  mem_wdata_reg[0]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1504: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[2][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[2][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.184       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g169599/ZN              -      A1->ZN  F     NAND2_X4        2  0.017   0.020    0.274  
  FE_OCPC1180_n_20039/ZN  -      A->ZN   R     INV_X8          1  0.011   0.019    0.293  
  FE_OCPC1181_n_20039/ZN  -      A->ZN   F     INV_X16        63  0.010   0.023    0.316  
  g151000/ZN              -      B2->ZN  R     OAI21_X1        1  0.018   0.033    0.349  
  cpuregs_reg[2][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 1505: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.217
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.016    0.212  
  mem_wdata_reg[7]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1506: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.113 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.072
      Required Time:=    0.017
       Launch Clock:=   -0.004
          Data Path:+    0.217
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.016    0.212  
  mem_wdata_reg[5]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.212  
#---------------------------------------------------------------------------------------
Path 1507: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[5][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[5][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.031
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.374
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1322_n_34914/ZN  -      A->ZN   F     INV_X2          4  0.028   0.016    0.351  
  g150706__8780/ZN        -      B1->ZN  R     OAI21_X1        1  0.011   0.026    0.377  
  cpuregs_reg[5][6]/D     -      D       R     DFF_X1          1  0.018   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1508: VIOLATED (-0.195 ns) Setup Check with Pin cpuregs_reg[14][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[14][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.355
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.026    0.254  
  FE_RC_2842_0/ZN         -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.272  
  FE_RC_2843_0/ZN         -      A->ZN   R     INV_X8          5  0.010   0.025    0.297  
  FE_OCPC1087_n_20831/ZN  -      A->ZN   F     INV_X8         27  0.017   0.022    0.318  
  g151086/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.031    0.350  
  cpuregs_reg[14][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.350  
#---------------------------------------------------------------------------------------
Path 1509: VIOLATED (-0.195 ns) Setup Check with Pin instr_rdinstr_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_pseudo_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_rdinstr_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.114 (P)
            Arrival:=    0.097       -0.004

              Setup:-    0.031
      Required Time:=    0.067
       Launch Clock:=   -0.004
          Data Path:+    0.265
              Slack:=   -0.195

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK      -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_pseudo_trigger_reg/Q       -      CK->Q   R     DFF_X1          1  0.073   0.106    0.102  
  g173313/ZN                         -      A->ZN   F     INV_X2          1  0.012   0.011    0.113  
  g78228__180740/ZN                  -      A1->ZN  R     NAND2_X4        4  0.006   0.020    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   F     INV_X8         11  0.015   0.017    0.151  
  FE_OCPC2196_FE_OFN36383_n_31840/Z  -      A->Z    F     BUF_X4          3  0.009   0.029    0.180  
  FE_OCPC2217_n_31840/ZN             -      A->ZN   R     INV_X4         25  0.008   0.042    0.222  
  g183228/ZN                         -      A1->ZN  F     NAND2_X1        1  0.034   0.018    0.240  
  g183227/ZN                         -      A->ZN   R     OAI21_X1        1  0.012   0.021    0.261  
  instr_rdinstr_reg/D                -      D       R     DFF_X1          1  0.018   0.000    0.261  
#--------------------------------------------------------------------------------------------------
Path 1510: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.072
      Required Time:=    0.016
       Launch Clock:=   -0.004
          Data Path:+    0.215
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.014    0.211  
  mem_wdata_reg[3]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.211  
#---------------------------------------------------------------------------------------
Path 1511: VIOLATED (-0.195 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_do_wdata_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.113 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.072
      Required Time:=    0.016
       Launch Clock:=   -0.004
          Data Path:+    0.215
              Slack:=   -0.195

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_do_wdata_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  mem_do_wdata_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.088    0.084  
  FE_OFC413_n_102/ZN      -      A->ZN   R     INV_X1          4  0.015   0.038    0.121  
  g179285/ZN              -      A1->ZN  R     AND2_X4         2  0.026   0.037    0.158  
  g176656_dup182909/ZN    -      A2->ZN  F     NAND2_X4        1  0.010   0.017    0.175  
  FE_OCPC1380_n_34200/ZN  -      A->ZN   R     INV_X8          8  0.010   0.022    0.197  
  FE_OCPC1382_n_34200/ZN  -      A->ZN   F     INV_X8         17  0.014   0.014    0.211  
  mem_wdata_reg[1]/SE     -      SE      F     SDFF_X1        17  0.008   0.000    0.211  
#---------------------------------------------------------------------------------------
Path 1512: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[18][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[18][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.113 (P)
            Arrival:=    0.180       -0.005

              Setup:-    0.025
      Required Time:=    0.155
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169617_dup/ZN          -      A1->ZN  F     NAND2_X4        2  0.018   0.025    0.282  
  FE_OFC14_n_20057_dup/Z  -      A->Z    F     BUF_X16        48  0.014   0.034    0.316  
  g151720/ZN              -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.332  
  g151203/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.349  
  cpuregs_reg[18][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.349  
#---------------------------------------------------------------------------------------
Path 1513: VIOLATED (-0.194 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[24]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.107 (P)
            Arrival:=    0.103       -0.011

              Setup:-    0.085
      Required Time:=    0.018
       Launch Clock:=   -0.011
          Data Path:+    0.223
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  FE_OCPC1814_n_939/Z     -      A->Z    R     BUF_X8         10  0.020   0.036    0.213  
  mem_rdata_q_reg[24]/SE  -      SE      R     SDFF_X1        10  0.016   0.000    0.213  
#---------------------------------------------------------------------------------------
Path 1514: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[30][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.113 (P)
            Arrival:=    0.185       -0.005

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.353
              Slack:=   -0.194

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169608/ZN            -      A1->ZN  F     NAND2_X4        1  0.018   0.018    0.275  
  FE_OFC674_n_20048/ZN  -      A->ZN   R     INV_X8          4  0.010   0.025    0.300  
  FE_OFC676_n_20048/ZN  -      A->ZN   F     INV_X4         12  0.016   0.019    0.319  
  g151386/ZN            -      B2->ZN  R     OAI21_X1        1  0.011   0.030    0.349  
  cpuregs_reg[30][5]/D  -      D       R     DFF_X1          1  0.016   0.000    0.349  
#-------------------------------------------------------------------------------------
Path 1515: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[19][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.113 (P)
            Arrival:=    0.186       -0.005

              Setup:-    0.024
      Required Time:=    0.161
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.194

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.026    0.307  
  FE_OCPC1195_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X8         20  0.014   0.016    0.323  
  g176682/ZN                       -      A1->ZN  R     NAND2_X1        1  0.009   0.015    0.338  
  g150572__176681/ZN               -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.355  
  cpuregs_reg[19][5]/D             -      D       F     DFF_X1          1  0.009   0.000    0.355  
#------------------------------------------------------------------------------------------------
Path 1516: VIOLATED (-0.194 ns) Setup Check with Pin instr_addi_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_addi_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.004

              Setup:-    0.031
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.261
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.014    0.232  
  g156922/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.026    0.257  
  instr_addi_reg/D        -      D       R     DFF_X1          1  0.018   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1517: VIOLATED (-0.194 ns) Setup Check with Pin cpuregs_reg[15][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[15][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.373
              Slack:=   -0.194

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1322_n_34914/ZN  -      A->ZN   F     INV_X2          4  0.028   0.016    0.351  
  g151118/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.376  
  cpuregs_reg[15][6]/D    -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1518: VIOLATED (-0.193 ns) Setup Check with Pin count_cycle_reg[8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) count_cycle_reg[8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.135 (P)    0.139 (P)
            Arrival:=    0.117        0.022

              Setup:-    0.023
      Required Time:=    0.094
       Launch Clock:=    0.022
          Data Path:+    0.265
              Slack:=   -0.193

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  count_cycle_reg[5]/CK     -      CK      R     (arrival)      62  0.067       -    0.022  
  count_cycle_reg[5]/Q      -      CK->Q   R     DFF_X1          3  0.067   0.113    0.134  
  FE_RC_1837_0/ZN           -      A2->ZN  F     NAND4_X2        2  0.018   0.035    0.169  
  g170231/ZN                -      A->ZN   R     INV_X1          1  0.020   0.022    0.191  
  FE_RC_459_0/ZN            -      A1->ZN  F     NAND3_X2        2  0.012   0.025    0.216  
  inc_add_1428_40_g1040/ZN  -      A->ZN   R     INV_X4          9  0.016   0.024    0.240  
  inc_add_1428_40_g998/ZN   -      B1->ZN  F     OAI22_X1        1  0.013   0.021    0.261  
  g160642/ZN                -      A1->ZN  F     AND2_X2         1  0.011   0.026    0.287  
  count_cycle_reg[8]/D      -      D       F     DFF_X1          1  0.007   0.000    0.287  
#-----------------------------------------------------------------------------------------
Path 1519: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[6][6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[6]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.213        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.372
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[6]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[6]/Q         -      CK->Q   R     DFF_X1          2  0.073   0.111    0.114  
  FE_OCPC2451_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.016   0.032    0.146  
  FE_OCPC1551_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.013   0.027    0.173  
  FE_OCPC2416_reg_pc_6/Z  -      A->Z    R     BUF_X1          2  0.010   0.027    0.199  
  FE_OCPC2497_reg_pc_6/Z  -      A->Z    R     BUF_X2          2  0.011   0.024    0.223  
  add_1312_30_g7006/ZN    -      B->ZN   R     XNOR2_X1        1  0.009   0.044    0.267  
  g158117/ZN              -      A1->ZN  F     NAND2_X1        1  0.028   0.028    0.295  
  g183571/ZN              -      A1->ZN  R     NAND2_X4        5  0.016   0.039    0.334  
  FE_OCPC1322_n_34914/ZN  -      A->ZN   F     INV_X2          4  0.028   0.016    0.351  
  g150783/ZN              -      B1->ZN  R     OAI21_X1        1  0.011   0.025    0.376  
  cpuregs_reg[6][6]/D     -      D       R     DFF_X1          1  0.017   0.000    0.376  
#---------------------------------------------------------------------------------------
Path 1520: VIOLATED (-0.193 ns) Setup Check with Pin instr_sltiu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sltiu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.094       -0.004

              Setup:-    0.030
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.261
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.015    0.232  
  g156933/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.025    0.257  
  instr_sltiu_reg/D       -      D       R     DFF_X1          1  0.017   0.000    0.257  
#---------------------------------------------------------------------------------------
Path 1521: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[6][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.030
      Required Time:=    0.147
       Launch Clock:=   -0.005
          Data Path:+    0.346
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g5/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.025    0.280  
  FE_OCPC2205_n_35171/ZN  -      A->ZN   R     INV_X16         5  0.014   0.019    0.299  
  FE_OCPC2206_n_35171/ZN  -      A->ZN   F     INV_X4          5  0.012   0.012    0.311  
  g150780/ZN              -      B2->ZN  R     OAI21_X1        1  0.006   0.029    0.341  
  cpuregs_reg[6][3]/D     -      D       R     DFF_X1          1  0.017   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 1522: VIOLATED (-0.193 ns) Setup Check with Pin cpuregs_reg[1][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.121 (P)
            Arrival:=    0.178        0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=    0.003
          Data Path:+    0.337
              Slack:=   -0.193

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.019    0.315  
  g173626/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.341  
  cpuregs_reg[1][4]/D     -      D       R     DFF_X1          1  0.017   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 1523: VIOLATED (-0.193 ns) Setup Check with Pin reg_pc_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.289
              Slack:=   -0.193

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.026    0.115  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X16        17  0.015   0.032    0.147  
  FE_OCPC816_FE_OFN35803_n/Z        -      A->Z    R     BUF_X16        12  0.021   0.031    0.178  
  g171315/ZN                        -      A1->ZN  F     NAND2_X4        1  0.012   0.013    0.191  
  g167501/ZN                        -      A1->ZN  R     NAND2_X4        2  0.007   0.018    0.209  
  g166742/ZN                        -      A2->ZN  F     NAND2_X4        3  0.013   0.019    0.229  
  FE_RC_1051_0/ZN                   -      A2->ZN  F     AND2_X1         1  0.010   0.032    0.261  
  g180445/ZN                        -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.285  
  reg_pc_reg[20]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.285  
#-------------------------------------------------------------------------------------------------
Path 1524: VIOLATED (-0.192 ns) Setup Check with Pin cpuregs_reg[6][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.025
      Required Time:=    0.153
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.192

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g5/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.025    0.280  
  FE_OCPC2205_n_35171/ZN  -      A->ZN   R     INV_X16         5  0.014   0.019    0.299  
  FE_OCPC2207_n_35171/ZN  -      A->ZN   F     INV_X4          9  0.012   0.014    0.313  
  g152404/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.327  
  g168014/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.345  
  cpuregs_reg[6][0]/D     -      D       F     DFF_X1          1  0.011   0.000    0.345  
#---------------------------------------------------------------------------------------
Path 1525: VIOLATED (-0.192 ns) Setup Check with Pin instr_sra_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sra_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.260
              Slack:=   -0.192

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  decoder_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN                  -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN             -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  FE_OCPC2195_FE_OFN36383_n_31840/Z  -      A->Z    R     BUF_X4          3  0.016   0.029    0.187  
  g174619/ZN                         -      A1->ZN  F     NAND2_X4        4  0.012   0.015    0.202  
  FE_OCPC1875_n_25387/Z              -      A->Z    F     BUF_X1          1  0.008   0.026    0.228  
  FE_RC_1861_0/ZN                    -      B2->ZN  R     OAI21_X1        1  0.006   0.028    0.256  
  instr_sra_reg/D                    -      D       R     DFF_X1          1  0.017   0.000    0.256  
#--------------------------------------------------------------------------------------------------
Path 1526: VIOLATED (-0.191 ns) Setup Check with Pin reg_pc_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (F) reg_pc_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.113 (P)
            Arrival:=    0.103       -0.004

              Setup:-    0.023
      Required Time:=    0.079
       Launch Clock:=   -0.004
          Data Path:+    0.275
              Slack:=   -0.191

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.041    0.128  
  FE_OCPC772_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X4          9  0.030   0.026    0.154  
  g171325/ZN                        -      A1->ZN  R     NAND2_X4        1  0.015   0.017    0.171  
  g167607/ZN                        -      A2->ZN  F     NAND2_X4        2  0.010   0.017    0.188  
  g178841/ZN                        -      A1->ZN  R     NAND2_X4        2  0.009   0.015    0.203  
  g178840/ZN                        -      A1->ZN  F     NAND2_X4        3  0.010   0.014    0.217  
  FE_OCPC1581_n_29784/Z             -      A->Z    F     BUF_X1          1  0.008   0.027    0.245  
  g183032/ZN                        -      A1->ZN  R     NAND2_X1        1  0.006   0.013    0.258  
  g177557/ZN                        -      A1->ZN  F     NAND2_X1        1  0.012   0.012    0.270  
  reg_pc_reg[2]/D                   -      D       F     DFF_X1          1  0.007   0.000    0.270  
#-------------------------------------------------------------------------------------------------
Path 1527: VIOLATED (-0.191 ns) Setup Check with Pin reg_pc_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.114 (P)
            Arrival:=    0.122       -0.003

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.003
          Data Path:+    0.286
              Slack:=   -0.191

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_store_reg/CK              -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q               -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  g167268/ZN                        -      A2->ZN  R     NAND2_X4        2  0.019   0.035    0.125  
  FE_OCPC845_n_17615/ZN             -      A->ZN   F     INV_X8          5  0.020   0.019    0.144  
  FE_OCPC2306_FE_DBTN14_n_17615/Z   -      A->Z    F     BUF_X8          1  0.010   0.025    0.169  
  FE_OCPC2204_FE_DBTN14_n_17615/ZN  -      A->ZN   R     INV_X8         13  0.005   0.030    0.200  
  g166293/ZN                        -      A1->ZN  F     NAND2_X2        1  0.023   0.020    0.220  
  g166291/ZN                        -      A2->ZN  R     NAND2_X4        3  0.011   0.023    0.243  
  g166297/ZN                        -      A->ZN   F     INV_X1          2  0.014   0.015    0.258  
  g172711/ZN                        -      B1->ZN  R     OAI21_X1        1  0.008   0.025    0.282  
  reg_pc_reg[22]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.282  
#-------------------------------------------------------------------------------------------------
Path 1528: VIOLATED (-0.190 ns) Setup Check with Pin instr_ori_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_ori_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.260
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.015    0.232  
  FE_RC_1862_0/ZN         -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.256  
  instr_ori_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1529: VIOLATED (-0.190 ns) Setup Check with Pin reg_pc_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.287
              Slack:=   -0.190

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  R     DFF_X1          1  0.073   0.094    0.089  
  FE_OFC309_n_8148/ZN               -      A->ZN   F     INV_X4          5  0.020   0.026    0.115  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   R     INV_X16        17  0.015   0.032    0.147  
  FE_OCPC816_FE_OFN35803_n/Z        -      A->Z    R     BUF_X16        12  0.021   0.031    0.178  
  g171316/ZN                        -      A1->ZN  F     NAND2_X4        1  0.012   0.013    0.191  
  g166743/ZN                        -      A2->ZN  R     NAND2_X4        2  0.007   0.021    0.212  
  g77727__9906/ZN                   -      A1->ZN  F     NAND2_X4        3  0.012   0.016    0.228  
  FE_RC_1100_0/ZN                   -      A2->ZN  F     AND2_X1         1  0.009   0.031    0.259  
  g172697/ZN                        -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.282  
  reg_pc_reg[21]/D                  -      D       R     DFF_X1          1  0.017   0.000    0.282  
#-------------------------------------------------------------------------------------------------
Path 1530: VIOLATED (-0.190 ns) Setup Check with Pin instr_slti_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_slti_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.260
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1765_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.025    0.158  
  g168565/ZN              -      A1->ZN  F     NAND2_X4        2  0.016   0.016    0.174  
  FE_OCPC1895_n_18962/Z   -      A->Z    F     BUF_X2          2  0.009   0.030    0.204  
  FE_OCPC2238_n_1356/ZN   -      A->ZN   R     INV_X4          1  0.008   0.013    0.217  
  g158026/ZN              -      A1->ZN  F     NAND2_X4        6  0.007   0.015    0.232  
  g171558/ZN              -      B1->ZN  R     OAI21_X1        1  0.009   0.024    0.256  
  instr_slti_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.256  
#---------------------------------------------------------------------------------------
Path 1531: VIOLATED (-0.190 ns) Setup Check with Pin cpuregs_reg[6][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[6][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.113 (P)
            Arrival:=    0.178       -0.005

              Setup:-    0.024
      Required Time:=    0.154
       Launch Clock:=   -0.005
          Data Path:+    0.349
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN         -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN              -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN              -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN              -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN              -      A->ZN   R     INV_X16        16  0.014   0.027    0.254  
  g5/ZN                   -      A1->ZN  F     NAND2_X4        1  0.017   0.025    0.280  
  FE_OCPC2205_n_35171/ZN  -      A->ZN   R     INV_X16         5  0.014   0.019    0.299  
  FE_OCPC2207_n_35171/ZN  -      A->ZN   F     INV_X4          9  0.012   0.015    0.313  
  g152406/ZN              -      A1->ZN  R     NAND2_X1        1  0.007   0.014    0.327  
  g151485/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.344  
  cpuregs_reg[6][2]/D     -      D       F     DFF_X1          1  0.010   0.000    0.344  
#---------------------------------------------------------------------------------------
Path 1532: VIOLATED (-0.190 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.071
      Required Time:=    0.025
       Launch Clock:=   -0.011
          Data Path:+    0.226
              Slack:=   -0.190

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN    -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_OCPC1817_n_939/Z     -      A->Z    F     BUF_X4          4  0.007   0.026    0.216  
  mem_rdata_q_reg[11]/SE  -      SE      F     SDFF_X1         4  0.006   0.000    0.216  
#---------------------------------------------------------------------------------------
Path 1533: VIOLATED (-0.190 ns) Setup Check with Pin reg_pc_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_stalu_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.113 (P)
            Arrival:=    0.122       -0.004

              Setup:-    0.030
      Required Time:=    0.092
       Launch Clock:=   -0.004
          Data Path:+    0.286
              Slack:=   -0.190

#-------------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  latched_stalu_reg/CK              -      CK      R     (arrival)      63  0.073       -   -0.004  
  latched_stalu_reg/QN              -      CK->QN  F     DFF_X1          1  0.073   0.091    0.087  
  FE_OFC309_n_8148/ZN               -      A->ZN   R     INV_X4          5  0.017   0.043    0.131  
  FE_OCPC773_FE_OFN19602_n_8148/ZN  -      A->ZN   F     INV_X16        17  0.030   0.023    0.154  
  g77761__162024/ZN                 -      B1->ZN  R     OAI21_X2        3  0.015   0.048    0.201  
  g77722__162023/ZN                 -      A1->ZN  F     NAND2_X2        1  0.034   0.022    0.224  
  g77713__161327/ZN                 -      A1->ZN  R     NAND2_X4        3  0.014   0.024    0.247  
  g159622/ZN                        -      A->ZN   F     INV_X1          1  0.015   0.010    0.258  
  g180448/ZN                        -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.282  
  reg_pc_reg[26]/D                  -      D       R     DFF_X1          1  0.018   0.000    0.282  
#-------------------------------------------------------------------------------------------------
Path 1534: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[24][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.031
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.189

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.054    0.311  
  FE_OFC697_n_20837/ZN  -      A->ZN   F     INV_X2         10  0.031   0.026    0.337  
  g151235/ZN            -      B2->ZN  R     OAI21_X1        1  0.015   0.033    0.370  
  cpuregs_reg[24][4]/D  -      D       R     DFF_X1          1  0.018   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1535: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[15][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[15][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.025
      Required Time:=    0.188
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g169155/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.036    0.288  
  FE_OCPC2108_n_19592/ZN  -      A->ZN   R     INV_X8          5  0.022   0.029    0.317  
  FE_OCPC2109_n_19592/ZN  -      A->ZN   F     INV_X2          5  0.018   0.025    0.342  
  g151631/ZN              -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.360  
  g151119/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.377  
  cpuregs_reg[15][8]/D    -      D       F     DFF_X1          1  0.010   0.000    0.377  
#---------------------------------------------------------------------------------------
Path 1536: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[24][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.375
              Slack:=   -0.189

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.054    0.311  
  FE_OFC697_n_20837/ZN  -      A->ZN   F     INV_X2         10  0.031   0.027    0.338  
  g151515/ZN            -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.370  
  cpuregs_reg[24][2]/D  -      D       R     DFF_X1          1  0.017   0.000    0.370  
#-------------------------------------------------------------------------------------
Path 1537: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[1][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[1][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.202 (P)    0.121 (P)
            Arrival:=    0.184        0.003

              Setup:-    0.030
      Required Time:=    0.154
       Launch Clock:=    0.003
          Data Path:+    0.339
              Slack:=   -0.189

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7036/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.211  
  add_1312_30_g172322/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.239  
  g158475/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.025    0.264  
  g183535/ZN              -      A1->ZN  R     NAND2_X4        3  0.015   0.032    0.297  
  FE_OCPC2160_n_34878/ZN  -      A->ZN   F     INV_X8         19  0.022   0.019    0.316  
  g173624/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.342  
  cpuregs_reg[1][5]/D     -      D       R     DFF_X1          1  0.017   0.000    0.342  
#---------------------------------------------------------------------------------------
Path 1538: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[24][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.189

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.054    0.311  
  FE_OFC697_n_20837/ZN  -      A->ZN   F     INV_X2         10  0.031   0.027    0.338  
  g151751/ZN            -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.355  
  g168026/ZN            -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.373  
  cpuregs_reg[24][0]/D  -      D       F     DFF_X1          1  0.011   0.000    0.373  
#-------------------------------------------------------------------------------------
Path 1539: VIOLATED (-0.189 ns) Setup Check with Pin cpuregs_reg[27][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=   -0.005
          Data Path:+    0.382
              Slack:=   -0.189

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1714_n_20545/ZN           -      A->ZN   R     INV_X4          1  0.022   0.033    0.323  
  FE_OCPC1705_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X16        46  0.019   0.020    0.343  
  g152453/ZN                       -      A1->ZN  R     NAND2_X1        1  0.013   0.016    0.360  
  g151487/ZN                       -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.377  
  cpuregs_reg[27][2]/D             -      D       F     DFF_X1          1  0.010   0.000    0.377  
#------------------------------------------------------------------------------------------------
Path 1540: VIOLATED (-0.188 ns) Setup Check with Pin cpuregs_reg[12][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[12][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.203 (P)    0.121 (P)
            Arrival:=    0.185        0.003

              Setup:-    0.030
      Required Time:=    0.155
       Launch Clock:=    0.003
          Data Path:+    0.340
              Slack:=   -0.188

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7036/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.211  
  add_1312_30_g172322/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.239  
  g158475/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.025    0.264  
  g183535/ZN              -      A1->ZN  R     NAND2_X4        3  0.015   0.032    0.297  
  FE_OCPC2160_n_34878/ZN  -      A->ZN   F     INV_X8         19  0.022   0.021    0.317  
  g151446/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.025    0.343  
  cpuregs_reg[12][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 1541: VIOLATED (-0.187 ns) Setup Check with Pin mem_rdata_q_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.037
      Required Time:=    0.059
       Launch Clock:=   -0.011
          Data Path:+    0.257
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN  -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g157528/ZN            -      B1->ZN  R     OAI21_X2        3  0.007   0.057    0.246  
  mem_rdata_q_reg[3]/D  -      D       R     DFF_X1          3  0.047   0.000    0.246  
#-------------------------------------------------------------------------------------
Path 1542: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[9][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC2444_n_5626/Z    -      A->Z    R     BUF_X2          1  0.020   0.029    0.324  
  FE_OCPC1723_n_5626/ZN   -      A->ZN   F     INV_X4          9  0.011   0.017    0.341  
  g152883/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.357  
  g152585/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.375  
  cpuregs_reg[9][8]/D     -      D       F     DFF_X1          1  0.012   0.000    0.375  
#---------------------------------------------------------------------------------------
Path 1543: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[24][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[24][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.005
          Data Path:+    0.374
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.054    0.311  
  FE_OFC697_n_20837/ZN  -      A->ZN   F     INV_X2         10  0.031   0.026    0.337  
  g151234/ZN            -      B2->ZN  R     OAI21_X1        1  0.015   0.032    0.369  
  cpuregs_reg[24][3]/D  -      D       R     DFF_X1          1  0.016   0.000    0.369  
#-------------------------------------------------------------------------------------
Path 1544: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[30][12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.026
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.370
              Slack:=   -0.187

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  g185046/ZN                         -      B1->ZN  F     AOI21_X1        1  0.012   0.015    0.254  
  g185045/ZN                         -      A->ZN   R     INV_X1          1  0.010   0.017    0.271  
  g185044/ZN                         -      A1->ZN  F     NAND2_X2        2  0.010   0.018    0.289  
  g182377/ZN                         -      B1->ZN  R     AOI21_X1        1  0.010   0.036    0.325  
  FE_OCPC1293_n_33543/Z              -      A->Z    R     BUF_X4          4  0.031   0.034    0.359  
  g182378/ZN                         -      B1->ZN  F     OAI21_X1        1  0.013   0.014    0.373  
  cpuregs_reg[30][12]/D              -      D       F     DFF_X1          1  0.012   0.000    0.373  
#--------------------------------------------------------------------------------------------------
Path 1545: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[9][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.033    0.247  
  g153126/ZN              -      A1->ZN  R     AND2_X4         3  0.023   0.048    0.295  
  FE_OCPC2444_n_5626/Z    -      A->Z    R     BUF_X2          1  0.020   0.029    0.324  
  FE_OCPC1723_n_5626/ZN   -      A->ZN   F     INV_X4          9  0.011   0.017    0.341  
  g152730/ZN              -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.357  
  g152581/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.374  
  cpuregs_reg[9][5]/D     -      D       F     DFF_X1          1  0.012   0.000    0.374  
#---------------------------------------------------------------------------------------
Path 1546: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[24][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[24][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=   -0.005
          Data Path:+    0.377
              Slack:=   -0.187

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g170347/ZN            -      A1->ZN  R     AND2_X4         4  0.018   0.054    0.311  
  FE_OFC697_n_20837/ZN  -      A->ZN   F     INV_X2         10  0.031   0.027    0.338  
  g151752/ZN            -      A1->ZN  R     NAND2_X1        1  0.015   0.018    0.355  
  g151233/ZN            -      A->ZN   F     OAI21_X1        1  0.009   0.017    0.373  
  cpuregs_reg[24][1]/D  -      D       F     DFF_X1          1  0.011   0.000    0.373  
#-------------------------------------------------------------------------------------
Path 1547: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[27][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.025
      Required Time:=    0.188
       Launch Clock:=   -0.005
          Data Path:+    0.379
              Slack:=   -0.187

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1714_n_20545/ZN           -      A->ZN   R     INV_X4          1  0.022   0.033    0.323  
  FE_OCPC1705_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X16        46  0.019   0.018    0.341  
  g152455/ZN                       -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.357  
  g150823/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.374  
  cpuregs_reg[27][3]/D             -      D       F     DFF_X1          1  0.011   0.000    0.374  
#------------------------------------------------------------------------------------------------
Path 1548: VIOLATED (-0.187 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.071
      Required Time:=    0.029
       Launch Clock:=   -0.011
          Data Path:+    0.226
              Slack:=   -0.187

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  mem_valid_reg/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q         -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN              -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z     -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN    -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_OCPC1817_n_939/Z     -      A->Z    F     BUF_X4          4  0.007   0.026    0.216  
  mem_rdata_q_reg[10]/SE  -      SE      F     SDFF_X1         4  0.006   0.000    0.216  
#---------------------------------------------------------------------------------------
Path 1549: VIOLATED (-0.187 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.071
      Required Time:=    0.029
       Launch Clock:=   -0.011
          Data Path:+    0.226
              Slack:=   -0.187

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN   -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_OCPC1817_n_939/Z    -      A->Z    F     BUF_X4          4  0.007   0.026    0.216  
  mem_rdata_q_reg[9]/SE  -      SE      F     SDFF_X1         4  0.006   0.000    0.216  
#--------------------------------------------------------------------------------------
Path 1550: VIOLATED (-0.187 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.107 (P)
            Arrival:=    0.100       -0.011

              Setup:-    0.071
      Required Time:=    0.029
       Launch Clock:=   -0.011
          Data Path:+    0.226
              Slack:=   -0.187

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN   -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  FE_OCPC1817_n_939/Z    -      A->Z    F     BUF_X4          4  0.007   0.026    0.216  
  mem_rdata_q_reg[8]/SE  -      SE      F     SDFF_X1         4  0.006   0.000    0.216  
#--------------------------------------------------------------------------------------
Path 1551: VIOLATED (-0.187 ns) Setup Check with Pin cpuregs_reg[26][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.187

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.305  
  FE_OCPC1672_n_5869/Z   -      A->Z    R     BUF_X8          2  0.013   0.027    0.332  
  FE_OCPC1121_n_5869/ZN  -      A->ZN   F     INV_X8          8  0.010   0.012    0.344  
  g168028/ZN             -      B1->ZN  R     OAI21_X1        1  0.007   0.024    0.368  
  cpuregs_reg[26][0]/D   -      D       R     DFF_X1          1  0.016   0.000    0.368  
#--------------------------------------------------------------------------------------
Path 1552: VIOLATED (-0.186 ns) Setup Check with Pin cpuregs_reg[11][10]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][10]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.211        0.003

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=    0.003
          Data Path:+    0.370
              Slack:=   -0.186

#--------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                             (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK                   -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q                    -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z             -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN             -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN                     -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  FE_OCPC1049_add_1312_30_n_8264/ZN  -      A->ZN   R     INV_X4          8  0.014   0.022    0.239  
  add_1312_30_g7010/ZN               -      A1->ZN  F     NAND2_X1        1  0.012   0.019    0.258  
  add_1312_30_g179688/ZN             -      A->ZN   F     XNOR2_X2        2  0.011   0.039    0.297  
  g179686/ZN                         -      B1->ZN  R     AOI21_X2        1  0.014   0.030    0.327  
  FE_OCPC1728_n_30761/Z              -      A->Z    R     BUF_X4          4  0.023   0.032    0.359  
  g179691/ZN                         -      B1->ZN  F     OAI21_X1        1  0.012   0.014    0.373  
  cpuregs_reg[11][10]/D              -      D       F     DFF_X1          1  0.010   0.000    0.373  
#--------------------------------------------------------------------------------------------------
Path 1553: VIOLATED (-0.185 ns) Setup Check with Pin instr_bne_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bne_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.032
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.252
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.221  
  g178194/ZN              -      A1->ZN  R     OAI22_X1        1  0.013   0.027    0.248  
  instr_bne_reg/D         -      D       R     DFF_X2          1  0.027   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1554: VIOLATED (-0.185 ns) Setup Check with Pin mem_rdata_q_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.097       -0.011

              Setup:-    0.032
      Required Time:=    0.064
       Launch Clock:=   -0.011
          Data Path:+    0.259
              Slack:=   -0.185

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z   -      A->Z    R     BUF_X16        21  0.020   0.031    0.209  
  g157679/ZN            -      A1->ZN  F     NAND2_X4        1  0.015   0.017    0.225  
  g183140/ZN            -      A->ZN   R     OAI21_X4        6  0.008   0.024    0.249  
  mem_rdata_q_reg[5]/D  -      D       R     DFF_X1          6  0.025   0.000    0.249  
#-------------------------------------------------------------------------------------
Path 1555: VIOLATED (-0.185 ns) Setup Check with Pin instr_bgeu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bgeu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.253
              Slack:=   -0.185

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.222  
  g156937/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.249  
  instr_bgeu_reg/D        -      D       R     DFF_X1          1  0.018   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1556: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[26][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.376
              Slack:=   -0.184

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.306  
  FE_OCPC1673_n_5869/ZN  -      A->ZN   F     INV_X4         23  0.013   0.024    0.330  
  g151818/ZN             -      A1->ZN  R     NAND2_X1        1  0.020   0.024    0.354  
  g151295/ZN             -      A->ZN   F     OAI21_X2        1  0.013   0.017    0.371  
  cpuregs_reg[26][3]/D   -      D       F     DFF_X1          1  0.011   0.000    0.371  
#--------------------------------------------------------------------------------------
Path 1557: VIOLATED (-0.184 ns) Setup Check with Pin instr_beq_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_beq_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.031
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.253
              Slack:=   -0.184

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.222  
  g156924/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.028    0.249  
  instr_beq_reg/D         -      D       R     DFF_X1          1  0.018   0.000    0.249  
#---------------------------------------------------------------------------------------
Path 1558: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[6][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.117 (P)
            Arrival:=    0.213       -0.001

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.001
          Data Path:+    0.367
              Slack:=   -0.184

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  R     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   F     INV_X2          4  0.014   0.016    0.100  
  g158242/ZN                 -      A2->ZN  R     NOR2_X4         4  0.009   0.032    0.132  
  g157452/ZN                 -      A1->ZN  F     NAND3_X4        3  0.019   0.025    0.157  
  g171586/ZN                 -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.178  
  g163978/ZN                 -      A->ZN   F     INV_X2          1  0.012   0.011    0.189  
  g163977/ZN                 -      A2->ZN  R     NAND2_X4        1  0.006   0.027    0.216  
  g185165/ZN                 -      A->ZN   F     INV_X16        16  0.020   0.018    0.234  
  g5/ZN                      -      A1->ZN  R     NAND2_X4        1  0.012   0.028    0.262  
  FE_OCPC2205_n_35171/ZN     -      A->ZN   F     INV_X16         5  0.020   0.012    0.274  
  FE_OCPC2211_n_35171/ZN     -      A->ZN   R     INV_X2         15  0.009   0.052    0.326  
  g152409/ZN                 -      A1->ZN  F     NAND2_X1        1  0.043   0.019    0.345  
  g150782/ZN                 -      A->ZN   R     OAI21_X1        1  0.014   0.021    0.367  
  cpuregs_reg[6][5]/D        -      D       R     DFF_X1          1  0.016   0.000    0.367  
#------------------------------------------------------------------------------------------
Path 1559: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[6][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_rd_reg[4]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[6][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.117 (P)
            Arrival:=    0.213       -0.001

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.001
          Data Path:+    0.367
              Slack:=   -0.184

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  latched_rd_reg[4]/CK       -      CK      R     (arrival)      68  0.073       -   -0.001  
  latched_rd_reg[4]/QN       -      CK->QN  R     DFF_X1          1  0.073   0.085    0.084  
  FE_OFC355_latched_rd_4/ZN  -      A->ZN   F     INV_X2          4  0.014   0.016    0.100  
  g158242/ZN                 -      A2->ZN  R     NOR2_X4         4  0.009   0.032    0.132  
  g157452/ZN                 -      A1->ZN  F     NAND3_X4        3  0.019   0.025    0.157  
  g171586/ZN                 -      A2->ZN  R     NAND3_X2        1  0.014   0.021    0.178  
  g163978/ZN                 -      A->ZN   F     INV_X2          1  0.012   0.011    0.189  
  g163977/ZN                 -      A2->ZN  R     NAND2_X4        1  0.006   0.027    0.216  
  g185165/ZN                 -      A->ZN   F     INV_X16        16  0.020   0.018    0.234  
  g5/ZN                      -      A1->ZN  R     NAND2_X4        1  0.012   0.028    0.262  
  FE_OCPC2205_n_35171/ZN     -      A->ZN   F     INV_X16         5  0.020   0.012    0.274  
  FE_OCPC2211_n_35171/ZN     -      A->ZN   R     INV_X2         15  0.009   0.052    0.327  
  g152412/ZN                 -      A1->ZN  F     NAND2_X1        1  0.043   0.018    0.345  
  g150787/ZN                 -      A->ZN   R     OAI21_X1        1  0.014   0.022    0.366  
  cpuregs_reg[6][8]/D        -      D       R     DFF_X1          1  0.017   0.000    0.366  
#------------------------------------------------------------------------------------------
Path 1560: VIOLATED (-0.184 ns) Setup Check with Pin cpuregs_reg[8][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.005
          Data Path:+    0.371
              Slack:=   -0.184

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.027    0.297  
  FE_OCPC1096_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X8         14  0.020   0.018    0.315  
  FE_OCPC2369_FE_OFN35832_n/Z   -      A->Z    F     BUF_X4          3  0.011   0.027    0.342  
  g150432__2683/ZN              -      B1->ZN  R     OAI21_X1        1  0.006   0.024    0.366  
  cpuregs_reg[8][8]/D           -      D       R     DFF_X1          1  0.017   0.000    0.366  
#---------------------------------------------------------------------------------------------
Path 1561: VIOLATED (-0.183 ns) Setup Check with Pin mem_rdata_q_reg[15]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[15]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.262
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z    -      A->Z    R     BUF_X16        21  0.020   0.039    0.216  
  g157686/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.016    0.232  
  g157409/ZN             -      A->ZN   R     OAI21_X1        1  0.009   0.019    0.251  
  mem_rdata_q_reg[15]/D  -      D       R     DFF_X1          1  0.018   0.000    0.251  
#--------------------------------------------------------------------------------------
Path 1562: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[8][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[8][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=   -0.005
          Data Path:+    0.370
              Slack:=   -0.183

#---------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK           -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN           -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                    -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN               -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN                    -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN                    -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN                    -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN                    -      A->ZN   R     INV_X16        16  0.014   0.024    0.252  
  g169611/ZN                    -      A1->ZN  F     NAND2_X4        1  0.017   0.018    0.270  
  FE_OFC344_n_20051/ZN          -      A->ZN   R     INV_X8          5  0.010   0.027    0.297  
  FE_OCPC1096_FE_OFN35831_n/ZN  -      A->ZN   F     INV_X8         14  0.020   0.018    0.315  
  FE_OCPC2369_FE_OFN35832_n/Z   -      A->Z    F     BUF_X4          3  0.011   0.027    0.342  
  g150872/ZN                    -      B1->ZN  R     OAI21_X1        1  0.006   0.023    0.366  
  cpuregs_reg[8][5]/D           -      D       R     DFF_X1          1  0.016   0.000    0.366  
#---------------------------------------------------------------------------------------------
Path 1563: VIOLATED (-0.183 ns) Setup Check with Pin cpuregs_reg[26][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.031
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.369
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.306  
  FE_OCPC1673_n_5869/ZN  -      A->ZN   F     INV_X4         23  0.013   0.024    0.330  
  g151294/ZN             -      B2->ZN  R     OAI21_X1        1  0.020   0.034    0.364  
  cpuregs_reg[26][1]/D   -      D       R     DFF_X1          1  0.017   0.000    0.364  
#--------------------------------------------------------------------------------------
Path 1564: VIOLATED (-0.183 ns) Setup Check with Pin mem_rdata_q_reg[17]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[17]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.261
              Slack:=   -0.183

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z    -      A->Z    R     BUF_X16        21  0.020   0.039    0.216  
  g157676/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.231  
  g157406/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.250  
  mem_rdata_q_reg[17]/D  -      D       R     DFF_X1          1  0.017   0.000    0.250  
#--------------------------------------------------------------------------------------
Path 1565: VIOLATED (-0.182 ns) Setup Check with Pin instr_blt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_blt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.252
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.222  
  g178773/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.248  
  instr_blt_reg/D         -      D       R     DFF_X1          1  0.017   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1566: VIOLATED (-0.182 ns) Setup Check with Pin instr_bge_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bge_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.251
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.222  
  g172944/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.248  
  instr_bge_reg/D         -      D       R     DFF_X1          1  0.016   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1567: VIOLATED (-0.182 ns) Setup Check with Pin instr_bltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_bltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.065
       Launch Clock:=   -0.004
          Data Path:+    0.251
              Slack:=   -0.182

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180811/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.019    0.177  
  g158059/ZN              -      A->ZN   R     INV_X1          1  0.012   0.022    0.199  
  g158027/ZN              -      A1->ZN  F     NAND2_X2        6  0.013   0.023    0.222  
  g175527/ZN              -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.248  
  instr_bltu_reg/D        -      D       R     DFF_X1          1  0.016   0.000    0.248  
#---------------------------------------------------------------------------------------
Path 1568: VIOLATED (-0.182 ns) Setup Check with Pin mem_rdata_q_reg[16]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[16]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.260
              Slack:=   -0.182

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z    -      A->Z    R     BUF_X16        21  0.020   0.039    0.216  
  g157683/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.231  
  g157412/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.250  
  mem_rdata_q_reg[16]/D  -      D       R     DFF_X1          1  0.016   0.000    0.250  
#--------------------------------------------------------------------------------------
Path 1569: VIOLATED (-0.182 ns) Setup Check with Pin mem_rdata_q_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.107 (P)
            Arrival:=    0.098       -0.011

              Setup:-    0.030
      Required Time:=    0.068
       Launch Clock:=   -0.011
          Data Path:+    0.260
              Slack:=   -0.182

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.039    0.177  
  FE_OCPC1816_n_939/Z    -      A->Z    R     BUF_X16        21  0.020   0.039    0.216  
  g157684/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.231  
  g157414/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.250  
  mem_rdata_q_reg[18]/D  -      D       R     DFF_X2          1  0.017   0.000    0.250  
#--------------------------------------------------------------------------------------
Path 1570: VIOLATED (-0.181 ns) Setup Check with Pin cpuregs_reg[26][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[26][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.027
      Required Time:=    0.186
       Launch Clock:=   -0.005
          Data Path:+    0.372
              Slack:=   -0.181

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.306  
  FE_OCPC1673_n_5869/ZN  -      A->ZN   F     INV_X4         23  0.013   0.024    0.330  
  g151817/ZN             -      A1->ZN  R     NAND2_X1        1  0.020   0.020    0.350  
  g151519/ZN             -      A->ZN   F     OAI21_X1        1  0.011   0.017    0.367  
  cpuregs_reg[26][2]/D   -      D       F     DFF_X1          1  0.015   0.000    0.367  
#--------------------------------------------------------------------------------------
Path 1571: VIOLATED (-0.181 ns) Setup Check with Pin mem_rdata_q_reg[12]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[12]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.107 (P)
            Arrival:=    0.094       -0.011

              Setup:-    0.037
      Required Time:=    0.057
       Launch Clock:=   -0.011
          Data Path:+    0.249
              Slack:=   -0.181

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN   -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g175609/ZN             -      A1->ZN  R     OAI22_X2        3  0.007   0.049    0.238  
  mem_rdata_q_reg[12]/D  -      D       R     DFF_X1          3  0.050   0.000    0.238  
#--------------------------------------------------------------------------------------
Path 1572: VIOLATED (-0.181 ns) Setup Check with Pin mem_rdata_q_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.011
          Data Path:+    0.257
              Slack:=   -0.181

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  FE_OCPC1814_n_939/Z   -      A->Z    R     BUF_X8         10  0.020   0.036    0.213  
  g157681/ZN            -      A1->ZN  F     NAND2_X1        1  0.016   0.015    0.228  
  g157411/ZN            -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.247  
  mem_rdata_q_reg[7]/D  -      D       R     DFF_X1          1  0.017   0.000    0.247  
#-------------------------------------------------------------------------------------
Path 1573: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[27][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[27][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.024
      Required Time:=    0.188
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.180

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  g1/ZN                            -      A1->ZN  F     NAND3_X2        2  0.024   0.036    0.289  
  FE_OCPC1715_n_20545/ZN           -      A->ZN   R     INV_X4          3  0.022   0.029    0.318  
  FE_OCPC1704_FE_OFN15_n_20545/ZN  -      A->ZN   F     INV_X8         14  0.016   0.018    0.336  
  g152456/ZN                       -      A1->ZN  R     NAND2_X1        1  0.010   0.015    0.351  
  g150824/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.368  
  cpuregs_reg[27][4]/D             -      D       F     DFF_X1          1  0.010   0.000    0.368  
#------------------------------------------------------------------------------------------------
Path 1574: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[26][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[26][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.005
          Data Path:+    0.367
              Slack:=   -0.180

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK    -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN             -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN         -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN        -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN             -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN             -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN             -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN             -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  FE_RC_1565_0/ZN        -      A1->ZN  F     NAND3_X4        1  0.018   0.025    0.282  
  FE_RC_1566_0/ZN        -      A->ZN   R     INV_X8          4  0.014   0.024    0.306  
  FE_OCPC1673_n_5869/ZN  -      A->ZN   F     INV_X4         23  0.013   0.023    0.328  
  g151296/ZN             -      B2->ZN  R     OAI21_X1        1  0.019   0.034    0.362  
  cpuregs_reg[26][4]/D   -      D       R     DFF_X1          1  0.017   0.000    0.362  
#--------------------------------------------------------------------------------------
Path 1575: VIOLATED (-0.180 ns) Setup Check with Pin cpuregs_reg[5][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[5][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.025
      Required Time:=    0.188
       Launch Clock:=   -0.005
          Data Path:+    0.373
              Slack:=   -0.180

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK                 -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN                 -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                          -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                      -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                     -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                     -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN              -      A->ZN   R     INV_X8         16  0.020   0.039    0.253  
  FE_RC_1647_0/ZN                     -      A1->ZN  F     NAND3_X4        1  0.024   0.031    0.284  
  FE_OCPC1183_n_19601/ZN              -      A->ZN   R     INV_X8          7  0.017   0.030    0.314  
  FE_OCPC2404_FE_OFN36387_n_19601/ZN  -      A->ZN   F     INV_X2          6  0.017   0.020    0.334  
  g152337/ZN                          -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.350  
  g150714__6877/ZN                    -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.368  
  cpuregs_reg[5][8]/D                 -      D       F     DFF_X1          1  0.010   0.000    0.368  
#---------------------------------------------------------------------------------------------------
Path 1576: VIOLATED (-0.179 ns) Setup Check with Pin is_lui_auipc_jal_jalr_addi_add_sub_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_pseudo_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lui_auipc_jal_jalr_addi_add_sub_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.030
      Required Time:=    0.059
       Launch Clock:=   -0.004
          Data Path:+    0.242
              Slack:=   -0.179

#---------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                    (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------
  decoder_pseudo_trigger_reg/CK             -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_pseudo_trigger_reg/Q              -      CK->Q   R     DFF_X1          1  0.073   0.106    0.102  
  g173313/ZN                                -      A->ZN   F     INV_X2          1  0.012   0.011    0.113  
  g78228__180740/ZN                         -      A1->ZN  R     NAND2_X4        4  0.006   0.020    0.133  
  FE_OCPC1764_n_31840/ZN                    -      A->ZN   F     INV_X8         11  0.015   0.016    0.149  
  FE_OCPC2195_FE_OFN36383_n_31840/Z         -      A->Z    F     BUF_X4          3  0.009   0.029    0.178  
  FE_OCPC1860_FE_OFN32_n_31840/ZN           -      A->ZN   R     INV_X4          8  0.007   0.021    0.198  
  g2__173314/ZN                             -      A2->ZN  R     AND2_X1         1  0.013   0.039    0.238  
  is_lui_auipc_jal_jalr_addi_add_sub_reg/D  -      D       R     DFF_X1          1  0.013   0.000    0.238  
#---------------------------------------------------------------------------------------------------------
Path 1577: VIOLATED (-0.179 ns) Setup Check with Pin mem_rdata_q_reg[13]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[13]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.107 (P)
            Arrival:=    0.094       -0.011

              Setup:-    0.037
      Required Time:=    0.057
       Launch Clock:=   -0.011
          Data Path:+    0.246
              Slack:=   -0.179

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.176  
  FE_OCPC1813_n_939/ZN   -      A->ZN   F     INV_X8          8  0.020   0.013    0.189  
  g175591/ZN             -      A1->ZN  R     OAI22_X2        3  0.007   0.047    0.236  
  mem_rdata_q_reg[13]/D  -      D       R     DFF_X1          3  0.049   0.000    0.236  
#--------------------------------------------------------------------------------------
Path 1578: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[13][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[13][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=    0.003
          Data Path:+    0.363
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.041    0.191  
  FE_RC_445_0/ZN          -      A3->ZN  F     NAND3_X4        2  0.016   0.026    0.217  
  add_1312_30_g178206/ZN  -      A->ZN   F     XNOR2_X1        1  0.014   0.040    0.257  
  FE_RC_1715_0/ZN         -      A2->ZN  R     NAND2_X1        1  0.011   0.030    0.287  
  FE_RC_1714_0_dup/ZN     -      A1->ZN  F     NAND2_X4        2  0.020   0.028    0.315  
  FE_OCPC1210_n_986/ZN    -      A->ZN   R     INV_X8         23  0.016   0.035    0.350  
  g151059/ZN              -      B1->ZN  F     OAI21_X1        1  0.021   0.016    0.366  
  cpuregs_reg[13][8]/D    -      D       F     DFF_X1          1  0.011   0.000    0.366  
#---------------------------------------------------------------------------------------
Path 1579: VIOLATED (-0.179 ns) Setup Check with Pin cpuregs_reg[23][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.031
      Required Time:=    0.179
       Launch Clock:=   -0.005
          Data Path:+    0.362
              Slack:=   -0.179

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184363/ZN              -      A1->ZN  F     NAND2_X2        2  0.024   0.025    0.279  
  FE_OCPC1066_n_35783/Z   -      A->Z    F     BUF_X4         23  0.014   0.048    0.327  
  g150736__3772/ZN        -      B1->ZN  R     OAI21_X1        1  0.020   0.030    0.357  
  cpuregs_reg[23][4]/D    -      D       R     DFF_X1          1  0.018   0.000    0.357  
#---------------------------------------------------------------------------------------
Path 1580: VIOLATED (-0.178 ns) Setup Check with Pin mem_rdata_q_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.024
      Required Time:=    0.073
       Launch Clock:=   -0.011
          Data Path:+    0.262
              Slack:=   -0.178

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  FE_OCPC1814_n_939/Z   -      A->Z    R     BUF_X8         10  0.020   0.033    0.210  
  FE_RC_2037_0/ZN       -      A->ZN   F     INV_X4          1  0.016   0.009    0.219  
  FE_RC_2036_0/ZN       -      A1->ZN  R     NAND2_X2        1  0.005   0.017    0.235  
  FE_RC_2035_0/ZN       -      A2->ZN  F     NAND2_X4        4  0.013   0.016    0.251  
  mem_rdata_q_reg[4]/D  -      D       F     DFF_X1          4  0.008   0.000    0.251  
#-------------------------------------------------------------------------------------
Path 1581: VIOLATED (-0.178 ns) Setup Check with Pin instr_lb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.062
       Launch Clock:=   -0.004
          Data Path:+    0.244
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN              -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  FE_OFC593_n_18940/Z     -      A->Z    F     BUF_X1          5  0.014   0.040    0.212  
  g168543/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.029    0.240  
  instr_lb_reg/D          -      D       R     DFF_X1          1  0.030   0.000    0.240  
#---------------------------------------------------------------------------------------
Path 1582: VIOLATED (-0.178 ns) Setup Check with Pin instr_lh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.062
       Launch Clock:=   -0.004
          Data Path:+    0.244
              Slack:=   -0.178

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN              -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  FE_OFC593_n_18940/Z     -      A->Z    F     BUF_X1          5  0.014   0.040    0.212  
  g168546/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.029    0.240  
  instr_lh_reg/D          -      D       R     DFF_X1          1  0.030   0.000    0.240  
#---------------------------------------------------------------------------------------
Path 1583: VIOLATED (-0.178 ns) Setup Check with Pin reg_pc_reg[18]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_branch_reg/CK
              Clock: (R) clk
           Endpoint: (R) reg_pc_reg[18]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.139 (P)    0.118 (P)
            Arrival:=    0.121       -0.000

              Setup:-    0.030
      Required Time:=    0.091
       Launch Clock:=   -0.000
          Data Path:+    0.269
              Slack:=   -0.178

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  latched_branch_reg/CK            -      CK      R     (arrival)      68  0.073       -   -0.000  
  latched_branch_reg/QN            -      CK->QN  F     DFF_X1          1  0.073   0.084    0.084  
  fopt174438/ZN                    -      A->ZN   R     INV_X2          1  0.014   0.019    0.103  
  g167268/ZN                       -      A1->ZN  F     NAND2_X4        2  0.010   0.024    0.127  
  FE_OCPC844_n_17615/ZN            -      A->ZN   R     INV_X8          3  0.015   0.023    0.150  
  FE_OCPC2277_FE_OFN72_n_17615/ZN  -      A->ZN   F     INV_X16         8  0.012   0.019    0.169  
  FE_OCPC2281_FE_OFN72_n_17615/ZN  -      A->ZN   R     INV_X16        15  0.011   0.022    0.191  
  g165223/ZN                       -      A2->ZN  F     NAND2_X4        3  0.014   0.021    0.211  
  g165227/ZN                       -      A1->ZN  R     NAND2_X1        2  0.011   0.022    0.233  
  fopt174977/ZN                    -      A->ZN   F     INV_X1          1  0.015   0.010    0.243  
  g180444/ZN                       -      B1->ZN  R     OAI21_X1        1  0.006   0.026    0.269  
  reg_pc_reg[18]/D                 -      D       R     DFF_X1          1  0.019   0.000    0.269  
#------------------------------------------------------------------------------------------------
Path 1584: VIOLATED (-0.178 ns) Setup Check with Pin cpuregs_reg[16][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.114 (P)
            Arrival:=    0.179       -0.003

              Setup:-    0.030
      Required Time:=    0.149
       Launch Clock:=   -0.003
          Data Path:+    0.330
              Slack:=   -0.178

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  FE_OCPC1459_latched_store/Z  -      A->Z    F     BUF_X1          2  0.019   0.037    0.127  
  FE_OCPC2494_latched_store/Z  -      A->Z    F     BUF_X1          1  0.008   0.030    0.157  
  FE_RC_1644_0/ZN              -      A2->ZN  R     NAND2_X2        1  0.007   0.027    0.184  
  FE_OFC393_n_17254/ZN         -      A->ZN   F     INV_X8         12  0.019   0.014    0.197  
  g177920/ZN                   -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.214  
  g171647/ZN                   -      A1->ZN  F     NAND3_X1        2  0.009   0.035    0.249  
  g156965_dup171645/ZN         -      A2->ZN  F     AND2_X4        15  0.025   0.050    0.299  
  g168022/ZN                   -      B1->ZN  R     OAI21_X1        1  0.014   0.027    0.326  
  cpuregs_reg[16][0]/D         -      D       R     DFF_X1          1  0.017   0.000    0.326  
#--------------------------------------------------------------------------------------------
Path 1585: VIOLATED (-0.176 ns) Setup Check with Pin cpuregs_reg[16][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[16][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.114 (P)
            Arrival:=    0.179       -0.003

              Setup:-    0.030
      Required Time:=    0.148
       Launch Clock:=   -0.003
          Data Path:+    0.328
              Slack:=   -0.176

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.030    0.231  
  g175337/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183547/ZN                   -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.279  
  g183549/ZN                   -      A->ZN   F     INV_X8         30  0.015   0.018    0.297  
  g151143/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.027    0.324  
  cpuregs_reg[16][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.324  
#--------------------------------------------------------------------------------------------
Path 1586: VIOLATED (-0.175 ns) Setup Check with Pin instr_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.242
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN              -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  FE_OFC593_n_18940/Z     -      A->Z    F     BUF_X1          5  0.014   0.040    0.212  
  FE_RC_2041_0/ZN         -      A1->ZN  R     OAI22_X1        1  0.012   0.027    0.238  
  instr_lw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.238  
#---------------------------------------------------------------------------------------
Path 1587: VIOLATED (-0.175 ns) Setup Check with Pin instr_lhu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lhu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.242
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN              -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  FE_OFC593_n_18940/Z     -      A->Z    F     BUF_X1          5  0.014   0.040    0.212  
  g183617/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.238  
  instr_lhu_reg/D         -      D       R     DFF_X1          1  0.028   0.000    0.238  
#---------------------------------------------------------------------------------------
Path 1588: VIOLATED (-0.175 ns) Setup Check with Pin instr_lbu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_lbu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.241
              Slack:=   -0.175

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1762_n_31840/ZN  -      A->ZN   R     INV_X1          1  0.011   0.017    0.151  
  g168544/ZN              -      A1->ZN  F     NAND2_X2        2  0.010   0.020    0.171  
  FE_OFC593_n_18940/Z     -      A->Z    F     BUF_X1          5  0.014   0.040    0.212  
  g175712/ZN              -      A1->ZN  R     OAI22_X1        1  0.012   0.026    0.238  
  instr_lbu_reg/D         -      D       R     DFF_X1          1  0.027   0.000    0.238  
#---------------------------------------------------------------------------------------
Path 1589: VIOLATED (-0.174 ns) Setup Check with Pin mem_rdata_q_reg[19]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[19]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.107 (P)
            Arrival:=    0.102       -0.011

              Setup:-    0.030
      Required Time:=    0.072
       Launch Clock:=   -0.011
          Data Path:+    0.256
              Slack:=   -0.174

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_valid_reg/CK       -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q        -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN             -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z    -      A->Z    R     BUF_X8         10  0.016   0.038    0.177  
  FE_OCPC1814_n_939/Z    -      A->Z    R     BUF_X8         10  0.020   0.036    0.213  
  g157685/ZN             -      A1->ZN  F     NAND2_X1        1  0.016   0.014    0.227  
  g157416/ZN             -      A->ZN   R     OAI21_X1        1  0.008   0.019    0.246  
  mem_rdata_q_reg[19]/D  -      D       R     DFF_X2          1  0.017   0.000    0.246  
#--------------------------------------------------------------------------------------
Path 1590: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[7][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.004

              Setup:-    0.031
      Required Time:=    0.181
       Launch Clock:=    0.004
          Data Path:+    0.350
              Slack:=   -0.172

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK                    -      CK      R     (arrival)      65  0.073       -    0.004  
  reg_pc_reg[8]/Q                     -      CK->Q   R     DFF_X1          4  0.073   0.119    0.123  
  FE_OCPC1655_reg_pc_8/Z              -      A->Z    R     BUF_X1          2  0.024   0.041    0.163  
  FE_OCPC2352_FE_OFN35856_reg_pc_8/Z  -      A->Z    R     BUF_X1          3  0.019   0.043    0.207  
  add_1312_30_g178206/ZN              -      B->ZN   R     XNOR2_X1        1  0.023   0.043    0.250  
  FE_RC_1715_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.020   0.027    0.276  
  FE_RC_1714_0_dup/ZN                 -      A1->ZN  R     NAND2_X4        2  0.016   0.032    0.308  
  FE_OCPC1208_n_986/ZN                -      A->ZN   F     INV_X4          8  0.021   0.019    0.327  
  g150817/ZN                          -      B1->ZN  R     OAI21_X1        1  0.010   0.026    0.354  
  cpuregs_reg[7][8]/D                 -      D       R     DFF_X1          1  0.018   0.000    0.354  
#---------------------------------------------------------------------------------------------------
Path 1591: VIOLATED (-0.172 ns) Setup Check with Pin cpuregs_reg[21][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.185
       Launch Clock:=   -0.005
          Data Path:+    0.361
              Slack:=   -0.172

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.027    0.307  
  FE_OFC319_n_29197/ZN    -      A->ZN   F     INV_X4         10  0.017   0.016    0.323  
  g152261/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.016    0.339  
  g151481/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.356  
  cpuregs_reg[21][2]/D    -      D       F     DFF_X1          1  0.010   0.000    0.356  
#---------------------------------------------------------------------------------------
Path 1592: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[10][8]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[8]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][8]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.004

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.004
          Data Path:+    0.349
              Slack:=   -0.171

#---------------------------------------------------------------------------------------------------
# Timing Point                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  reg_pc_reg[8]/CK                    -      CK      R     (arrival)      65  0.073       -    0.004  
  reg_pc_reg[8]/Q                     -      CK->Q   R     DFF_X1          4  0.073   0.119    0.123  
  FE_OCPC1655_reg_pc_8/Z              -      A->Z    R     BUF_X1          2  0.024   0.041    0.163  
  FE_OCPC2352_FE_OFN35856_reg_pc_8/Z  -      A->Z    R     BUF_X1          3  0.019   0.043    0.207  
  add_1312_30_g178206/ZN              -      B->ZN   R     XNOR2_X1        1  0.023   0.043    0.250  
  FE_RC_1715_0/ZN                     -      A2->ZN  F     NAND2_X1        1  0.020   0.027    0.276  
  FE_RC_1714_0_dup/ZN                 -      A1->ZN  R     NAND2_X4        2  0.016   0.032    0.308  
  FE_OCPC1208_n_986/ZN                -      A->ZN   F     INV_X4          8  0.021   0.019    0.327  
  g185200/ZN                          -      B1->ZN  R     OAI21_X1        1  0.010   0.025    0.353  
  cpuregs_reg[10][8]/D                -      D       R     DFF_X1          1  0.017   0.000    0.353  
#---------------------------------------------------------------------------------------------------
Path 1593: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[21][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.171

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.027    0.307  
  FE_OFC319_n_29197/ZN    -      A->ZN   F     INV_X4         10  0.017   0.016    0.323  
  g152262/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.338  
  g150645__7344/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.355  
  cpuregs_reg[21][3]/D    -      D       F     DFF_X1          1  0.011   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1594: VIOLATED (-0.171 ns) Setup Check with Pin count_cycle_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.117 (P)
            Arrival:=    0.098       -0.001

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.001
          Data Path:+    0.241
              Slack:=   -0.171

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      61  0.069       -   -0.001  
  count_cycle_reg[0]/Q         -      CK->Q   R     DFF_X1          2  0.069   0.111    0.110  
  FE_OCPC1897_count_cycle_0/Z  -      A->Z    R     BUF_X1          4  0.016   0.049    0.159  
  g175314/Z                    -      A->Z    R     XOR2_X1         1  0.029   0.048    0.207  
  g175313/ZN                   -      A1->ZN  R     AND2_X1         1  0.019   0.034    0.240  
  count_cycle_reg[1]/D         -      D       R     DFF_X1          1  0.010   0.000    0.240  
#--------------------------------------------------------------------------------------------
Path 1595: VIOLATED (-0.171 ns) Setup Check with Pin cpuregs_reg[21][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[21][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.360
              Slack:=   -0.171

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g178282/ZN              -      A1->ZN  F     NAND3_X4        1  0.024   0.026    0.281  
  FE_OFC318_n_29197/ZN    -      A->ZN   R     INV_X8          4  0.015   0.027    0.307  
  FE_OFC319_n_29197/ZN    -      A->ZN   F     INV_X4         10  0.017   0.016    0.323  
  g152260/ZN              -      A1->ZN  R     NAND2_X1        1  0.009   0.014    0.338  
  g150642__6083/ZN        -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.355  
  cpuregs_reg[21][1]/D    -      D       F     DFF_X1          1  0.011   0.000    0.355  
#---------------------------------------------------------------------------------------
Path 1596: VIOLATED (-0.170 ns) Setup Check with Pin mem_state_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_state_reg[1]/CK
              Clock: (R) clk
           Endpoint: (R) mem_state_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.031
      Required Time:=    0.059
       Launch Clock:=   -0.011
          Data Path:+    0.240
              Slack:=   -0.170

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  mem_state_reg[1]/CK        -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_state_reg[1]/QN        -      CK->QN  R     DFF_X1          1  0.075   0.086    0.075  
  FE_OCPC1393_n_8154/ZN      -      A->ZN   F     INV_X2          3  0.014   0.012    0.087  
  FE_OCPC1819_mem_state_1/Z  -      A->Z    F     BUF_X1          3  0.007   0.031    0.118  
  FE_RC_496_0/ZN             -      A1->ZN  F     AND2_X1         1  0.009   0.028    0.147  
  FE_RC_495_0/ZN             -      A2->ZN  R     NAND3_X1        1  0.006   0.019    0.166  
  FE_RC_2888_0/ZN            -      A1->ZN  F     NAND3_X1        3  0.014   0.033    0.199  
  g178272/ZN                 -      B1->ZN  R     OAI21_X1        1  0.022   0.030    0.229  
  mem_state_reg[1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.229  
#------------------------------------------------------------------------------------------
Path 1597: VIOLATED (-0.170 ns) Setup Check with Pin instr_sh_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sh_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.033
      Required Time:=    0.062
       Launch Clock:=   -0.004
          Data Path:+    0.236
              Slack:=   -0.170

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  FE_OCPC1418_n_31909/Z   -      A->Z    F     BUF_X2          3  0.010   0.030    0.207  
  g168551/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.025    0.232  
  instr_sh_reg/D          -      D       R     DFF_X1          1  0.029   0.000    0.232  
#---------------------------------------------------------------------------------------
Path 1598: VIOLATED (-0.170 ns) Setup Check with Pin count_cycle_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.134 (P)    0.134 (P)
            Arrival:=    0.117        0.017

              Setup:-    0.028
      Required Time:=    0.089
       Launch Clock:=    0.017
          Data Path:+    0.242
              Slack:=   -0.170

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[3]/CK        -      CK      R     (arrival)      62  0.066       -    0.017  
  count_cycle_reg[3]/Q         -      CK->Q   R     DFF_X1          2  0.066   0.109    0.126  
  FE_OCPC2125_count_cycle_3/Z  -      A->Z    R     BUF_X1          3  0.015   0.040    0.166  
  FE_OCPC1819_count_cycle_3/Z  -      A->Z    R     BUF_X1          2  0.021   0.031    0.197  
  FE_RC_2034_0/ZN              -      A1->ZN  F     NAND2_X1        1  0.011   0.013    0.210  
  FE_RC_2033_0/ZN              -      A->ZN   R     OAI21_X1        1  0.007   0.019    0.229  
  g158145/ZN                   -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.259  
  count_cycle_reg[3]/D         -      D       R     DFF_X1          1  0.009   0.000    0.259  
#--------------------------------------------------------------------------------------------
Path 1599: VIOLATED (-0.169 ns) Setup Check with Pin instr_sb_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sb_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.112 (P)    0.114 (P)
            Arrival:=    0.095       -0.004

              Setup:-    0.033
      Required Time:=    0.062
       Launch Clock:=   -0.004
          Data Path:+    0.235
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  FE_OCPC1418_n_31909/Z   -      A->Z    F     BUF_X2          3  0.010   0.030    0.207  
  g168549/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.231  
  instr_sb_reg/D          -      D       R     DFF_X1          1  0.027   0.000    0.231  
#---------------------------------------------------------------------------------------
Path 1600: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[19][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=    0.003
          Data Path:+    0.344
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.021    0.317  
  g150571__176705/ZN      -      B2->ZN  R     OAI21_X1        1  0.012   0.031    0.348  
  cpuregs_reg[19][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.348  
#---------------------------------------------------------------------------------------
Path 1601: VIOLATED (-0.169 ns) Setup Check with Pin cpuregs_reg[30][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.031
      Required Time:=    0.178
       Launch Clock:=    0.003
          Data Path:+    0.344
              Slack:=   -0.169

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151384/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.347  
  cpuregs_reg[30][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1602: VIOLATED (-0.168 ns) Setup Check with Pin instr_sw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (R) instr_sw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.004
          Data Path:+    0.235
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/Q   -      CK->Q   R     DFF_X1          1  0.073   0.115    0.111  
  g78228__180740/ZN       -      A2->ZN  F     NAND2_X4        4  0.020   0.022    0.133  
  FE_OCPC1764_n_31840/ZN  -      A->ZN   R     INV_X8         11  0.011   0.025    0.158  
  g180812/ZN              -      A1->ZN  F     NAND2_X4        4  0.016   0.018    0.176  
  FE_OCPC1418_n_31909/Z   -      A->Z    F     BUF_X2          3  0.010   0.030    0.207  
  g168552/ZN              -      A1->ZN  R     OAI22_X1        1  0.007   0.024    0.231  
  instr_sw_reg/D          -      D       R     DFF_X1          1  0.028   0.000    0.231  
#---------------------------------------------------------------------------------------
Path 1603: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[19][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.168

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.025    0.306  
  FE_OCPC1193_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X4         10  0.014   0.014    0.320  
  g176708/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.015    0.334  
  g150570__176707/ZN               -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.352  
  cpuregs_reg[19][3]/D             -      D       F     DFF_X1          1  0.011   0.000    0.352  
#------------------------------------------------------------------------------------------------
Path 1604: VIOLATED (-0.168 ns) Setup Check with Pin cpuregs_reg[23][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[23][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=    0.003
          Data Path:+    0.343
              Slack:=   -0.168

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g150734__8780/ZN        -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.346  
  cpuregs_reg[23][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 1605: VIOLATED (-0.167 ns) Setup Check with Pin latched_stalu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) latched_stalu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.036
      Required Time:=    0.060
       Launch Clock:=   -0.004
          Data Path:+    0.232
              Slack:=   -0.167

#------------------------------------------------------------------------------------------
# Timing Point               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  cpu_state_reg[3]/CK        -      CK      R     (arrival)      68  0.073       -   -0.004  
  cpu_state_reg[3]/QN        -      CK->QN  F     DFF_X1          2  0.073   0.092    0.088  
  FE_OCPC1787_n_8123/Z       -      A->Z    F     BUF_X1          1  0.017   0.034    0.122  
  FE_OFC98_n_8123/ZN         -      A->ZN   R     INV_X2          3  0.007   0.021    0.143  
  FE_OCPC1826_n_37567_dup/Z  -      A->Z    R     BUF_X4          4  0.014   0.030    0.173  
  g170770/ZN                 -      A1->ZN  F     NAND2_X2        2  0.014   0.016    0.189  
  FE_RC_1844_0/ZN            -      C1->ZN  R     OAI221_X1       1  0.009   0.038    0.227  
  latched_stalu_reg/D        -      D       R     DFF_X1          1  0.043   0.000    0.227  
#------------------------------------------------------------------------------------------
Path 1606: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[19][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[19][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.357
              Slack:=   -0.167

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.025    0.306  
  FE_OCPC1193_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X4         10  0.014   0.014    0.320  
  g176748/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.334  
  g150569__176747/ZN               -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.352  
  cpuregs_reg[19][1]/D             -      D       F     DFF_X1          1  0.011   0.000    0.352  
#------------------------------------------------------------------------------------------------
Path 1607: VIOLATED (-0.167 ns) Setup Check with Pin cpuregs_reg[29][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[29][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.353
              Slack:=   -0.167

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.023    0.305  
  FE_OFC282_n_24304/ZN    -      A->ZN   F     INV_X4         10  0.013   0.014    0.319  
  g151355/ZN              -      B2->ZN  R     OAI21_X1        1  0.008   0.029    0.348  
  cpuregs_reg[29][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.348  
#---------------------------------------------------------------------------------------
Path 1608: VIOLATED (-0.166 ns) Setup Check with Pin cpuregs_reg[29][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[29][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.210       -0.005

              Setup:-    0.025
      Required Time:=    0.185
       Launch Clock:=   -0.005
          Data Path:+    0.356
              Slack:=   -0.166

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g173553/ZN              -      A1->ZN  F     NAND3_X2        1  0.024   0.027    0.282  
  FE_OFC281_n_24304/ZN    -      A->ZN   R     INV_X4          3  0.015   0.023    0.305  
  FE_OFC282_n_24304/ZN    -      A->ZN   F     INV_X4         10  0.013   0.015    0.320  
  g151881/ZN              -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.334  
  g151523/ZN              -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.351  
  cpuregs_reg[29][2]/D    -      D       F     DFF_X1          1  0.010   0.000    0.351  
#---------------------------------------------------------------------------------------
Path 1609: VIOLATED (-0.166 ns) Setup Check with Pin mem_wdata_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[2]/CK
              Clock: (R) clk
           Endpoint: (R) mem_wdata_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.062
      Required Time:=    0.027
       Launch Clock:=   -0.004
          Data Path:+    0.197
              Slack:=   -0.166

#------------------------------------------------------------------------------------------------------
# Timing Point                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  reg_op2_reg[2]/CK                       -      CK     R     (arrival)      63  0.073       -   -0.004  
  reg_op2_reg[2]/Q                        -      CK->Q  R     DFF_X1          4  0.073   0.125    0.121  
  FE_RC_2183_0/Z                          -      A->Z   R     BUF_X2          2  0.029   0.033    0.154  
  FE_OCPC1470_FE_OFN106_mem_la_wdata_2/Z  -      A->Z   R     BUF_X2          5  0.012   0.039    0.193  
  mem_wdata_reg[2]/D                      -      D      R     SDFF_X1         5  0.022   0.000    0.193  
#------------------------------------------------------------------------------------------------------
Path 1610: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[25][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=    0.003
          Data Path:+    0.343
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151264/ZN              -      B2->ZN  R     OAI21_X1        1  0.014   0.032    0.347  
  cpuregs_reg[25][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1611: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[7][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[7][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.030
      Required Time:=    0.181
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK     -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN     -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN              -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN          -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN         -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN         -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN  -      A->ZN   R     INV_X8         16  0.020   0.038    0.252  
  g173562/ZN              -      A1->ZN  F     NAND3_X2        2  0.024   0.029    0.281  
  FE_OCPC1706_n_24312/Z   -      A->Z    F     BUF_X4          9  0.016   0.036    0.317  
  g150812/ZN              -      B2->ZN  R     OAI21_X1        1  0.010   0.030    0.347  
  cpuregs_reg[7][5]/D     -      D       R     DFF_X1          1  0.016   0.000    0.347  
#---------------------------------------------------------------------------------------
Path 1612: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[19][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[19][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.113 (P)
            Arrival:=    0.213       -0.005

              Setup:-    0.031
      Required Time:=    0.182
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.165

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g180914/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.027    0.281  
  FE_OFC711_n_32006/ZN             -      A->ZN   R     INV_X8          3  0.015   0.025    0.306  
  FE_OCPC1193_FE_OFN22_n_32006/ZN  -      A->ZN   F     INV_X4         10  0.014   0.014    0.320  
  g176745/ZN                       -      B1->ZN  R     OAI21_X1        1  0.008   0.027    0.347  
  cpuregs_reg[19][2]/D             -      D       R     DFF_X1          1  0.019   0.000    0.347  
#------------------------------------------------------------------------------------------------
Path 1613: VIOLATED (-0.165 ns) Setup Check with Pin cpuregs_reg[28][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=    0.003
          Data Path:+    0.340
              Slack:=   -0.165

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.022    0.317  
  g151326/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.343  
  cpuregs_reg[28][4]/D    -      D       R     DFF_X1          1  0.017   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 1614: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.011
          Data Path:+    0.238
              Slack:=   -0.164

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157522/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.037    0.227  
  mem_rdata_q_reg[0]/D  -      D       R     DFF_X1          3  0.028   0.000    0.227  
#-------------------------------------------------------------------------------------
Path 1615: VIOLATED (-0.164 ns) Setup Check with Pin cpuregs_reg[30][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=    0.003
          Data Path:+    0.340
              Slack:=   -0.164

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.022    0.318  
  g151385/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.343  
  cpuregs_reg[30][4]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 1616: VIOLATED (-0.164 ns) Setup Check with Pin mem_rdata_q_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.011
          Data Path:+    0.237
              Slack:=   -0.164

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   F     DFF_X1          2  0.075   0.101    0.091  
  g158516/ZN            -      A1->ZN  F     AND2_X4         5  0.009   0.033    0.124  
  FE_OCPC1459_n_939/Z   -      A->Z    F     BUF_X8         10  0.009   0.034    0.158  
  FE_OCPC1816_n_939/Z   -      A->Z    F     BUF_X16        21  0.010   0.031    0.189  
  g175512/ZN            -      B1->ZN  R     OAI21_X4        6  0.009   0.038    0.227  
  mem_rdata_q_reg[6]/D  -      D       R     DFF_X1          6  0.028   0.000    0.227  
#-------------------------------------------------------------------------------------
Path 1617: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[25][4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[25][4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.183
       Launch Clock:=    0.003
          Data Path:+    0.343
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7020/ZN    -      A->ZN   R     XNOR2_X1        1  0.016   0.048    0.239  
  g158476/ZN              -      A1->ZN  F     NAND2_X2        1  0.034   0.023    0.262  
  g183524/ZN              -      A2->ZN  R     NAND2_X4        3  0.014   0.033    0.295  
  g183523/ZN              -      A->ZN   F     INV_X8         23  0.021   0.023    0.318  
  g151265/ZN              -      B2->ZN  R     OAI21_X2        1  0.012   0.028    0.346  
  cpuregs_reg[25][4]/D    -      D       R     DFF_X1          1  0.014   0.000    0.346  
#---------------------------------------------------------------------------------------
Path 1618: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[31][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[31][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.354
              Slack:=   -0.163

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g182698/ZN                       -      A1->ZN  F     NAND2_X2        1  0.024   0.028    0.283  
  FE_OFC669_n_33925/ZN             -      A->ZN   R     INV_X8          3  0.016   0.021    0.304  
  FE_OCPC1223_FE_OFN24_n_33925/ZN  -      A->ZN   F     INV_X4         10  0.012   0.014    0.318  
  g151944/ZN                       -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.332  
  g151527/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.350  
  cpuregs_reg[31][2]/D             -      D       F     DFF_X1          1  0.010   0.000    0.350  
#------------------------------------------------------------------------------------------------
Path 1619: VIOLATED (-0.163 ns) Setup Check with Pin mem_rdata_q_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.033
      Required Time:=    0.063
       Launch Clock:=   -0.011
          Data Path:+    0.236
              Slack:=   -0.163

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  FE_OCPC1812_n_939/ZN  -      A->ZN   F     INV_X2          2  0.020   0.012    0.190  
  g157526/ZN            -      B1->ZN  R     OAI21_X2        3  0.008   0.036    0.226  
  mem_rdata_q_reg[1]/D  -      D       R     DFF_X1          3  0.027   0.000    0.226  
#-------------------------------------------------------------------------------------
Path 1620: VIOLATED (-0.163 ns) Setup Check with Pin cpuregs_reg[28][3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.121 (P)
            Arrival:=    0.209        0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=    0.003
          Data Path:+    0.338
              Slack:=   -0.163

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  FE_OCPC1716_reg_pc_3/Z  -      A->Z    R     BUF_X1          2  0.013   0.032    0.182  
  add_1312_30_g176003/Z   -      B->Z    R     XOR2_X1         1  0.014   0.054    0.236  
  g158139/ZN              -      A1->ZN  F     NAND2_X1        1  0.029   0.029    0.265  
  g183563/ZN              -      A2->ZN  R     NAND2_X4        2  0.017   0.027    0.292  
  FE_OCPC1844_n_34908/ZN  -      A->ZN   F     INV_X8         30  0.015   0.023    0.315  
  g151325/ZN              -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.341  
  cpuregs_reg[28][3]/D    -      D       R     DFF_X1          1  0.017   0.000    0.341  
#---------------------------------------------------------------------------------------
Path 1621: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[25][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.161

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184315/ZN                       -      A1->ZN  F     NAND2_X4        1  0.024   0.021    0.275  
  FE_OFC722_n_35682/ZN             -      A->ZN   R     INV_X8          4  0.012   0.024    0.299  
  FE_OCPC1807_FE_OFN52_n_35682/ZN  -      A->ZN   F     INV_X8         18  0.014   0.016    0.315  
  g151784/ZN                       -      A1->ZN  R     NAND2_X1        1  0.011   0.016    0.330  
  g151263/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.348  
  cpuregs_reg[25][1]/D             -      D       F     DFF_X1          1  0.011   0.000    0.348  
#------------------------------------------------------------------------------------------------
Path 1622: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[10][5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_pc_reg[3]/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[10][5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.121 (P)
            Arrival:=    0.212        0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=    0.003
          Data Path:+    0.340
              Slack:=   -0.161

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  reg_pc_reg[3]/CK        -      CK      R     (arrival)      65  0.073       -    0.003  
  reg_pc_reg[3]/Q         -      CK->Q   R     DFF_X1          3  0.073   0.115    0.118  
  FE_OCPC1071_reg_pc_3/Z  -      A->Z    R     BUF_X2          3  0.020   0.033    0.151  
  add_1312_30_g177560/ZN  -      A1->ZN  R     AND2_X4         6  0.013   0.040    0.191  
  add_1312_30_g7036/ZN    -      A1->ZN  F     NAND2_X1        1  0.016   0.020    0.211  
  add_1312_30_g172322/ZN  -      A->ZN   R     XNOR2_X2        1  0.011   0.028    0.239  
  g158475/ZN              -      A1->ZN  F     NAND2_X1        1  0.019   0.025    0.264  
  g183535/ZN              -      A1->ZN  R     NAND2_X4        3  0.015   0.032    0.297  
  FE_OCPC2160_n_34878/ZN  -      A->ZN   F     INV_X8         19  0.022   0.021    0.317  
  g185226/ZN              -      B1->ZN  R     OAI21_X1        1  0.012   0.026    0.343  
  cpuregs_reg[10][5]/D    -      D       R     DFF_X1          1  0.016   0.000    0.343  
#---------------------------------------------------------------------------------------
Path 1623: VIOLATED (-0.161 ns) Setup Check with Pin cpuregs_reg[25][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.025
      Required Time:=    0.186
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.161

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184315/ZN                       -      A1->ZN  F     NAND2_X4        1  0.024   0.021    0.275  
  FE_OFC722_n_35682/ZN             -      A->ZN   R     INV_X8          4  0.012   0.023    0.298  
  FE_OCPC1811_FE_OFN52_n_35682/ZN  -      A->ZN   F     INV_X8         20  0.014   0.015    0.313  
  g151783/ZN                       -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.329  
  g168027/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.347  
  cpuregs_reg[25][0]/D             -      D       F     DFF_X1          1  0.011   0.000    0.347  
#------------------------------------------------------------------------------------------------
Path 1624: VIOLATED (-0.161 ns) Setup Check with Pin mem_rdata_q_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_valid_reg/CK
              Clock: (R) clk
           Endpoint: (R) mem_rdata_q_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.107 (P)
            Arrival:=    0.096       -0.011

              Setup:-    0.034
      Required Time:=    0.062
       Launch Clock:=   -0.011
          Data Path:+    0.233
              Slack:=   -0.161

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_valid_reg/CK      -      CK      R     (arrival)      75  0.075       -   -0.011  
  mem_valid_reg/Q       -      CK->Q   R     DFF_X1          2  0.075   0.108    0.098  
  g158516/ZN            -      A1->ZN  R     AND2_X4         5  0.013   0.041    0.139  
  FE_OCPC1459_n_939/Z   -      A->Z    R     BUF_X8         10  0.016   0.039    0.178  
  g157678/ZN            -      A1->ZN  F     NAND2_X2        1  0.020   0.016    0.194  
  g157529/ZN            -      A->ZN   R     OAI21_X2        3  0.009   0.028    0.222  
  mem_rdata_q_reg[2]/D  -      D       R     DFF_X1          3  0.033   0.000    0.222  
#-------------------------------------------------------------------------------------
Path 1625: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[30][1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[30][1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.226 (P)    0.114 (P)
            Arrival:=    0.209       -0.003

              Setup:-    0.030
      Required Time:=    0.178
       Launch Clock:=   -0.003
          Data Path:+    0.342
              Slack:=   -0.160

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.030    0.231  
  g175337/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183547/ZN                   -      A1->ZN  R     NAND2_X4        2  0.014   0.024    0.279  
  g183549/ZN                   -      A->ZN   F     INV_X8         30  0.015   0.027    0.306  
  g151383/ZN                   -      B2->ZN  R     OAI21_X1        1  0.016   0.033    0.338  
  cpuregs_reg[30][1]/D         -      D       R     DFF_X1          1  0.017   0.000    0.338  
#--------------------------------------------------------------------------------------------
Path 1626: VIOLATED (-0.160 ns) Setup Check with Pin cpuregs_reg[25][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[25][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.230 (P)    0.113 (P)
            Arrival:=    0.212       -0.005

              Setup:-    0.025
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.352
              Slack:=   -0.160

#------------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                           (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK              -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN              -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN                       -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN                   -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1564_0/ZN                  -      A->ZN   R     INV_X1          1  0.009   0.023    0.179  
  FE_RC_1562_0/ZN                  -      A2->ZN  F     NAND4_X4        1  0.016   0.035    0.214  
  FE_OCPC1052_n_22151/ZN           -      A->ZN   R     INV_X8         16  0.020   0.040    0.254  
  g184315/ZN                       -      A1->ZN  F     NAND2_X4        1  0.024   0.021    0.275  
  FE_OFC722_n_35682/ZN             -      A->ZN   R     INV_X8          4  0.012   0.023    0.298  
  FE_OCPC1811_FE_OFN52_n_35682/ZN  -      A->ZN   F     INV_X8         20  0.014   0.015    0.313  
  g151785/ZN                       -      A1->ZN  R     NAND2_X1        1  0.012   0.016    0.329  
  g151517/ZN                       -      A->ZN   F     OAI21_X1        1  0.010   0.018    0.347  
  cpuregs_reg[25][2]/D             -      D       F     DFF_X1          1  0.010   0.000    0.347  
#------------------------------------------------------------------------------------------------
Path 1627: VIOLATED (-0.159 ns) Setup Check with Pin cpuregs_reg[30][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.113 (P)
            Arrival:=    0.209       -0.005

              Setup:-    0.025
      Required Time:=    0.184
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.159

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169608/ZN            -      A1->ZN  F     NAND2_X4        1  0.018   0.018    0.275  
  FE_OFC674_n_20048/ZN  -      A->ZN   R     INV_X8          4  0.010   0.021    0.296  
  FE_OFC675_n_20048/ZN  -      A->ZN   F     INV_X4         10  0.015   0.015    0.312  
  g151911/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.326  
  g168031/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.343  
  cpuregs_reg[30][0]/D  -      D       F     DFF_X1          1  0.011   0.000    0.343  
#-------------------------------------------------------------------------------------
Path 1628: VIOLATED (-0.157 ns) Setup Check with Pin cpuregs_reg[30][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[30][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.229 (P)    0.113 (P)
            Arrival:=    0.211       -0.005

              Setup:-    0.024
      Required Time:=    0.187
       Launch Clock:=   -0.005
          Data Path:+    0.348
              Slack:=   -0.157

#-------------------------------------------------------------------------------------
# Timing Point          Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpu_state_reg[0]/CK   -      CK      R     (arrival)      68  0.073       -   -0.005  
  cpu_state_reg[0]/QN   -      CK->QN  R     DFF_X1          3  0.073   0.100    0.095  
  g171580/ZN            -      A2->ZN  R     AND2_X2         3  0.025   0.044    0.139  
  FE_RC_339_0/ZN        -      A2->ZN  F     NAND2_X2        2  0.015   0.017    0.156  
  FE_RC_1718_0/ZN       -      A->ZN   R     INV_X2          2  0.009   0.014    0.170  
  g171586/ZN            -      A1->ZN  F     NAND3_X2        1  0.008   0.017    0.186  
  g163978/ZN            -      A->ZN   R     INV_X2          1  0.010   0.018    0.204  
  g163977/ZN            -      A2->ZN  F     NAND2_X4        1  0.010   0.024    0.228  
  g185165/ZN            -      A->ZN   R     INV_X16        16  0.014   0.029    0.257  
  g169608/ZN            -      A1->ZN  F     NAND2_X4        1  0.018   0.018    0.275  
  FE_OFC674_n_20048/ZN  -      A->ZN   R     INV_X8          4  0.010   0.021    0.296  
  FE_OFC675_n_20048/ZN  -      A->ZN   F     INV_X4         10  0.015   0.016    0.312  
  g151913/ZN            -      A1->ZN  R     NAND2_X1        1  0.008   0.014    0.326  
  g151525/ZN            -      A->ZN   F     OAI21_X1        1  0.010   0.017    0.343  
  cpuregs_reg[30][2]/D  -      D       F     DFF_X1          1  0.010   0.000    0.343  
#-------------------------------------------------------------------------------------
Path 1629: VIOLATED (-0.152 ns) Setup Check with Pin cpuregs_reg[28][2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[28][2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.227 (P)    0.114 (P)
            Arrival:=    0.209       -0.003

              Setup:-    0.030
      Required Time:=    0.179
       Launch Clock:=   -0.003
          Data Path:+    0.335
              Slack:=   -0.152

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   R     SDFF_X1         3  0.073   0.096    0.093  
  FE_OCPC1459_latched_store/Z  -      A->Z    R     BUF_X1          2  0.025   0.035    0.128  
  FE_OCPC2494_latched_store/Z  -      A->Z    R     BUF_X1          1  0.014   0.029    0.156  
  FE_RC_1644_0/ZN              -      A2->ZN  F     NAND2_X2        1  0.011   0.023    0.179  
  FE_OFC393_n_17254/ZN         -      A->ZN   R     INV_X8         12  0.015   0.021    0.200  
  FE_OCPC2223_n_22204/Z        -      A->Z    R     BUF_X4          8  0.013   0.031    0.231  
  g167612/ZN                   -      A1->ZN  F     NAND2_X1        1  0.014   0.024    0.255  
  g183557/ZN                   -      A1->ZN  R     NAND2_X4        3  0.014   0.028    0.283  
  g183559/ZN                   -      A->ZN   F     INV_X8         22  0.018   0.023    0.305  
  g151521/ZN                   -      B1->ZN  R     OAI21_X1        1  0.013   0.026    0.331  
  cpuregs_reg[28][2]/D         -      D       R     DFF_X1          1  0.016   0.000    0.331  
#--------------------------------------------------------------------------------------------
Path 1630: VIOLATED (-0.144 ns) Setup Check with Pin count_cycle_reg[2]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[2]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.117 (P)
            Arrival:=    0.098       -0.001

              Setup:-    0.028
      Required Time:=    0.070
       Launch Clock:=   -0.001
          Data Path:+    0.215
              Slack:=   -0.144

#-------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK       -      CK      R     (arrival)      61  0.069       -   -0.001  
  count_cycle_reg[0]/Q        -      CK->Q   F     DFF_X1          2  0.069   0.103    0.102  
  g172972/ZN                  -      A2->ZN  F     AND2_X4         4  0.010   0.032    0.134  
  inc_add_1428_40_g172973/ZN  -      A->ZN   R     INV_X1          1  0.007   0.013    0.147  
  inc_add_1428_40_g178485/ZN  -      A->ZN   R     XNOR2_X1        1  0.008   0.037    0.184  
  g178484/ZN                  -      A1->ZN  R     AND2_X2         1  0.019   0.030    0.214  
  count_cycle_reg[2]/D        -      D       R     DFF_X1          1  0.009   0.000    0.214  
#-------------------------------------------------------------------------------------------
Path 1631: VIOLATED (-0.144 ns) Setup Check with Pin count_instr_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoder_trigger_reg/CK
              Clock: (R) clk
           Endpoint: (F) count_instr_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.114 (P)
            Arrival:=    0.121       -0.004

              Setup:-    0.084
      Required Time:=    0.037
       Launch Clock:=   -0.004
          Data Path:+    0.184
              Slack:=   -0.144

#---------------------------------------------------------------------------------------
# Timing Point            Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                  (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------
  decoder_trigger_reg/CK  -      CK      R     (arrival)      68  0.073       -   -0.004  
  decoder_trigger_reg/QN  -      CK->QN  F     DFF_X1          4  0.073   0.102    0.098  
  g180739/ZN              -      A->ZN   R     INV_X2          2  0.022   0.028    0.127  
  g180738/ZN              -      B1->ZN  F     AOI21_X2        1  0.016   0.019    0.146  
  FE_OCPC2224_n_31838/Z   -      A->Z    F     BUF_X8          7  0.014   0.035    0.180  
  count_instr_reg[0]/SI   -      SI      F     SDFF_X1         7  0.009   0.000    0.180  
#---------------------------------------------------------------------------------------
Path 1632: VIOLATED (-0.143 ns) Setup Check with Pin cpuregs_reg[18][0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (R) cpuregs_reg[18][0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.231 (P)    0.114 (P)
            Arrival:=    0.213       -0.003

              Setup:-    0.030
      Required Time:=    0.182
       Launch Clock:=   -0.003
          Data Path:+    0.329
              Slack:=   -0.143

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK      R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q   F     SDFF_X1         3  0.073   0.094    0.091  
  FE_OCPC1459_latched_store/Z  -      A->Z    F     BUF_X1          2  0.019   0.037    0.127  
  FE_OCPC2494_latched_store/Z  -      A->Z    F     BUF_X1          1  0.008   0.030    0.157  
  FE_RC_1644_0/ZN              -      A2->ZN  R     NAND2_X2        1  0.007   0.027    0.184  
  FE_OFC393_n_17254/ZN         -      A->ZN   F     INV_X8         12  0.019   0.014    0.197  
  g177920/ZN                   -      A2->ZN  R     NAND2_X1        1  0.009   0.016    0.214  
  g171647/ZN                   -      A1->ZN  F     NAND3_X1        2  0.009   0.035    0.249  
  g156965_dup171645/ZN         -      A2->ZN  F     AND2_X4        15  0.025   0.050    0.299  
  g168024/ZN                   -      B1->ZN  R     OAI21_X1        1  0.014   0.026    0.326  
  cpuregs_reg[18][0]/D         -      D       R     DFF_X1          1  0.016   0.000    0.326  
#--------------------------------------------------------------------------------------------
Path 1633: VIOLATED (-0.132 ns) Setup Check with Pin mem_wdata_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.077
      Required Time:=    0.012
       Launch Clock:=   -0.004
          Data Path:+    0.148
              Slack:=   -0.132

#-------------------------------------------------------------------------------------------------------
# Timing Point                             Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  reg_op2_reg[0]/CK                        -      CK     R     (arrival)      63  0.073       -   -0.004  
  reg_op2_reg[0]/Q                         -      CK->Q  F     DFF_X1          2  0.073   0.108    0.104  
  FE_OCPC2260_FE_OFN119_mem_la_wdata_0/ZN  -      A->ZN  R     INV_X4          3  0.013   0.023    0.128  
  FE_OCPC995_FE_OFN119_mem_la_wdata_0/ZN   -      A->ZN  F     INV_X2          3  0.014   0.017    0.144  
  mem_wdata_reg[0]/D                       -      D      F     SDFF_X1         3  0.009   0.000    0.144  
#-------------------------------------------------------------------------------------------------------
Path 1634: VIOLATED (-0.131 ns) Setup Check with Pin mem_wdata_reg[6]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.078
      Required Time:=    0.011
       Launch Clock:=   -0.003
          Data Path:+    0.146
              Slack:=   -0.131

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[6]/CK      -      CK      R     (arrival)      63  0.073       -   -0.003  
  reg_op2_reg[6]/QN      -      CK->QN  R     DFF_X1          2  0.073   0.092    0.089  
  FE_OCPC2263_n_8383/ZN  -      A->ZN   F     INV_X2          4  0.019   0.017    0.105  
  FE_OCPC1438_n_8383/Z   -      A->Z    F     BUF_X2          7  0.009   0.037    0.142  
  mem_wdata_reg[6]/D     -      D       F     SDFF_X1         7  0.012   0.000    0.142  
#--------------------------------------------------------------------------------------
Path 1635: VIOLATED (-0.124 ns) Setup Check with Pin mem_wdata_reg[7]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.078
      Required Time:=    0.011
       Launch Clock:=   -0.003
          Data Path:+    0.138
              Slack:=   -0.124

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[7]/CK      -      CK      R     (arrival)      63  0.073       -   -0.003  
  reg_op2_reg[7]/QN      -      CK->QN  R     DFF_X1          1  0.073   0.087    0.084  
  FE_OCPC1439_n_8384/ZN  -      A->ZN   F     INV_X2          4  0.015   0.012    0.096  
  FE_OCPC1440_n_8384/Z   -      A->Z    F     BUF_X1          4  0.007   0.039    0.135  
  mem_wdata_reg[7]/D     -      D       F     SDFF_X1         4  0.014   0.000    0.135  
#--------------------------------------------------------------------------------------
Path 1636: VIOLATED (-0.113 ns) Setup Check with Pin mem_wdata_reg[4]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.089       -0.004

              Setup:-    0.078
      Required Time:=    0.011
       Launch Clock:=   -0.004
          Data Path:+    0.128
              Slack:=   -0.113

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  reg_op2_reg[4]/CK      -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op2_reg[4]/QN      -      CK->QN  R     DFF_X1          2  0.073   0.108    0.104  
  FE_OCPC2265_n_8381/ZN  -      A->ZN   F     INV_X4          8  0.032   0.020    0.124  
  mem_wdata_reg[4]/D     -      D       F     SDFF_X1         8  0.013   0.000    0.124  
#--------------------------------------------------------------------------------------
Path 1637: VIOLATED (-0.112 ns) Setup Check with Pin mem_wdata_reg[1]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.075
      Required Time:=    0.013
       Launch Clock:=   -0.004
          Data Path:+    0.129
              Slack:=   -0.112

#------------------------------------------------------------------------------------------------------
# Timing Point                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                 (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------
  reg_op2_reg[1]/CK                       -      CK     R     (arrival)      63  0.073       -   -0.004  
  reg_op2_reg[1]/Q                        -      CK->Q  F     DFF_X1          2  0.073   0.103    0.099  
  FE_OCPC2341_FE_OFN109_mem_la_wdata_1/Z  -      A->Z   F     CLKBUF_X2       1  0.010   0.025    0.125  
  mem_wdata_reg[1]/D                      -      D      F     SDFF_X1         1  0.005   0.000    0.125  
#------------------------------------------------------------------------------------------------------
Path 1638: VIOLATED (-0.111 ns) Setup Check with Pin latched_store_reg/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) latched_store_reg/CK
              Clock: (R) clk
           Endpoint: (F) latched_store_reg/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.084
      Required Time:=    0.013
       Launch Clock:=   -0.003
          Data Path:+    0.128
              Slack:=   -0.111

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  latched_store_reg/CK         -      CK     R     (arrival)      68  0.073       -   -0.003  
  latched_store_reg/Q          -      CK->Q  F     SDFF_X1         3  0.073   0.094    0.091  
  FE_OCPC2300_latched_store/Z  -      A->Z   F     CLKBUF_X1       1  0.019   0.034    0.124  
  latched_store_reg/SI         -      SI     F     SDFF_X1         1  0.007   0.000    0.124  
#-------------------------------------------------------------------------------------------
Path 1639: VIOLATED (-0.107 ns) Setup Check with Pin count_instr_reg[0]/CK->SE
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_instr_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_instr_reg[0]/SE
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.138 (P)    0.138 (P)
            Arrival:=    0.121        0.021

              Setup:-    0.084
      Required Time:=    0.036
       Launch Clock:=    0.021
          Data Path:+    0.122
              Slack:=   -0.107

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  count_instr_reg[0]/CK        -      CK     R     (arrival)      62  0.067       -    0.021  
  count_instr_reg[0]/Q         -      CK->Q  R     SDFF_X1         2  0.067   0.084    0.105  
  FE_OCPC1911_count_instr_0/Z  -      A->Z   R     BUF_X1          4  0.016   0.038    0.143  
  count_instr_reg[0]/SE        -      SE     R     SDFF_X1         4  0.019   0.000    0.143  
#-------------------------------------------------------------------------------------------
Path 1640: VIOLATED (-0.102 ns) Setup Check with Pin mem_wdata_reg[5]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.114 (P)
            Arrival:=    0.089       -0.003

              Setup:-    0.077
      Required Time:=    0.012
       Launch Clock:=   -0.003
          Data Path:+    0.117
              Slack:=   -0.102

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  reg_op2_reg[5]/CK    -      CK      R     (arrival)      63  0.073       -   -0.003  
  reg_op2_reg[5]/QN    -      CK->QN  R     DFF_X1          3  0.073   0.099    0.095  
  FE_OFC181_n_8382/ZN  -      A->ZN   F     INV_X2          5  0.024   0.019    0.114  
  mem_wdata_reg[5]/D   -      D       F     SDFF_X1         5  0.011   0.000    0.114  
#------------------------------------------------------------------------------------
Path 1641: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[27]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[27]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.115 (P)    0.115 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.076
      Required Time:=    0.021
       Launch Clock:=   -0.003
          Data Path:+    0.122
              Slack:=   -0.097

#-------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                      (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------
  mem_rdata_q_reg[27]/CK       -      CK     R     (arrival)      63  0.073       -   -0.003  
  mem_rdata_q_reg[27]/Q        -      CK->Q  F     SDFF_X1         1  0.073   0.083    0.080  
  FE_OFC159_mem_rdata_q_27/ZN  -      A->ZN  R     INV_X2          2  0.014   0.024    0.104  
  FE_OCPC1449_n_30419/ZN       -      A->ZN  F     INV_X2          4  0.014   0.015    0.119  
  mem_rdata_q_reg[27]/D        -      D      F     SDFF_X1         4  0.008   0.000    0.119  
#-------------------------------------------------------------------------------------------
Path 1642: VIOLATED (-0.097 ns) Setup Check with Pin count_cycle_reg[0]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) count_cycle_reg[0]/CK
              Clock: (R) clk
           Endpoint: (R) count_cycle_reg[0]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.029
      Required Time:=    0.070
       Launch Clock:=   -0.001
          Data Path:+    0.168
              Slack:=   -0.097

#--------------------------------------------------------------------------------------------
# Timing Point                 Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  count_cycle_reg[0]/CK        -      CK      R     (arrival)      61  0.069       -   -0.001  
  count_cycle_reg[0]/Q         -      CK->Q   F     DFF_X1          2  0.069   0.103    0.102  
  FE_OCPC1897_count_cycle_0/Z  -      A->Z    F     BUF_X1          4  0.010   0.042    0.143  
  g158181/ZN                   -      A1->ZN  R     NOR2_X1         1  0.015   0.024    0.167  
  count_cycle_reg[0]/D         -      D       R     DFF_X1          1  0.014   0.000    0.167  
#--------------------------------------------------------------------------------------------
Path 1643: VIOLATED (-0.097 ns) Setup Check with Pin cpuregs_reg[11][31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][31]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.083
      Required Time:=    0.015
       Launch Clock:=   -0.001
          Data Path:+    0.114
              Slack:=   -0.097

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][31]/CK  -      CK     R     (arrival)      63  0.070       -   -0.001  
  cpuregs_reg[11][31]/Q   -      CK->Q  F     SDFFR_X2        3  0.070   0.114    0.112  
  cpuregs_reg[11][31]/SI  -      SI     F     SDFFR_X2        3  0.021   0.000    0.112  
#--------------------------------------------------------------------------------------
Path 1644: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[22]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[22]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.077
      Required Time:=    0.026
       Launch Clock:=    0.003
          Data Path:+    0.120
              Slack:=   -0.097

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[22]/CK        -      CK     R     (arrival)      65  0.073       -    0.003  
  mem_rdata_q_reg[22]/Q         -      CK->Q  F     SDFF_X1         2  0.073   0.084    0.087  
  FE_OCPC1909_mem_rdata_q_22/Z  -      A->Z   F     BUF_X2          4  0.014   0.036    0.123  
  mem_rdata_q_reg[22]/D         -      D      F     SDFF_X1         4  0.010   0.000    0.123  
#--------------------------------------------------------------------------------------------
Path 1645: VIOLATED (-0.097 ns) Setup Check with Pin mem_rdata_q_reg[30]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[30]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.111 (P)    0.111 (P)
            Arrival:=    0.094       -0.006

              Setup:-    0.075
      Required Time:=    0.018
       Launch Clock:=   -0.006
          Data Path:+    0.121
              Slack:=   -0.097

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  mem_rdata_q_reg[30]/CK        -      CK     R     (arrival)      63  0.073       -   -0.006  
  mem_rdata_q_reg[30]/Q         -      CK->Q  F     SDFF_X1         3  0.073   0.089    0.083  
  FE_OCPC2271_mem_rdata_q_30/Z  -      A->Z   F     BUF_X2          3  0.017   0.032    0.115  
  mem_rdata_q_reg[30]/D         -      D      F     SDFF_X1         3  0.007   0.000    0.115  
#--------------------------------------------------------------------------------------------
Path 1646: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.109
              Slack:=   -0.091

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[14]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[14]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.109    0.098  
  mem_addr_reg[14]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.098  
#-----------------------------------------------------------------------------------
Path 1647: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.109
              Slack:=   -0.091

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[9]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[9]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.109    0.098  
  mem_addr_reg[9]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.098  
#----------------------------------------------------------------------------------
Path 1648: VIOLATED (-0.091 ns) Setup Check with Pin cpuregs_reg[11][29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][29]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.085
      Required Time:=    0.093
       Launch Clock:=    0.079
          Data Path:+    0.106
              Slack:=   -0.091

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][29]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[11][29]/Q   -      CK->Q  F     SDFFR_X1        3  0.069   0.106    0.185  
  cpuregs_reg[11][29]/SI  -      SI     F     SDFFR_X1        3  0.022   0.000    0.185  
#--------------------------------------------------------------------------------------
Path 1649: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[16]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[16]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[16]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.108
              Slack:=   -0.091

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[16]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[16]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.108    0.097  
  mem_addr_reg[16]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.097  
#-----------------------------------------------------------------------------------
Path 1650: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[15]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[15]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[15]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.108
              Slack:=   -0.091

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[15]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[15]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.108    0.097  
  mem_addr_reg[15]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.097  
#-----------------------------------------------------------------------------------
Path 1651: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.083
      Required Time:=    0.005
       Launch Clock:=   -0.012
          Data Path:+    0.108
              Slack:=   -0.091

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[3]/CK  -      CK     R     (arrival)      75  0.075       -   -0.012  
  mem_addr_reg[3]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.108    0.096  
  mem_addr_reg[3]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#----------------------------------------------------------------------------------
Path 1652: VIOLATED (-0.091 ns) Setup Check with Pin mem_addr_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.108
              Slack:=   -0.091

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[11]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[11]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.108    0.097  
  mem_addr_reg[11]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.097  
#-----------------------------------------------------------------------------------
Path 1653: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.108
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[28]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[28]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.108    0.097  
  mem_addr_reg[28]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.097  
#-----------------------------------------------------------------------------------
Path 1654: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[25]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[25]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[25]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1655: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[13]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[13]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[13]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1656: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[17]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[17]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[17]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[17]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[17]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[17]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1657: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[26]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[26]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[26]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1658: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[12]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[12]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[12]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1659: VIOLATED (-0.090 ns) Setup Check with Pin mem_addr_reg[20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.107
              Slack:=   -0.090

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[20]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[20]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.107    0.096  
  mem_addr_reg[20]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.096  
#-----------------------------------------------------------------------------------
Path 1660: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.083
      Required Time:=    0.014
       Launch Clock:=   -0.004
          Data Path:+    0.107
              Slack:=   -0.089

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[4]/CK  -      CK     R     (arrival)      63  0.073       -   -0.004  
  mem_addr_reg[4]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.107    0.103  
  mem_addr_reg[4]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#----------------------------------------------------------------------------------
Path 1661: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[22]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.106
              Slack:=   -0.089

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[22]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[22]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.106    0.095  
  mem_addr_reg[22]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.095  
#-----------------------------------------------------------------------------------
Path 1662: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.106
              Slack:=   -0.089

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[21]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[21]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.106    0.095  
  mem_addr_reg[21]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.095  
#-----------------------------------------------------------------------------------
Path 1663: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.083
      Required Time:=    0.014
       Launch Clock:=   -0.004
          Data Path:+    0.106
              Slack:=   -0.089

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[6]/CK  -      CK     R     (arrival)      63  0.073       -   -0.004  
  mem_addr_reg[6]/Q   -      CK->Q  F     SDFFR_X2        2  0.073   0.106    0.103  
  mem_addr_reg[6]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.103  
#----------------------------------------------------------------------------------
Path 1664: VIOLATED (-0.089 ns) Setup Check with Pin decoded_imm_j_reg[13]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[13]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[13]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.090
      Required Time:=    0.012
       Launch Clock:=    0.002
          Data Path:+    0.099
              Slack:=   -0.089

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[13]/CK  -      CK     R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[13]/Q   -      CK->Q  F     SDFF_X1         4  0.073   0.099    0.101  
  decoded_imm_j_reg[13]/SI  -      SI     F     SDFF_X1         4  0.022   0.000    0.101  
#----------------------------------------------------------------------------------------
Path 1665: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[19]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[19]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[19]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.106
              Slack:=   -0.089

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[19]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[19]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.106    0.095  
  mem_addr_reg[19]/SI  -      SI     F     SDFFR_X2        2  0.018   0.000    0.095  
#-----------------------------------------------------------------------------------
Path 1666: VIOLATED (-0.089 ns) Setup Check with Pin mem_addr_reg[23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.106
              Slack:=   -0.089

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[23]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[23]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.106    0.095  
  mem_addr_reg[23]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.095  
#-----------------------------------------------------------------------------------
Path 1667: VIOLATED (-0.088 ns) Setup Check with Pin mem_addr_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.083
      Required Time:=    0.006
       Launch Clock:=   -0.011
          Data Path:+    0.106
              Slack:=   -0.088

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[24]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[24]/Q   -      CK->Q  F     SDFFR_X2        2  0.075   0.106    0.095  
  mem_addr_reg[24]/SI  -      SI     F     SDFFR_X2        2  0.017   0.000    0.095  
#-----------------------------------------------------------------------------------
Path 1668: VIOLATED (-0.087 ns) Setup Check with Pin is_lui_auipc_jal_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lui_reg/CK
              Clock: (R) clk
           Endpoint: (F) is_lui_auipc_jal_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.100       -0.001

              Setup:-    0.022
      Required Time:=    0.077
       Launch Clock:=   -0.001
          Data Path:+    0.165
              Slack:=   -0.087

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_lui_reg/CK          -      CK      R     (arrival)      68  0.073       -   -0.001  
  instr_lui_reg/Q           -      CK->Q   F     DFF_X1          2  0.073   0.099    0.098  
  FE_OCPC1906_instr_lui/ZN  -      A->ZN   R     INV_X1          1  0.007   0.017    0.115  
  FE_RC_2709_0/ZN           -      A3->ZN  F     NAND3_X2        1  0.011   0.021    0.136  
  FE_RC_2710_0/ZN           -      A->ZN   R     INV_X2          2  0.010   0.020    0.157  
  g78124/ZN                 -      A->ZN   F     INV_X1          1  0.012   0.007    0.164  
  is_lui_auipc_jal_reg/D    -      D       F     DFF_X1          1  0.004   0.000    0.164  
#-----------------------------------------------------------------------------------------
Path 1669: VIOLATED (-0.083 ns) Setup Check with Pin cpuregs_reg[9][25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][25]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.084
      Required Time:=    0.095
       Launch Clock:=    0.079
          Data Path:+    0.099
              Slack:=   -0.083

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][25]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[9][25]/Q   -      CK->Q  F     SDFFR_X1        3  0.069   0.099    0.178  
  cpuregs_reg[9][25]/SI  -      SI     F     SDFFR_X1        3  0.019   0.000    0.178  
#-------------------------------------------------------------------------------------
Path 1670: VIOLATED (-0.083 ns) Setup Check with Pin mem_rdata_q_reg[24]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[24]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.121 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.082
      Required Time:=    0.021
       Launch Clock:=    0.003
          Data Path:+    0.101
              Slack:=   -0.083

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[24]/CK  -      CK     R     (arrival)      65  0.073       -    0.003  
  mem_rdata_q_reg[24]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.101    0.104  
  mem_rdata_q_reg[24]/D   -      D      F     SDFF_X1         3  0.023   0.000    0.104  
#--------------------------------------------------------------------------------------
Path 1671: VIOLATED (-0.082 ns) Setup Check with Pin mem_rdata_q_reg[23]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[23]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[23]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.082
      Required Time:=    0.015
       Launch Clock:=   -0.004
          Data Path:+    0.101
              Slack:=   -0.082

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[23]/CK  -      CK     R     (arrival)      63  0.073       -   -0.004  
  mem_rdata_q_reg[23]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.101    0.097  
  mem_rdata_q_reg[23]/D   -      D      F     SDFF_X1         3  0.023   0.000    0.097  
#--------------------------------------------------------------------------------------
Path 1672: VIOLATED (-0.081 ns) Setup Check with Pin cpuregs_reg[11][30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][30]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.084
      Required Time:=    0.015
       Launch Clock:=   -0.001
          Data Path:+    0.097
              Slack:=   -0.081

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][30]/CK  -      CK     R     (arrival)      63  0.070       -   -0.001  
  cpuregs_reg[11][30]/Q   -      CK->Q  F     SDFFR_X1        3  0.070   0.097    0.096  
  cpuregs_reg[11][30]/SI  -      SI     F     SDFFR_X1        3  0.018   0.000    0.096  
#--------------------------------------------------------------------------------------
Path 1673: VIOLATED (-0.080 ns) Setup Check with Pin mem_rdata_q_reg[31]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[31]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.081
      Required Time:=    0.015
       Launch Clock:=   -0.003
          Data Path:+    0.099
              Slack:=   -0.080

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[31]/CK  -      CK     R     (arrival)      63  0.073       -   -0.003  
  mem_rdata_q_reg[31]/Q   -      CK->Q  F     SDFF_X1         6  0.073   0.099    0.095  
  mem_rdata_q_reg[31]/D   -      D      F     SDFF_X1         6  0.022   0.000    0.095  
#--------------------------------------------------------------------------------------
Path 1674: VIOLATED (-0.079 ns) Setup Check with Pin decoded_imm_j_reg[14]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[14]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[14]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.088
      Required Time:=    0.014
       Launch Clock:=    0.002
          Data Path:+    0.091
              Slack:=   -0.079

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[14]/CK  -      CK     R     (arrival)      65  0.073       -    0.002  
  decoded_imm_j_reg[14]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.091    0.093  
  decoded_imm_j_reg[14]/SI  -      SI     F     SDFF_X1         3  0.018   0.000    0.093  
#----------------------------------------------------------------------------------------
Path 1675: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[11][24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][24]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.083
      Required Time:=    0.095
       Launch Clock:=    0.079
          Data Path:+    0.096
              Slack:=   -0.079

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][24]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[11][24]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.096    0.174  
  cpuregs_reg[11][24]/SI  -      SI     F     SDFFR_X1        2  0.017   0.000    0.174  
#--------------------------------------------------------------------------------------
Path 1676: VIOLATED (-0.079 ns) Setup Check with Pin cpuregs_reg[9][27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][27]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.083
      Required Time:=    0.095
       Launch Clock:=    0.078
          Data Path:+    0.095
              Slack:=   -0.079

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][27]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][27]/Q   -      CK->Q  F     SDFFR_X1        3  0.069   0.095    0.174  
  cpuregs_reg[9][27]/SI  -      SI     F     SDFFR_X1        3  0.017   0.000    0.174  
#-------------------------------------------------------------------------------------
Path 1677: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[11][28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][28]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.198 (P)
            Arrival:=    0.181        0.081

              Setup:-    0.083
      Required Time:=    0.097
       Launch Clock:=    0.081
          Data Path:+    0.095
              Slack:=   -0.078

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][28]/CK  -      CK     R     (arrival)      65  0.071       -    0.081  
  cpuregs_reg[11][28]/Q   -      CK->Q  F     SDFFR_X1        3  0.071   0.095    0.176  
  cpuregs_reg[11][28]/SI  -      SI     F     SDFFR_X1        3  0.017   0.000    0.176  
#--------------------------------------------------------------------------------------
Path 1678: VIOLATED (-0.078 ns) Setup Check with Pin cpuregs_reg[9][20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.083
      Required Time:=    0.095
       Launch Clock:=    0.078
          Data Path:+    0.095
              Slack:=   -0.078

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][20]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][20]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.095    0.173  
  cpuregs_reg[9][20]/SI  -      SI     F     SDFFR_X1        2  0.017   0.000    0.173  
#-------------------------------------------------------------------------------------
Path 1679: VIOLATED (-0.077 ns) Setup Check with Pin mem_rdata_q_reg[21]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[21]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[21]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.081
      Required Time:=    0.016
       Launch Clock:=   -0.003
          Data Path:+    0.097
              Slack:=   -0.077

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[21]/CK  -      CK     R     (arrival)      63  0.073       -   -0.003  
  mem_rdata_q_reg[21]/Q   -      CK->Q  F     SDFF_X1         5  0.073   0.097    0.093  
  mem_rdata_q_reg[21]/D   -      D      F     SDFF_X1         5  0.020   0.000    0.093  
#--------------------------------------------------------------------------------------
Path 1680: VIOLATED (-0.076 ns) Setup Check with Pin decoded_imm_j_reg[12]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) decoded_imm_j_reg[12]/CK
              Clock: (R) clk
           Endpoint: (F) decoded_imm_j_reg[12]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.087
      Required Time:=    0.015
       Launch Clock:=    0.003
          Data Path:+    0.089
              Slack:=   -0.076

#----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                   (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------
  decoded_imm_j_reg[12]/CK  -      CK     R     (arrival)      65  0.073       -    0.003  
  decoded_imm_j_reg[12]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.089    0.091  
  decoded_imm_j_reg[12]/SI  -      SI     F     SDFF_X1         3  0.016   0.000    0.091  
#----------------------------------------------------------------------------------------
Path 1681: VIOLATED (-0.076 ns) Setup Check with Pin cpuregs_reg[9][31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][31]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.101        0.001

              Setup:-    0.083
      Required Time:=    0.018
       Launch Clock:=    0.001
          Data Path:+    0.093
              Slack:=   -0.076

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][31]/CK  -      CK     R     (arrival)      64  0.072       -    0.001  
  cpuregs_reg[9][31]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.093    0.093  
  cpuregs_reg[9][31]/SI  -      SI     F     SDFFR_X1        2  0.016   0.000    0.093  
#-------------------------------------------------------------------------------------
Path 1682: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[3][27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][27]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.195 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.083
      Required Time:=    0.095
       Launch Clock:=    0.078
          Data Path:+    0.093
              Slack:=   -0.075

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][27]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[3][27]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.093    0.170  
  cpuregs_reg[3][27]/SI  -      SI     F     SDFFR_X1        2  0.016   0.000    0.170  
#-------------------------------------------------------------------------------------
Path 1683: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[3][23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.083
      Required Time:=    0.096
       Launch Clock:=    0.079
          Data Path:+    0.092
              Slack:=   -0.075

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][23]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[3][23]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.092    0.171  
  cpuregs_reg[3][23]/SI  -      SI     F     SDFFR_X1        2  0.016   0.000    0.171  
#-------------------------------------------------------------------------------------
Path 1684: VIOLATED (-0.075 ns) Setup Check with Pin cpuregs_reg[3][18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][18]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.083
      Required Time:=    0.096
       Launch Clock:=    0.079
          Data Path:+    0.092
              Slack:=   -0.075

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][18]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[3][18]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.092    0.171  
  cpuregs_reg[3][18]/SI  -      SI     F     SDFFR_X1        2  0.016   0.000    0.171  
#-------------------------------------------------------------------------------------
Path 1685: VIOLATED (-0.073 ns) Setup Check with Pin cpuregs_reg[11][23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.180        0.080

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.080
          Data Path:+    0.091
              Slack:=   -0.073

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][23]/CK  -      CK     R     (arrival)      63  0.069       -    0.080  
  cpuregs_reg[11][23]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.091    0.170  
  cpuregs_reg[11][23]/SI  -      SI     F     SDFFR_X1        2  0.015   0.000    0.170  
#--------------------------------------------------------------------------------------
Path 1686: VIOLATED (-0.073 ns) Setup Check with Pin mem_wdata_reg[3]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) reg_op2_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.114 (P)
            Arrival:=    0.088       -0.004

              Setup:-    0.075
      Required Time:=    0.013
       Launch Clock:=   -0.004
          Data Path:+    0.090
              Slack:=   -0.073

#-----------------------------------------------------------------------------------
# Timing Point        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  reg_op2_reg[3]/CK   -      CK      R     (arrival)      63  0.073       -   -0.004  
  reg_op2_reg[3]/QN   -      CK->QN  R     DFF_X1          1  0.073   0.080    0.077  
  fopt180695/ZN       -      A->ZN   F     INV_X1          1  0.010   0.010    0.086  
  mem_wdata_reg[3]/D  -      D       F     SDFF_X1         1  0.005   0.000    0.086  
#-----------------------------------------------------------------------------------
Path 1687: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[11][18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][18]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.180        0.080

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.080
          Data Path:+    0.090
              Slack:=   -0.072

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][18]/CK  -      CK     R     (arrival)      63  0.069       -    0.080  
  cpuregs_reg[11][18]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.090    0.170  
  cpuregs_reg[11][18]/SI  -      SI     F     SDFFR_X1        2  0.015   0.000    0.170  
#--------------------------------------------------------------------------------------
Path 1688: VIOLATED (-0.072 ns) Setup Check with Pin cpuregs_reg[11][20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.079
          Data Path:+    0.090
              Slack:=   -0.072

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][20]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[11][20]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.090    0.169  
  cpuregs_reg[11][20]/SI  -      SI     F     SDFFR_X1        2  0.015   0.000    0.169  
#--------------------------------------------------------------------------------------
Path 1689: VIOLATED (-0.072 ns) Setup Check with Pin mem_addr_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.089
              Slack:=   -0.072

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[27]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[27]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.089    0.079  
  mem_addr_reg[27]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.079  
#-----------------------------------------------------------------------------------
Path 1690: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[3][30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][30]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.101        0.001

              Setup:-    0.082
      Required Time:=    0.019
       Launch Clock:=    0.001
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][30]/CK  -      CK     R     (arrival)      64  0.072       -    0.001  
  cpuregs_reg[3][30]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.089    0.090  
  cpuregs_reg[3][30]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.090  
#-------------------------------------------------------------------------------------
Path 1691: VIOLATED (-0.071 ns) Setup Check with Pin mem_rdata_q_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100       -0.000

              Setup:-    0.087
      Required Time:=    0.013
       Launch Clock:=   -0.000
          Data Path:+    0.085
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[10]/CK  -      CK     R     (arrival)      68  0.073       -   -0.000  
  mem_rdata_q_reg[10]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.085    0.085  
  mem_rdata_q_reg[10]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.085  
#--------------------------------------------------------------------------------------
Path 1692: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[11][25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][25]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.180        0.080

              Setup:-    0.082
      Required Time:=    0.098
       Launch Clock:=    0.080
          Data Path:+    0.089
              Slack:=   -0.071

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][25]/CK  -      CK     R     (arrival)      63  0.069       -    0.080  
  cpuregs_reg[11][25]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.089    0.169  
  cpuregs_reg[11][25]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.169  
#--------------------------------------------------------------------------------------
Path 1693: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[9][26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][26]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.082
      Required Time:=    0.020
       Launch Clock:=    0.002
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][26]/CK  -      CK     R     (arrival)      64  0.072       -    0.002  
  cpuregs_reg[9][26]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.089    0.091  
  cpuregs_reg[9][26]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.091  
#-------------------------------------------------------------------------------------
Path 1694: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[9][23]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][23]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][23]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.079
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][23]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[9][23]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.089    0.168  
  cpuregs_reg[9][23]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.168  
#-------------------------------------------------------------------------------------
Path 1695: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[3][22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.082
      Required Time:=    0.020
       Launch Clock:=    0.002
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][22]/CK  -      CK     R     (arrival)      64  0.072       -    0.002  
  cpuregs_reg[3][22]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.089    0.091  
  cpuregs_reg[3][22]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.091  
#-------------------------------------------------------------------------------------
Path 1696: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[3][29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][29]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.079
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][29]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[3][29]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.089    0.167  
  cpuregs_reg[3][29]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.167  
#-------------------------------------------------------------------------------------
Path 1697: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[3][31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][31]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.101        0.001

              Setup:-    0.082
      Required Time:=    0.019
       Launch Clock:=    0.001
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][31]/CK  -      CK     R     (arrival)      64  0.072       -    0.001  
  cpuregs_reg[3][31]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.089    0.089  
  cpuregs_reg[3][31]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.089  
#-------------------------------------------------------------------------------------
Path 1698: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[9][29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][29]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.195 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.096
       Launch Clock:=    0.078
          Data Path:+    0.089
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][29]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][29]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.089    0.166  
  cpuregs_reg[9][29]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1699: VIOLATED (-0.071 ns) Setup Check with Pin cpuregs_reg[3][26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][26]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.120 (P)    0.120 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.082
      Required Time:=    0.020
       Launch Clock:=    0.002
          Data Path:+    0.088
              Slack:=   -0.071

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][26]/CK  -      CK     R     (arrival)      64  0.072       -    0.002  
  cpuregs_reg[3][26]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.088    0.090  
  cpuregs_reg[3][26]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.090  
#-------------------------------------------------------------------------------------
Path 1700: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[11][21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][21]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.079
          Data Path:+    0.089
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][21]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[11][21]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.089    0.167  
  cpuregs_reg[11][21]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.167  
#--------------------------------------------------------------------------------------
Path 1701: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][28]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.082
      Required Time:=    0.020
       Launch Clock:=    0.002
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][28]/CK  -      CK     R     (arrival)      64  0.072       -    0.002  
  cpuregs_reg[3][28]/Q   -      CK->Q  F     SDFFR_X1        2  0.072   0.088    0.090  
  cpuregs_reg[3][28]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.090  
#-------------------------------------------------------------------------------------
Path 1702: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[9][24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][24]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.096
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][24]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][24]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.166  
  cpuregs_reg[9][24]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1703: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[11][26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][26]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.116 (P)    0.116 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.082
      Required Time:=    0.017
       Launch Clock:=   -0.001
          Data Path:+    0.088
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][26]/CK  -      CK     R     (arrival)      63  0.070       -   -0.001  
  cpuregs_reg[11][26]/Q   -      CK->Q  F     SDFFR_X1        2  0.070   0.088    0.087  
  cpuregs_reg[11][26]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.087  
#--------------------------------------------------------------------------------------
Path 1704: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[9][28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][28]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.198 (P)    0.198 (P)
            Arrival:=    0.181        0.081

              Setup:-    0.082
      Required Time:=    0.099
       Launch Clock:=    0.081
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][28]/CK  -      CK     R     (arrival)      65  0.071       -    0.081  
  cpuregs_reg[9][28]/Q   -      CK->Q  F     SDFFR_X1        2  0.071   0.088    0.169  
  cpuregs_reg[9][28]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.169  
#-------------------------------------------------------------------------------------
Path 1705: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][25]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.197 (P)    0.197 (P)
            Arrival:=    0.179        0.079

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.079
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][25]/CK  -      CK     R     (arrival)      63  0.069       -    0.079  
  cpuregs_reg[3][25]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.167  
  cpuregs_reg[3][25]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.167  
#-------------------------------------------------------------------------------------
Path 1706: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[20]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[20]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[20]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.080
      Required Time:=    0.017
       Launch Clock:=   -0.003
          Data Path:+    0.090
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[20]/CK  -      CK     R     (arrival)      63  0.073       -   -0.003  
  mem_rdata_q_reg[20]/Q   -      CK->Q  F     SDFF_X1         3  0.073   0.090    0.087  
  mem_rdata_q_reg[20]/D   -      D      F     SDFF_X1         3  0.017   0.000    0.087  
#--------------------------------------------------------------------------------------
Path 1707: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][21]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.096
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][21]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[3][21]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.166  
  cpuregs_reg[3][21]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1708: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[9][18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][18]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][18]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][18]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.166  
  cpuregs_reg[9][18]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1709: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][24]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.097
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][24]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[3][24]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.166  
  cpuregs_reg[3][24]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1710: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[11][27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][27]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.195 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.096
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][27]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[11][27]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.165  
  cpuregs_reg[11][27]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.165  
#--------------------------------------------------------------------------------------
Path 1711: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[3][20]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[3][20]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[3][20]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.082
      Required Time:=    0.096
       Launch Clock:=    0.078
          Data Path:+    0.088
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[3][20]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[3][20]/Q   -      CK->Q  F     SDFFR_X1        2  0.069   0.088    0.166  
  cpuregs_reg[3][20]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.166  
#-------------------------------------------------------------------------------------
Path 1712: VIOLATED (-0.070 ns) Setup Check with Pin cpuregs_reg[11][22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[11][22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[11][22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.117 (P)    0.117 (P)
            Arrival:=    0.099       -0.001

              Setup:-    0.082
      Required Time:=    0.017
       Launch Clock:=   -0.001
          Data Path:+    0.088
              Slack:=   -0.070

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  cpuregs_reg[11][22]/CK  -      CK     R     (arrival)      63  0.070       -   -0.001  
  cpuregs_reg[11][22]/Q   -      CK->Q  F     SDFFR_X1        2  0.070   0.088    0.087  
  cpuregs_reg[11][22]/SI  -      SI     F     SDFFR_X1        2  0.014   0.000    0.087  
#--------------------------------------------------------------------------------------
Path 1713: VIOLATED (-0.070 ns) Setup Check with Pin mem_rdata_q_reg[9]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[9]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[9]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100       -0.000

              Setup:-    0.086
      Required Time:=    0.014
       Launch Clock:=   -0.000
          Data Path:+    0.083
              Slack:=   -0.070

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[9]/CK  -      CK     R     (arrival)      68  0.073       -   -0.000  
  mem_rdata_q_reg[9]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.083    0.083  
  mem_rdata_q_reg[9]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.083  
#-------------------------------------------------------------------------------------
Path 1714: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[25]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[25]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100        0.000

              Setup:-    0.079
      Required Time:=    0.021
       Launch Clock:=    0.000
          Data Path:+    0.090
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[25]/CK  -      CK     R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[25]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.090    0.090  
  mem_rdata_q_reg[25]/D   -      D      F     SDFF_X1         2  0.017   0.000    0.090  
#--------------------------------------------------------------------------------------
Path 1715: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100       -0.000

              Setup:-    0.086
      Required Time:=    0.014
       Launch Clock:=   -0.000
          Data Path:+    0.083
              Slack:=   -0.069

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  mem_rdata_q_reg[8]/CK  -      CK     R     (arrival)      68  0.073       -   -0.000  
  mem_rdata_q_reg[8]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.083    0.083  
  mem_rdata_q_reg[8]/SI  -      SI     F     SDFF_X1         2  0.014   0.000    0.083  
#-------------------------------------------------------------------------------------
Path 1716: VIOLATED (-0.069 ns) Setup Check with Pin mem_addr_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.087
              Slack:=   -0.069

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[5]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[5]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.087    0.076  
  mem_addr_reg[5]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.076  
#----------------------------------------------------------------------------------
Path 1717: VIOLATED (-0.069 ns) Setup Check with Pin mem_rdata_q_reg[26]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[26]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.121 (P)    0.121 (P)
            Arrival:=    0.103        0.003

              Setup:-    0.079
      Required Time:=    0.024
       Launch Clock:=    0.003
          Data Path:+    0.089
              Slack:=   -0.069

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[26]/CK  -      CK     R     (arrival)      65  0.073       -    0.003  
  mem_rdata_q_reg[26]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.089    0.093  
  mem_rdata_q_reg[26]/D   -      D      F     SDFF_X1         2  0.017   0.000    0.093  
#--------------------------------------------------------------------------------------
Path 1718: VIOLATED (-0.069 ns) Setup Check with Pin mem_addr_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.087
              Slack:=   -0.069

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[29]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[29]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.087    0.076  
  mem_addr_reg[29]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.076  
#-----------------------------------------------------------------------------------
Path 1719: VIOLATED (-0.068 ns) Setup Check with Pin mem_wdata_reg[3]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[3]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[3]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.086
      Required Time:=    0.002
       Launch Clock:=   -0.012
          Data Path:+    0.082
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[3]/CK  -      CK     R     (arrival)      75  0.075       -   -0.012  
  mem_wdata_reg[3]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.082    0.070  
  mem_wdata_reg[3]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.070  
#-----------------------------------------------------------------------------------
Path 1720: VIOLATED (-0.068 ns) Setup Check with Pin mem_addr_reg[18]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[18]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[18]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.086
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[18]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[18]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.075  
  mem_addr_reg[18]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1721: VIOLATED (-0.068 ns) Setup Check with Pin mem_rdata_q_reg[29]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[29]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100        0.000

              Setup:-    0.079
      Required Time:=    0.021
       Launch Clock:=    0.000
          Data Path:+    0.089
              Slack:=   -0.068

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[29]/CK  -      CK     R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[29]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.089    0.089  
  mem_rdata_q_reg[29]/D   -      D      F     SDFF_X1         2  0.016   0.000    0.089  
#--------------------------------------------------------------------------------------
Path 1722: VIOLATED (-0.068 ns) Setup Check with Pin mem_rdata_q_reg[11]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[11]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[11]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.086
      Required Time:=    0.010
       Launch Clock:=   -0.004
          Data Path:+    0.082
              Slack:=   -0.068

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[11]/CK  -      CK     R     (arrival)      68  0.073       -   -0.004  
  mem_rdata_q_reg[11]/Q   -      CK->Q  F     SDFF_X1         2  0.073   0.082    0.078  
  mem_rdata_q_reg[11]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.078  
#--------------------------------------------------------------------------------------
Path 1723: VIOLATED (-0.068 ns) Setup Check with Pin mem_wdata_reg[1]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[1]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[1]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.086
      Required Time:=    0.002
       Launch Clock:=   -0.012
          Data Path:+    0.082
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[1]/CK  -      CK     R     (arrival)      75  0.075       -   -0.012  
  mem_wdata_reg[1]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.082    0.070  
  mem_wdata_reg[1]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.070  
#-----------------------------------------------------------------------------------
Path 1724: VIOLATED (-0.068 ns) Setup Check with Pin mem_addr_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.086
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[30]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[30]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.075  
  mem_addr_reg[30]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1725: VIOLATED (-0.068 ns) Setup Check with Pin mem_wdata_reg[0]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[0]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[0]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.082
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[0]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[0]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.082    0.070  
  mem_wdata_reg[0]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.070  
#-----------------------------------------------------------------------------------
Path 1726: VIOLATED (-0.068 ns) Setup Check with Pin mem_addr_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.086
              Slack:=   -0.068

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[7]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[7]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.075  
  mem_addr_reg[7]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#----------------------------------------------------------------------------------
Path 1727: VIOLATED (-0.068 ns) Setup Check with Pin mem_addr_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.082
      Required Time:=    0.006
       Launch Clock:=   -0.012
          Data Path:+    0.086
              Slack:=   -0.068

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[2]/CK  -      CK     R     (arrival)      75  0.075       -   -0.012  
  mem_addr_reg[2]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.074  
  mem_addr_reg[2]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.074  
#----------------------------------------------------------------------------------
Path 1728: VIOLATED (-0.068 ns) Setup Check with Pin mem_rdata_q_reg[28]/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_rdata_q_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_rdata_q_reg[28]/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.118 (P)    0.118 (P)
            Arrival:=    0.100        0.000

              Setup:-    0.079
      Required Time:=    0.021
       Launch Clock:=    0.000
          Data Path:+    0.089
              Slack:=   -0.068

#--------------------------------------------------------------------------------------
# Timing Point            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  mem_rdata_q_reg[28]/CK  -      CK     R     (arrival)      62  0.072       -    0.000  
  mem_rdata_q_reg[28]/Q   -      CK->Q  F     SDFF_X1         2  0.072   0.089    0.089  
  mem_rdata_q_reg[28]/D   -      D      F     SDFF_X1         2  0.016   0.000    0.089  
#--------------------------------------------------------------------------------------
Path 1729: VIOLATED (-0.068 ns) Setup Check with Pin mem_addr_reg[10]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[10]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[10]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.114 (P)
            Arrival:=    0.097       -0.003

              Setup:-    0.082
      Required Time:=    0.015
       Launch Clock:=   -0.003
          Data Path:+    0.086
              Slack:=   -0.068

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[10]/CK  -      CK     R     (arrival)      63  0.073       -   -0.003  
  mem_addr_reg[10]/Q   -      CK->Q  F     SDFFR_X1        2  0.073   0.086    0.082  
  mem_addr_reg[10]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.082  
#-----------------------------------------------------------------------------------
Path 1730: VIOLATED (-0.067 ns) Setup Check with Pin mem_addr_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.086
              Slack:=   -0.067

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_addr_reg[31]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[31]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.075  
  mem_addr_reg[31]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.075  
#-----------------------------------------------------------------------------------
Path 1731: VIOLATED (-0.067 ns) Setup Check with Pin mem_wdata_reg[26]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[26]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[26]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.081
              Slack:=   -0.067

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[26]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[26]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.081    0.070  
  mem_wdata_reg[26]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.070  
#------------------------------------------------------------------------------------
Path 1732: VIOLATED (-0.067 ns) Setup Check with Pin mem_addr_reg[8]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_addr_reg[8]/CK
              Clock: (R) clk
           Endpoint: (F) mem_addr_reg[8]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.082
      Required Time:=    0.007
       Launch Clock:=   -0.011
          Data Path:+    0.086
              Slack:=   -0.067

#----------------------------------------------------------------------------------
# Timing Point        Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                             (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------
  mem_addr_reg[8]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_addr_reg[8]/Q   -      CK->Q  F     SDFFR_X1        2  0.075   0.086    0.074  
  mem_addr_reg[8]/SI  -      SI     F     SDFFR_X1        2  0.013   0.000    0.074  
#----------------------------------------------------------------------------------
Path 1733: VIOLATED (-0.067 ns) Setup Check with Pin mem_wdata_reg[28]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[28]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[28]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.080
              Slack:=   -0.067

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[28]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[28]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.069  
  mem_wdata_reg[28]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.069  
#------------------------------------------------------------------------------------
Path 1734: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[24]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[24]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[24]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.080
              Slack:=   -0.066

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[24]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[24]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.069  
  mem_wdata_reg[24]/SI  -      SI     F     SDFF_X1         2  0.013   0.000    0.069  
#------------------------------------------------------------------------------------
Path 1735: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[31]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[31]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[31]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.080
              Slack:=   -0.066

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[31]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[31]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.069  
  mem_wdata_reg[31]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.069  
#------------------------------------------------------------------------------------
Path 1736: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[27]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[27]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[27]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.088       -0.012

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.012
          Data Path:+    0.080
              Slack:=   -0.066

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[27]/CK  -      CK     R     (arrival)      75  0.075       -   -0.012  
  mem_wdata_reg[27]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.068  
  mem_wdata_reg[27]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.068  
#------------------------------------------------------------------------------------
Path 1737: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[25]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[25]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[25]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.080
              Slack:=   -0.066

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[25]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[25]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.069  
  mem_wdata_reg[25]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.069  
#------------------------------------------------------------------------------------
Path 1738: VIOLATED (-0.066 ns) Setup Check with Pin mem_wdata_reg[5]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[5]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[5]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.080
              Slack:=   -0.066

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[5]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[5]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.080    0.069  
  mem_wdata_reg[5]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.069  
#-----------------------------------------------------------------------------------
Path 1739: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[7]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[7]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[7]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.107 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.065

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[7]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[7]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.069  
  mem_wdata_reg[7]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.069  
#-----------------------------------------------------------------------------------
Path 1740: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[4]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[4]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[4]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.065

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[4]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[4]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.068  
  mem_wdata_reg[4]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.068  
#-----------------------------------------------------------------------------------
Path 1741: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[29]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[29]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[29]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.065

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[29]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[29]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.068  
  mem_wdata_reg[29]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.068  
#------------------------------------------------------------------------------------
Path 1742: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[2]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[2]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[2]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.065

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[2]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[2]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.068  
  mem_wdata_reg[2]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.068  
#-----------------------------------------------------------------------------------
Path 1743: VIOLATED (-0.065 ns) Setup Check with Pin mem_wdata_reg[30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[30]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.065

#------------------------------------------------------------------------------------
# Timing Point          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  mem_wdata_reg[30]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[30]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.067  
  mem_wdata_reg[30]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.067  
#------------------------------------------------------------------------------------
Path 1744: VIOLATED (-0.064 ns) Setup Check with Pin mem_wdata_reg[6]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) mem_wdata_reg[6]/CK
              Clock: (R) clk
           Endpoint: (F) mem_wdata_reg[6]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.106 (P)    0.106 (P)
            Arrival:=    0.089       -0.011

              Setup:-    0.086
      Required Time:=    0.003
       Launch Clock:=   -0.011
          Data Path:+    0.079
              Slack:=   -0.064

#-----------------------------------------------------------------------------------
# Timing Point         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------
  mem_wdata_reg[6]/CK  -      CK     R     (arrival)      75  0.075       -   -0.011  
  mem_wdata_reg[6]/Q   -      CK->Q  F     SDFF_X1         2  0.075   0.079    0.067  
  mem_wdata_reg[6]/SI  -      SI     F     SDFF_X1         2  0.012   0.000    0.067  
#-----------------------------------------------------------------------------------
Path 1745: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[9][30]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][30]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][30]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.119 (P)    0.119 (P)
            Arrival:=    0.102        0.002

              Setup:-    0.081
      Required Time:=    0.020
       Launch Clock:=    0.002
          Data Path:+    0.083
              Slack:=   -0.064

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][30]/CK  -      CK     R     (arrival)      64  0.072       -    0.002  
  cpuregs_reg[9][30]/Q   -      CK->Q  F     SDFFR_X1        1  0.072   0.083    0.084  
  cpuregs_reg[9][30]/SI  -      SI     F     SDFFR_X1        1  0.012   0.000    0.084  
#-------------------------------------------------------------------------------------
Path 1746: VIOLATED (-0.064 ns) Setup Check with Pin cpuregs_reg[9][22]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][22]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][22]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.195 (P)    0.195 (P)
            Arrival:=    0.177        0.077

              Setup:-    0.081
      Required Time:=    0.096
       Launch Clock:=    0.077
          Data Path:+    0.083
              Slack:=   -0.064

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][22]/CK  -      CK     R     (arrival)      63  0.069       -    0.077  
  cpuregs_reg[9][22]/Q   -      CK->Q  F     SDFFR_X1        1  0.069   0.083    0.160  
  cpuregs_reg[9][22]/SI  -      SI     F     SDFFR_X1        1  0.012   0.000    0.160  
#-------------------------------------------------------------------------------------
Path 1747: VIOLATED (-0.063 ns) Setup Check with Pin cpuregs_reg[9][21]/CK->SI
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpuregs_reg[9][21]/CK
              Clock: (R) clk
           Endpoint: (F) cpuregs_reg[9][21]/SI
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.196 (P)    0.196 (P)
            Arrival:=    0.178        0.078

              Setup:-    0.081
      Required Time:=    0.097
       Launch Clock:=    0.078
          Data Path:+    0.082
              Slack:=   -0.063

#-------------------------------------------------------------------------------------
# Timing Point           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  cpuregs_reg[9][21]/CK  -      CK     R     (arrival)      63  0.069       -    0.078  
  cpuregs_reg[9][21]/Q   -      CK->Q  F     SDFFR_X1        1  0.069   0.082    0.161  
  cpuregs_reg[9][21]/SI  -      SI     F     SDFFR_X1        1  0.012   0.000    0.161  
#-------------------------------------------------------------------------------------
Path 1748: VIOLATED (-0.047 ns) Setup Check with Pin is_lbu_lhu_lw_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_lhu_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_lbu_lhu_lw_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.113 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.029
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.118
              Slack:=   -0.047

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  instr_lhu_reg/CK     -      CK      R     (arrival)      68  0.073       -   -0.004  
  instr_lhu_reg/QN     -      CK->QN  F     DFF_X1          3  0.073   0.093    0.089  
  g78163__183616/ZN    -      A3->ZN  R     NAND3_X2        2  0.018   0.025    0.114  
  is_lbu_lhu_lw_reg/D  -      D       R     DFF_X1          2  0.013   0.000    0.114  
#------------------------------------------------------------------------------------
Path 1749: VIOLATED (-0.042 ns) Setup Check with Pin trap_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) cpu_state_reg[7]/CK
              Clock: (R) clk
           Endpoint: (R) trap_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.107 (P)    0.111 (P)
            Arrival:=    0.089       -0.006

              Setup:-    0.030
      Required Time:=    0.059
       Launch Clock:=   -0.006
          Data Path:+    0.108
              Slack:=   -0.042

#------------------------------------------------------------------------------------
# Timing Point         Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                               (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------
  cpu_state_reg[7]/CK  -      CK      R     (arrival)      68  0.073       -   -0.006  
  cpu_state_reg[7]/QN  -      CK->QN  F     DFF_X1          1  0.073   0.085    0.079  
  g158416/ZN           -      A1->ZN  R     NOR2_X2         1  0.014   0.023    0.102  
  trap_reg/D           -      D       R     DFF_X1          1  0.014   0.000    0.102  
#------------------------------------------------------------------------------------
Path 1750: VIOLATED (-0.040 ns) Setup Check with Pin is_slti_blt_slt_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_slti_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_slti_blt_slt_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.113 (P)    0.114 (P)
            Arrival:=    0.096       -0.004

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.004
          Data Path:+    0.110
              Slack:=   -0.040

#--------------------------------------------------------------------------------------
# Timing Point           Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                 (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------
  instr_slti_reg/CK      -      CK      R     (arrival)      68  0.073       -   -0.004  
  instr_slti_reg/QN      -      CK->QN  F     DFF_X1          1  0.073   0.085    0.081  
  g78162__178774/ZN      -      A3->ZN  R     NAND3_X2        2  0.014   0.025    0.106  
  is_slti_blt_slt_reg/D  -      D       R     DFF_X1          2  0.013   0.000    0.106  
#--------------------------------------------------------------------------------------
Path 1751: VIOLATED (-0.038 ns) Setup Check with Pin is_sltiu_bltu_sltu_reg/CK->D
               View: default_emulate_view
              Group: clk
         Startpoint: (R) instr_sltiu_reg/CK
              Clock: (R) clk
           Endpoint: (R) is_sltiu_bltu_sltu_reg/D
              Clock: (R) clk

                       Capture       Launch
         Clock Edge:+    0.100        0.000
        Src Latency:+   -0.118       -0.118
        Net Latency:+    0.114 (P)    0.112 (P)
            Arrival:=    0.096       -0.006

              Setup:-    0.030
      Required Time:=    0.066
       Launch Clock:=   -0.006
          Data Path:+    0.110
              Slack:=   -0.038

#-----------------------------------------------------------------------------------------
# Timing Point              Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                    (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------
  instr_sltiu_reg/CK        -      CK      R     (arrival)      68  0.073       -   -0.006  
  instr_sltiu_reg/QN        -      CK->QN  F     DFF_X1          1  0.073   0.086    0.079  
  g157974/ZN                -      A3->ZN  R     NAND3_X2        2  0.014   0.025    0.104  
  is_sltiu_bltu_sltu_reg/D  -      D       R     DFF_X1          2  0.014   0.000    0.104  
#-----------------------------------------------------------------------------------------

