// Seed: 717682729
module module_0 (
    output tri1 id_0,
    input  tri0 id_1
);
  assign id_0 = 1 - 1;
  assign id_0 = id_1;
  wire id_3;
  always #1;
  wire  id_4;
  wire  id_5;
  uwire id_6 = 1;
  wor   id_7;
  assign id_7 = 1'h0;
  wire id_8;
  supply1 id_9 = id_7;
  wire id_10, id_11;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4
);
  wire id_6;
  module_0(
      id_2, id_0
  );
endmodule
