Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 12 12:15:28 2023
| Host         : TRAVISALLABEAB0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.633        0.000                      0                 1895        0.056        0.000                      0                 1895        4.020        0.000                       0                   847  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.633        0.000                      0                 1395        0.083        0.000                      0                 1395        4.020        0.000                       0                   679  
clk_fpga_1         14.960        0.000                      0                  332        0.077        0.000                      0                  332        9.500        0.000                       0                   168  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1    clk_fpga_0          5.512        0.000                      0                   32        0.227        0.000                      0                   32  
clk_fpga_0    clk_fpga_1          6.149        0.000                      0                   64        0.056        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               4.805        0.000                      0                  168        0.251        0.000                      0                  168  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 1.548ns (21.595%)  route 5.620ns (78.405%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.831     7.484    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X29Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.810 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           2.350    10.159    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         12.793    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.805ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.177ns  (logic 1.548ns (21.568%)  route 5.629ns (78.432%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.200     7.852    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X31Y95         LUT4 (Prop_lut4_I3_O)        0.326     8.178 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[21]_INST_0/O
                         net (fo=1, routed)           1.990    10.168    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.973    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         12.973    
                         arrival time                         -10.168    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.954ns  (logic 1.548ns (22.260%)  route 5.406ns (77.740%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.853     7.506    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X29Y94         LUT4 (Prop_lut4_I3_O)        0.326     7.832 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           2.113     9.945    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.770    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.770    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.835ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.917ns  (logic 1.320ns (19.082%)  route 5.597ns (80.918%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.627 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          0.876     7.502    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X29Y90         LUT4 (Prop_lut4_I1_O)        0.124     7.626 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0/O
                         net (fo=1, routed)           2.282     9.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X26Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.743    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                          -9.908    
  -------------------------------------------------------------------
                         slack                                  2.835    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.967ns  (logic 1.548ns (22.218%)  route 5.419ns (77.782%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.184     7.836    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.326     8.162 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           1.796     9.958    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.229    12.929    
                         clock uncertainty           -0.154    12.775    
    SLICE_X26Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.934    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.934    
                         arrival time                          -9.958    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             3.010ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.783ns  (logic 1.548ns (22.822%)  route 5.235ns (77.178%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.141     7.793    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X30Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.119 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0/O
                         net (fo=1, routed)           1.655     9.774    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -9.774    
  -------------------------------------------------------------------
                         slack                                  3.010    

Slack (MET) :             3.045ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.748ns  (logic 1.548ns (22.941%)  route 5.200ns (77.059%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          1.013     7.666    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.326     7.992 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           1.747     9.739    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.264    12.968    
                         clock uncertainty           -0.154    12.814    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.784    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.784    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.045    

Slack (MET) :             3.050ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 1.548ns (22.337%)  route 5.382ns (77.663%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.150     6.653 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_1/O
                         net (fo=31, routed)          0.832     7.485    design_1_i/axi_regmap_0/U0/sel0[0]
    SLICE_X31Y91         LUT4 (Prop_lut4_I3_O)        0.326     7.811 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           2.110     9.921    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.264    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.971    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         12.971    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  3.050    

Slack (MET) :             3.094ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.320ns (19.792%)  route 5.349ns (80.208%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.627 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          0.994     7.620    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.124     7.744 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[15]_INST_0/O
                         net (fo=1, routed)           1.916     9.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[15]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X26Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.755    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.755    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  3.094    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.635ns  (logic 1.320ns (19.893%)  route 5.315ns (80.107%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.699 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X31Y90         FDSE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y90         FDSE (Prop_fdse_C_Q)         0.419     3.410 f  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]/Q
                         net (fo=38, routed)          1.081     4.491    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg__0[3]
    SLICE_X31Y89         LUT5 (Prop_lut5_I2_O)        0.327     4.818 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rready_INST_0/O
                         net (fo=2, routed)           0.773     5.591    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_RREADY
    SLICE_X28Y84         LUT6 (Prop_lut6_I4_O)        0.326     5.917 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2/O
                         net (fo=3, routed)           0.586     6.503    design_1_i/axi_regmap_0/U0/MM_i/slv_read[0]_i_2_n_0
    SLICE_X29Y84         LUT5 (Prop_lut5_I1_O)        0.124     6.627 r  design_1_i/axi_regmap_0/U0/MM_i/slv_read[1]_i_1/O
                         net (fo=31, routed)          1.399     8.025    design_1_i/axi_regmap_0/U0/sel0[1]
    SLICE_X29Y93         LUT4 (Prop_lut4_I1_O)        0.124     8.149 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           1.477     9.626    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.520    12.699    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.229    12.928    
                         clock uncertainty           -0.154    12.774    
    SLICE_X26Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         12.730    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  3.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.985%)  route 0.195ns (58.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                         net (fo=1, routed)           0.195     1.328    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.070     1.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.176%)  route 0.158ns (52.824%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.572     0.908    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.158     1.206    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.923    
    SLICE_X30Y86         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.106    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.106    
                         arrival time                           1.206    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[3]/Q
                         net (fo=1, routed)           0.054     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[3]
    SLICE_X34Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.134 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[3]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.121     1.028    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.028    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y93         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[0]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[0]
    SLICE_X34Y93         LUT5 (Prop_lut5_I2_O)        0.045     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.136    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[0]_i_1__0_n_0
    SLICE_X34Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]/C
                         clock pessimism             -0.284     0.907    
    SLICE_X34Y93         FDRE (Hold_fdre_C_D)         0.120     1.027    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.027    
                         arrival time                           1.136    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.143%)  route 0.229ns (61.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.229     1.362    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.072     1.247    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.265%)  route 0.225ns (63.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.225     1.345    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.055     1.230    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.061    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.470%)  route 0.059ns (31.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.059     1.179    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.930     1.296    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y100        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.291     1.005    
    SLICE_X26Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.054    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.179    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.556     0.892    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X39Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.145    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X38Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y97         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X38Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.018    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.102%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.571     0.907    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X31Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[9]/Q
                         net (fo=1, routed)           0.080     1.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[11][9]
    SLICE_X30Y83         LUT6 (Prop_lut6_I4_O)        0.045     1.173 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap[9]_i_1/O
                         net (fo=1, routed)           0.000     1.173    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[11]_2[9]
    SLICE_X30Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.837     1.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X30Y83         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]/C
                         clock pessimism             -0.283     0.920    
    SLICE_X30Y83         FDRE (Hold_fdre_C_D)         0.121     1.041    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y96    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y92    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X30Y97    design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.960ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[44]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.718ns (17.466%)  route 3.393ns (82.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 21.004 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.887     5.569    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.004    21.004    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[44]/C
                         clock pessimism              0.032    21.036    
                         clock uncertainty           -0.302    20.734    
    SLICE_X29Y101        FDCE (Setup_fdce_C_CE)      -0.205    20.529    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 14.960    

Slack (MET) :             14.960ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[45]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.718ns (17.466%)  route 3.393ns (82.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 21.004 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.887     5.569    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[45]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.004    21.004    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[45]/C
                         clock pessimism              0.032    21.036    
                         clock uncertainty           -0.302    20.734    
    SLICE_X29Y101        FDCE (Setup_fdce_C_CE)      -0.205    20.529    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[45]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 14.960    

Slack (MET) :             14.960ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[46]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.718ns (17.466%)  route 3.393ns (82.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 21.004 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.887     5.569    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[46]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.004    21.004    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[46]/C
                         clock pessimism              0.032    21.036    
                         clock uncertainty           -0.302    20.734    
    SLICE_X29Y101        FDCE (Setup_fdce_C_CE)      -0.205    20.529    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 14.960    

Slack (MET) :             14.960ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 0.718ns (17.466%)  route 3.393ns (82.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 21.004 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.887     5.569    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.004    21.004    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]/C
                         clock pessimism              0.032    21.036    
                         clock uncertainty           -0.302    20.734    
    SLICE_X29Y101        FDCE (Setup_fdce_C_CE)      -0.205    20.529    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                 14.960    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S32/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[22]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S32/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[23]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[22]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    

Slack (MET) :             15.128ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.718ns (17.363%)  route 3.417ns (82.637%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.032ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.458     1.458    design_1_i/Multiplier_32_bit_0/U0/CU/CLK
    SLICE_X31Y87         FDPE                                         r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDPE (Prop_fdpe_C_Q)         0.419     1.877 r  design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=99, routed)          1.505     3.382    design_1_i/Multiplier_32_bit_0/U0/CU/Q[0]
    SLICE_X31Y93         LUT2 (Prop_lut2_I0_O)        0.299     3.681 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_1/O
                         net (fo=96, routed)          1.912     5.593    design_1_i/Multiplier_32_bit_0/U0/S64/E[0]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C
                         clock pessimism              0.032    21.193    
                         clock uncertainty           -0.302    20.891    
    SLICE_X30Y96         FDCE (Setup_fdce_C_CE)      -0.169    20.722    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                          -5.593    
  -------------------------------------------------------------------
                         slack                                 15.128    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.509ns (66.428%)  route 0.257ns (33.572%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.257     0.727    design_1_i/Multiplier_32_bit_0/U0/S64/R[0]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.772    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.924 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.924    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.963 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.002 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.002    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.041 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.095 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.095    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[19]_0[0]
    SLICE_X28Y94         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.926     0.926    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y94         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[16]/C
                         clock pessimism             -0.013     0.913    
    SLICE_X28Y94         FDCE (Hold_fdce_C_D)         0.105     1.018    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.431ns (62.624%)  route 0.257ns (37.376%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.257     0.727    design_1_i/Multiplier_32_bit_0/U0/S64/R[0]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.772    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.924 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.924    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.963 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.017 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.017    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[11]_0[0]
    SLICE_X28Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.846     0.846    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[8]/C
                         clock pessimism             -0.013     0.833    
    SLICE_X28Y92         FDCE (Hold_fdce_C_D)         0.105     0.938    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.347ns (73.092%)  route 0.128ns (26.908%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.543     0.543    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.148     0.691 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/Q
                         net (fo=3, routed)           0.128     0.819    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[30]_0[25]
    SLICE_X28Y96         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.199     1.018 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.018    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]_0[2]
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.858     0.858    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[26]/C
                         clock pessimism             -0.028     0.830    
    SLICE_X28Y96         FDCE (Hold_fdce_C_D)         0.105     0.935    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.279ns (58.225%)  route 0.200ns (41.775%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.543     0.543    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.164     0.707 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/Q
                         net (fo=3, routed)           0.200     0.907    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[30]_0[24]
    SLICE_X28Y96         LUT2 (Prop_lut2_I0_O)        0.045     0.952 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[27]_i_5/O
                         net (fo=1, routed)           0.000     0.952    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[27]_i_5_n_0
    SLICE_X28Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.022 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.022    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]_0[0]
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.858     0.858    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[24]/C
                         clock pessimism             -0.028     0.830    
    SLICE_X28Y96         FDCE (Hold_fdce_C_D)         0.105     0.935    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.520ns (66.903%)  route 0.257ns (33.097%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.584ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.926ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.257     0.727    design_1_i/Multiplier_32_bit_0/U0/S64/R[0]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.772    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.924 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.924    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.963 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.002 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.002    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.041 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.106 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.106    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[19]_0[2]
    SLICE_X28Y94         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.926     0.926    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y94         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[18]/C
                         clock pessimism             -0.013     0.913    
    SLICE_X28Y94         FDCE (Hold_fdce_C_D)         0.105     1.018    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.018    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.442ns (63.212%)  route 0.257ns (36.788%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.846ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.257     0.727    design_1_i/Multiplier_32_bit_0/U0/S64/R[0]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.772    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.924 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.924    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.963 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.028 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.028    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[11]_0[2]
    SLICE_X28Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.846     0.846    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[10]/C
                         clock pessimism             -0.013     0.833    
    SLICE_X28Y92         FDCE (Hold_fdce_C_D)         0.105     0.938    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.938    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.470ns (71.466%)  route 0.188ns (28.534%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.542     0.542    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y99         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     0.683 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/Q
                         net (fo=2, routed)           0.187     0.870    design_1_i/Multiplier_32_bit_0/U0/S64/R[36]
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[39]_i_5/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[39]_i_5_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.067 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.068    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[39]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.107 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[43]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.146 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]_i_1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.200 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[51]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.200    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[51]_0[0]
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.031     1.031    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/C
                         clock pessimism             -0.028     1.003    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.105     1.108    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.548ns (68.054%)  route 0.257ns (31.946%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           0.257     0.727    design_1_i/Multiplier_32_bit_0/U0/S64/R[0]
    SLICE_X28Y90         LUT2 (Prop_lut2_I1_O)        0.045     0.772 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5/O
                         net (fo=1, routed)           0.000     0.772    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[3]_i_5_n_0
    SLICE_X28Y90         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.924 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.924    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[3]_i_1_n_0
    SLICE_X28Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.963 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.963    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[7]_i_1_n_0
    SLICE_X28Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.002 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.002    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[11]_i_1_n_0
    SLICE_X28Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.041 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.041    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[15]_i_1_n_0
    SLICE_X28Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.080 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.080    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]_i_1_n_0
    SLICE_X28Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.134 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.134    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[23]_0[0]
    SLICE_X28Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.943     0.943    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[20]/C
                         clock pessimism             -0.013     0.930    
    SLICE_X28Y95         FDCE (Hold_fdce_C_D)         0.105     1.035    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.134    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.669ns  (logic 0.481ns (71.935%)  route 0.188ns (28.065%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.542ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.542     0.542    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y99         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDCE (Prop_fdce_C_Q)         0.141     0.683 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[36]/Q
                         net (fo=2, routed)           0.187     0.870    design_1_i/Multiplier_32_bit_0/U0/S64/R[36]
    SLICE_X28Y99         LUT2 (Prop_lut2_I1_O)        0.045     0.915 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[39]_i_5/O
                         net (fo=1, routed)           0.000     0.915    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg[39]_i_5_n_0
    SLICE_X28Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.067 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[39]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.068    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[39]_i_1_n_0
    SLICE_X28Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.107 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[43]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.107    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[43]_i_1_n_0
    SLICE_X28Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.146 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.146    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[47]_i_1_n_0
    SLICE_X28Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.211 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[51]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.211    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[51]_0[2]
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.031     1.031    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/C
                         clock pessimism             -0.028     1.003    
    SLICE_X28Y102        FDCE (Hold_fdce_C_D)         0.105     1.108    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.368ns (74.232%)  route 0.128ns (25.768%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.543ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.543     0.543    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y96         FDCE (Prop_fdce_C_Q)         0.148     0.691 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/Q
                         net (fo=3, routed)           0.128     0.819    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[30]_0[25]
    SLICE_X28Y96         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.220     1.039 r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.039    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]_0[3]
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.858     0.858    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]/C
                         clock pessimism             -0.028     0.830    
    SLICE_X28Y96         FDCE (Hold_fdce_C_D)         0.105     0.935    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y88   design_1_i/Multiplier_32_bit_0/U0/C/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y88   design_1_i/Multiplier_32_bit_0/U0/C/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y88   design_1_i/Multiplier_32_bit_0/U0/C/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y88   design_1_i/Multiplier_32_bit_0/U0/C/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y88   design_1_i/Multiplier_32_bit_0/U0/C/counter_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         20.000      19.000     SLICE_X31Y87   design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y87   design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X31Y87   design_1_i/Multiplier_32_bit_0/U0/CU/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y100  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[29]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y92   design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[30]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[31]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X31Y92   design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y90   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y92   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y92   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y90   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y90   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X28Y90   design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y96   design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y96   design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y96   design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X30Y96   design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        5.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.512ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[49]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 0.580ns (12.605%)  route 4.021ns (87.395%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         2.209     2.209    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456     2.665 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[49]/Q
                         net (fo=2, routed)           1.908     4.573    design_1_i/axi_regmap_0/U0/REG0_IN[17]
    SLICE_X29Y94         LUT4 (Prop_lut4_I2_O)        0.124     4.697 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[17]_INST_0/O
                         net (fo=1, routed)           2.113     6.810    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[17]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -6.810    
  -------------------------------------------------------------------
                         slack                                  5.512    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.580ns (13.551%)  route 3.700ns (86.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         2.209     2.209    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456     2.665 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[50]/Q
                         net (fo=2, routed)           2.046     4.711    design_1_i/axi_regmap_0/U0/REG0_IN[18]
    SLICE_X30Y94         LUT4 (Prop_lut4_I2_O)        0.124     4.835 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0/O
                         net (fo=1, routed)           1.655     6.489    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.168ns  (logic 0.580ns (13.915%)  route 3.588ns (86.085%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         2.209     2.209    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456     2.665 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[51]/Q
                         net (fo=2, routed)           2.344     5.009    design_1_i/axi_regmap_0/U0/REG0_IN[19]
    SLICE_X27Y94         LUT4 (Prop_lut4_I2_O)        0.124     5.133 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           1.245     6.377    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.333    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.333    
                         arrival time                          -6.377    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             6.133ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[59]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.580ns (13.628%)  route 3.676ns (86.372%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.757ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.947     1.947    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y104        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     2.403 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[59]/Q
                         net (fo=2, routed)           1.929     4.332    design_1_i/axi_regmap_0/U0/REG0_IN[27]
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.124     4.456 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[27]_INST_0/O
                         net (fo=1, routed)           1.747     6.203    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[27]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.337    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32
  -------------------------------------------------------------------
                         required time                         12.337    
                         arrival time                          -6.203    
  -------------------------------------------------------------------
                         slack                                  6.133    

Slack (MET) :             6.231ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.635ns  (logic 0.580ns (12.514%)  route 4.055ns (87.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.465     1.465    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y98         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDCE (Prop_fdce_C_Q)         0.456     1.921 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[34]/Q
                         net (fo=2, routed)           1.773     3.694    design_1_i/axi_regmap_0/U0/REG0_IN[2]
    SLICE_X29Y90         LUT4 (Prop_lut4_I2_O)        0.124     3.818 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0/O
                         net (fo=1, routed)           2.282     6.100    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.519    12.698    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.000    12.698    
                         clock uncertainty           -0.337    12.361    
    SLICE_X26Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.331    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.331    
                         arrival time                          -6.100    
  -------------------------------------------------------------------
                         slack                                  6.231    

Slack (MET) :             6.258ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.580ns (14.055%)  route 3.547ns (85.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.766ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.938     1.938    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y95         FDCE (Prop_fdce_C_Q)         0.456     2.394 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[22]/Q
                         net (fo=2, routed)           2.015     4.408    design_1_i/axi_regmap_0/U0/REG1_IN[22]
    SLICE_X31Y95         LUT4 (Prop_lut4_I0_O)        0.124     4.532 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[22]_INST_0/O
                         net (fo=1, routed)           1.532     6.065    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[22]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.525    12.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
                         clock pessimism              0.000    12.704    
                         clock uncertainty           -0.337    12.367    
    SLICE_X30Y95         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.323    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32
  -------------------------------------------------------------------
                         required time                         12.323    
                         arrival time                          -6.065    
  -------------------------------------------------------------------
                         slack                                  6.258    

Slack (MET) :             6.275ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.580ns (15.127%)  route 3.254ns (84.873%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.209ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         2.209     2.209    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y102        FDCE (Prop_fdce_C_Q)         0.456     2.665 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[48]/Q
                         net (fo=2, routed)           1.773     4.439    design_1_i/axi_regmap_0/U0/REG0_IN[16]
    SLICE_X27Y94         LUT4 (Prop_lut4_I2_O)        0.124     4.563 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           1.481     6.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.319    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.319    
                         arrival time                          -6.043    
  -------------------------------------------------------------------
                         slack                                  6.275    

Slack (MET) :             6.282ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.292ns  (logic 0.580ns (13.513%)  route 3.712ns (86.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    1.947ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.947     1.947    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y104        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDCE (Prop_fdce_C_Q)         0.456     2.403 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[56]/Q
                         net (fo=2, routed)           1.916     4.320    design_1_i/axi_regmap_0/U0/REG0_IN[24]
    SLICE_X29Y96         LUT4 (Prop_lut4_I2_O)        0.124     4.444 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[24]_INST_0/O
                         net (fo=1, routed)           1.796     6.240    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[24]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.521    12.700    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
                         clock pessimism              0.000    12.700    
                         clock uncertainty           -0.337    12.363    
    SLICE_X26Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.522    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32
  -------------------------------------------------------------------
                         required time                         12.522    
                         arrival time                          -6.240    
  -------------------------------------------------------------------
                         slack                                  6.282    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.683ns  (logic 0.580ns (12.386%)  route 4.103ns (87.614%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.361     1.361    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.456     1.817 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[5]/Q
                         net (fo=2, routed)           1.753     3.570    design_1_i/axi_regmap_0/U0/REG1_IN[5]
    SLICE_X29Y91         LUT4 (Prop_lut4_I0_O)        0.124     3.694 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           2.350     6.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.346    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         12.346    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.488ns  (logic 0.580ns (12.923%)  route 3.908ns (87.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.465     1.465    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y98         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDCE (Prop_fdce_C_Q)         0.456     1.921 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[32]/Q
                         net (fo=2, routed)           2.325     4.246    design_1_i/axi_regmap_0/U0/REG0_IN[0]
    SLICE_X29Y87         LUT6 (Prop_lut6_I5_O)        0.124     4.370 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           1.583     5.953    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.523    12.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000    12.702    
                         clock uncertainty           -0.337    12.365    
    SLICE_X30Y89         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.321    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.321    
                         arrival time                          -5.953    
  -------------------------------------------------------------------
                         slack                                  6.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 0.467ns (15.136%)  route 2.618ns (84.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        2.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    0.718ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.718     0.718    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.367     1.085 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/Q
                         net (fo=2, routed)           1.234     2.320    design_1_i/axi_regmap_0/U0/REG1_IN[0]
    SLICE_X29Y87         LUT6 (Prop_lut6_I0_O)        0.100     2.420 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           1.384     3.804    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.697     2.991    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.337     3.328    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.249     3.577    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -3.577    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.186ns (11.434%)  route 1.441ns (88.566%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.879ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.801     1.271    design_1_i/axi_regmap_0/U0/REG1_IN[1]
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.316 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0/O
                         net (fo=1, routed)           0.639     1.955    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.337     1.544    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.661    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.582ns  (logic 0.186ns (11.754%)  route 1.396ns (88.246%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.502     0.502    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     0.643 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/Q
                         net (fo=2, routed)           0.698     1.341    design_1_i/axi_regmap_0/U0/REG1_IN[31]
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.386 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[31]_INST_0/O
                         net (fo=1, routed)           0.698     2.084    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[31]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.729    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32
  -------------------------------------------------------------------
                         required time                         -1.729    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[45]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.186ns (11.932%)  route 1.373ns (88.068%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.485ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.485     0.485    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y101        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y101        FDCE (Prop_fdce_C_Q)         0.141     0.626 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[45]/Q
                         net (fo=2, routed)           0.705     1.331    design_1_i/axi_regmap_0/U0/REG0_IN[13]
    SLICE_X29Y93         LUT4 (Prop_lut4_I2_O)        0.045     1.376 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[13]_INST_0/O
                         net (fo=1, routed)           0.668     2.044    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.662    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.186ns (10.666%)  route 1.558ns (89.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.880ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.328ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.328     0.328    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDCE (Prop_fdce_C_Q)         0.141     0.469 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/Q
                         net (fo=2, routed)           1.034     1.503    design_1_i/axi_regmap_0/U0/REG1_IN[3]
    SLICE_X30Y88         LUT4 (Prop_lut4_I0_O)        0.045     1.548 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[3]_INST_0/O
                         net (fo=1, routed)           0.524     2.072    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           2.072    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.617ns  (logic 0.186ns (11.504%)  route 1.431ns (88.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.502     0.502    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     0.643 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/Q
                         net (fo=2, routed)           0.873     1.515    design_1_i/axi_regmap_0/U0/REG1_IN[30]
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.560 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[30]_INST_0/O
                         net (fo=1, routed)           0.558     2.118    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.655    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.186ns (11.415%)  route 1.443ns (88.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.681ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.526     0.526    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     0.667 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[4]/Q
                         net (fo=2, routed)           0.716     1.384    design_1_i/axi_regmap_0/U0/REG1_IN[4]
    SLICE_X27Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.429 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0/O
                         net (fo=1, routed)           0.727     2.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.000     1.207    
                         clock uncertainty            0.337     1.544    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.653    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.710ns  (logic 0.186ns (10.880%)  route 1.524ns (89.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.682ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.526     0.526    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y91         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDCE (Prop_fdce_C_Q)         0.141     0.667 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[7]/Q
                         net (fo=2, routed)           0.497     1.164    design_1_i/axi_regmap_0/U0/REG1_IN[7]
    SLICE_X31Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.209 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           1.026     2.236    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.842     1.208    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.000     1.208    
                         clock uncertainty            0.337     1.545    
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.728    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.236    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.186ns (10.493%)  route 1.587ns (89.507%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.502ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.502     0.502    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     0.643 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/Q
                         net (fo=2, routed)           0.800     1.442    design_1_i/axi_regmap_0/U0/REG1_IN[29]
    SLICE_X29Y97         LUT4 (Prop_lut4_I0_O)        0.045     1.487 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[29]_INST_0/O
                         net (fo=1, routed)           0.787     2.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism              0.000     1.210    
                         clock uncertainty            0.337     1.547    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.730    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.186ns (12.370%)  route 1.318ns (87.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.467ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.742ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.742     0.742    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y96         FDCE (Prop_fdce_C_Q)         0.141     0.883 r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[25]/Q
                         net (fo=2, routed)           0.693     1.576    design_1_i/axi_regmap_0/U0/REG1_IN[25]
    SLICE_X29Y96         LUT4 (Prop_lut4_I0_O)        0.045     1.621 r  design_1_i/axi_regmap_0/U0/S_AXI_RDATA[25]_INST_0/O
                         net (fo=1, routed)           0.625     2.245    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism              0.000     1.209    
                         clock uncertainty            0.337     1.546    
    SLICE_X26Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.663    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.582    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        6.149ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.760ns  (logic 0.642ns (36.479%)  route 1.118ns (63.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.161ns = ( 21.161 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.518    13.512 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/Q
                         net (fo=1, routed)           1.118    14.630    design_1_i/Multiplier_32_bit_0/U0/CU/A[24]
    SLICE_X30Y96         LUT3 (Prop_lut3_I0_O)        0.124    14.754 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[24]_i_1__0/O
                         net (fo=1, routed)           0.000    14.754    design_1_i/Multiplier_32_bit_0/U0/S64/D[24]
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.161    21.161    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y96         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]/C
                         clock pessimism              0.000    21.161    
                         clock uncertainty           -0.337    20.824    
    SLICE_X30Y96         FDCE (Setup_fdce_C_D)        0.079    20.903    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         20.903    
                         arrival time                         -14.754    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.155ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.143ns  (logic 0.575ns (26.830%)  route 1.568ns (73.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.988ns = ( 12.988 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.694    12.988    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.456    13.444 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/Q
                         net (fo=1, routed)           1.568    15.012    design_1_i/Multiplier_32_bit_0/U0/CU/A[1]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.119    15.131 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.131    design_1_i/Multiplier_32_bit_0/U0/S64/D[1]
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.505    21.505    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[1]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.337    21.168    
    SLICE_X30Y92         FDCE (Setup_fdce_C_D)        0.118    21.286    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         21.286    
                         arrival time                         -15.131    
  -------------------------------------------------------------------
                         slack                                  6.155    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.078ns  (logic 0.743ns (35.759%)  route 1.335ns (64.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419    13.413 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/Q
                         net (fo=1, routed)           1.335    14.748    design_1_i/Multiplier_32_bit_0/U0/CU/B[31]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.324    15.072 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    15.072    design_1_i/Multiplier_32_bit_0/U0/S32/D[31]
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.505    21.505    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[31]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.337    21.168    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.075    21.243    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -15.072    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.525ns  (logic 0.580ns (38.025%)  route 0.945ns (61.975%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 21.028 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.456    13.450 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/Q
                         net (fo=1, routed)           0.945    14.395    design_1_i/Multiplier_32_bit_0/U0/CU/B[18]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.124    14.519 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    14.519    design_1_i/Multiplier_32_bit_0/U0/S32/D[18]
    SLICE_X31Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.028    21.028    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[18]/C
                         clock pessimism              0.000    21.028    
                         clock uncertainty           -0.337    20.691    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.031    20.722    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         20.722    
                         arrival time                         -14.519    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.008ns  (logic 0.746ns (37.143%)  route 1.262ns (62.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y91         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.419    13.411 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/Q
                         net (fo=1, routed)           1.262    14.673    design_1_i/Multiplier_32_bit_0/U0/CU/B[5]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.327    15.000 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    15.000    design_1_i/Multiplier_32_bit_0/U0/S32/D[5]
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.505    21.505    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[5]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.337    21.168    
    SLICE_X31Y92         FDCE (Setup_fdce_C_D)        0.075    21.243    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         21.243    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.248ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.721ns  (logic 0.580ns (33.709%)  route 1.141ns (66.291%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.270ns = ( 21.270 - 20.000 ) 
    Source Clock Delay      (SCD):    2.993ns = ( 12.993 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.699    12.993    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y96         FDRE (Prop_fdre_C_Q)         0.456    13.449 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/Q
                         net (fo=1, routed)           1.141    14.590    design_1_i/Multiplier_32_bit_0/U0/CU/B[14]
    SLICE_X31Y93         LUT3 (Prop_lut3_I0_O)        0.124    14.714 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.714    design_1_i/Multiplier_32_bit_0/U0/S32/D[14]
    SLICE_X31Y93         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.270    21.270    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y93         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[14]/C
                         clock pessimism              0.000    21.270    
                         clock uncertainty           -0.337    20.933    
    SLICE_X31Y93         FDCE (Setup_fdce_C_D)        0.029    20.962    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         20.962    
                         arrival time                         -14.714    
  -------------------------------------------------------------------
                         slack                                  6.248    

Slack (MET) :             6.254ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.144ns  (logic 0.744ns (34.695%)  route 1.400ns (65.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 12.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.989    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.419    13.408 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/Q
                         net (fo=1, routed)           1.400    14.808    design_1_i/Multiplier_32_bit_0/U0/CU/B[7]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.325    15.133 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    15.133    design_1_i/Multiplier_32_bit_0/U0/S32/D[7]
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.649    21.649    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/C
                         clock pessimism              0.000    21.649    
                         clock uncertainty           -0.337    21.312    
    SLICE_X27Y95         FDCE (Setup_fdce_C_D)        0.075    21.387    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         21.387    
                         arrival time                         -15.133    
  -------------------------------------------------------------------
                         slack                                  6.254    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.120ns  (logic 0.606ns (28.587%)  route 1.514ns (71.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.649ns = ( 21.649 - 20.000 ) 
    Source Clock Delay      (SCD):    2.989ns = ( 12.989 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.695    12.989    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.456    13.445 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/Q
                         net (fo=1, routed)           1.514    14.959    design_1_i/Multiplier_32_bit_0/U0/CU/B[11]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.150    15.109 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    15.109    design_1_i/Multiplier_32_bit_0/U0/S32/D[11]
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.649    21.649    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/C
                         clock pessimism              0.000    21.649    
                         clock uncertainty           -0.337    21.312    
    SLICE_X27Y95         FDCE (Setup_fdce_C_D)        0.075    21.387    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         21.387    
                         arrival time                         -15.109    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.301ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.471ns  (logic 0.747ns (50.784%)  route 0.724ns (49.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.966ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.028ns = ( 21.028 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.700    12.994    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y97         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y97         FDRE (Prop_fdre_C_Q)         0.419    13.413 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/Q
                         net (fo=1, routed)           0.724    14.137    design_1_i/Multiplier_32_bit_0/U0/CU/B[21]
    SLICE_X31Y97         LUT3 (Prop_lut3_I0_O)        0.328    14.465 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    14.465    design_1_i/Multiplier_32_bit_0/U0/S32/D[21]
    SLICE_X31Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.028    21.028    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[21]/C
                         clock pessimism              0.000    21.028    
                         clock uncertainty           -0.337    20.691    
    SLICE_X31Y97         FDCE (Setup_fdce_C_D)        0.075    20.766    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         20.766    
                         arrival time                         -14.465    
  -------------------------------------------------------------------
                         slack                                  6.301    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.942ns  (logic 0.580ns (29.873%)  route 1.362ns (70.127%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 21.505 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns = ( 12.992 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.698    12.992    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y91         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.456    13.448 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/Q
                         net (fo=1, routed)           1.362    14.810    design_1_i/Multiplier_32_bit_0/U0/CU/B[30]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.124    14.934 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    14.934    design_1_i/Multiplier_32_bit_0/U0/S32/D[30]
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.505    21.505    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[30]/C
                         clock pessimism              0.000    21.505    
                         clock uncertainty           -0.337    21.168    
    SLICE_X30Y92         FDCE (Setup_fdce_C_D)        0.079    21.247    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         21.247    
                         arrival time                         -14.934    
  -------------------------------------------------------------------
                         slack                                  6.314    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.186ns (43.979%)  route 0.237ns (56.021%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y93         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=1, routed)           0.237     1.290    design_1_i/Multiplier_32_bit_0/U0/CU/A[0]
    SLICE_X31Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.335 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.335    design_1_i/Multiplier_32_bit_0/U0/S64/D[0]
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.849     0.849    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[0]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.337     1.187    
    SLICE_X31Y92         FDCE (Hold_fdce_C_D)         0.092     1.279    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.932%)  route 0.268ns (59.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X29Y93         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/Q
                         net (fo=1, routed)           0.268     1.321    design_1_i/Multiplier_32_bit_0/U0/CU/A[12]
    SLICE_X30Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.366 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.366    design_1_i/Multiplier_32_bit_0/U0/S64/D[12]
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.849     0.849    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X30Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[12]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.337     1.187    
    SLICE_X30Y92         FDCE (Hold_fdce_C_D)         0.121     1.308    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.366    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.211ns (47.788%)  route 0.231ns (52.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/Q
                         net (fo=1, routed)           0.231     1.307    design_1_i/Multiplier_32_bit_0/U0/CU/B[27]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.047     1.354 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[27]_i_1/O
                         net (fo=1, routed)           0.000     1.354    design_1_i/Multiplier_32_bit_0/U0/S32/D[27]
    SLICE_X30Y100        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.824     0.824    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[27]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.337     1.161    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.131     1.292    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.226ns (57.721%)  route 0.166ns (42.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.572     0.908    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/Q
                         net (fo=1, routed)           0.166     1.201    design_1_i/Multiplier_32_bit_0/U0/CU/A[6]
    SLICE_X26Y92         LUT3 (Prop_lut3_I0_O)        0.098     1.299 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.299    design_1_i/Multiplier_32_bit_0/U0/S64/D[6]
    SLICE_X26Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.779     0.779    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X26Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[6]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.337     1.116    
    SLICE_X26Y92         FDCE (Hold_fdce_C_D)         0.121     1.237    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.227ns (44.792%)  route 0.280ns (55.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.128     1.037 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/Q
                         net (fo=1, routed)           0.280     1.316    design_1_i/Multiplier_32_bit_0/U0/CU/B[6]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.099     1.415 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.415    design_1_i/Multiplier_32_bit_0/U0/S32/D[6]
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Hold_fdce_C_D)         0.092     1.353    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.791%)  route 0.364ns (66.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.943ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.576     0.912    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y95         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y95         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/Q
                         net (fo=1, routed)           0.364     1.417    design_1_i/Multiplier_32_bit_0/U0/CU/A[19]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.462 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.462    design_1_i/Multiplier_32_bit_0/U0/S64/D[19]
    SLICE_X29Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.943     0.943    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]/C
                         clock pessimism              0.000     0.943    
                         clock uncertainty            0.337     1.280    
    SLICE_X29Y95         FDCE (Hold_fdce_C_D)         0.107     1.387    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.186ns (35.897%)  route 0.332ns (64.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.573     0.909    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y94         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y94         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/Q
                         net (fo=1, routed)           0.332     1.382    design_1_i/Multiplier_32_bit_0/U0/CU/B[10]
    SLICE_X27Y95         LUT3 (Prop_lut3_I0_O)        0.045     1.427 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     1.427    design_1_i/Multiplier_32_bit_0/U0/S32/D[10]
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Hold_fdce_C_D)         0.091     1.352    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.906%)  route 0.219ns (54.094%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.779ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.572     0.908    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X27Y92         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q
                         net (fo=1, routed)           0.219     1.268    design_1_i/Multiplier_32_bit_0/U0/CU/A[4]
    SLICE_X26Y92         LUT3 (Prop_lut3_I0_O)        0.045     1.313 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.313    design_1_i/Multiplier_32_bit_0/U0/S64/D[4]
    SLICE_X26Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.779     0.779    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X26Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[4]/C
                         clock pessimism              0.000     0.779    
                         clock uncertainty            0.337     1.116    
    SLICE_X26Y92         FDCE (Hold_fdce_C_D)         0.121     1.237    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.226ns (50.795%)  route 0.219ns (49.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.575     0.911    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X31Y91         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y91         FDRE (Prop_fdre_C_Q)         0.128     1.039 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q
                         net (fo=1, routed)           0.219     1.258    design_1_i/Multiplier_32_bit_0/U0/CU/B[4]
    SLICE_X31Y92         LUT3 (Prop_lut3_I0_O)        0.098     1.356 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.356    design_1_i/Multiplier_32_bit_0/U0/S32/D[4]
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.849     0.849    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X31Y92         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[4]/C
                         clock pessimism              0.000     0.849    
                         clock uncertainty            0.337     1.187    
    SLICE_X31Y92         FDCE (Hold_fdce_C_D)         0.092     1.279    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.251ns (54.264%)  route 0.212ns (45.736%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.577     0.913    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X30Y99         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/Q
                         net (fo=1, routed)           0.212     1.272    design_1_i/Multiplier_32_bit_0/U0/CU/B[29]
    SLICE_X30Y100        LUT3 (Prop_lut3_I0_O)        0.103     1.375 r  design_1_i/Multiplier_32_bit_0/U0/CU/Q_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     1.375    design_1_i/Multiplier_32_bit_0/U0/S32/D[29]
    SLICE_X30Y100        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.824     0.824    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X30Y100        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[29]/C
                         clock pessimism              0.000     0.824    
                         clock uncertainty            0.337     1.161    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.131     1.292    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.083    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[28]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.478ns (20.128%)  route 1.897ns (79.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 21.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.897    15.321    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y97         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.039    21.039    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[28]/C
                         clock pessimism              0.000    21.039    
                         clock uncertainty           -0.337    20.701    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.576    20.125    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.478ns (20.128%)  route 1.897ns (79.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 21.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.897    15.321    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y97         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.039    21.039    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]/C
                         clock pessimism              0.000    21.039    
                         clock uncertainty           -0.337    20.701    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.576    20.125    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.478ns (20.128%)  route 1.897ns (79.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 21.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.897    15.321    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y97         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.039    21.039    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]/C
                         clock pessimism              0.000    21.039    
                         clock uncertainty           -0.337    20.701    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.576    20.125    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.805ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.375ns  (logic 0.478ns (20.128%)  route 1.897ns (79.872%))
  Logic Levels:           0  
  Clock Path Skew:        -1.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.039ns = ( 21.039 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.897    15.321    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y97         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.039    21.039    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y97         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]/C
                         clock pessimism              0.000    21.039    
                         clock uncertainty           -0.337    20.701    
    SLICE_X28Y97         FDCE (Recov_fdce_C_CLR)     -0.576    20.125    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         20.125    
                         arrival time                         -15.321    
  -------------------------------------------------------------------
                         slack                                  4.805    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.623%)  route 1.545ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 20.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.545    14.969    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y90         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.718    20.718    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]/C
                         clock pessimism              0.000    20.718    
                         clock uncertainty           -0.337    20.381    
    SLICE_X28Y90         FDCE (Recov_fdce_C_CLR)     -0.576    19.805    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.623%)  route 1.545ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 20.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.545    14.969    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y90         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.718    20.718    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]/C
                         clock pessimism              0.000    20.718    
                         clock uncertainty           -0.337    20.381    
    SLICE_X28Y90         FDCE (Recov_fdce_C_CLR)     -0.576    19.805    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.623%)  route 1.545ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 20.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.545    14.969    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y90         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.718    20.718    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[2]/C
                         clock pessimism              0.000    20.718    
                         clock uncertainty           -0.337    20.381    
    SLICE_X28Y90         FDCE (Recov_fdce_C_CLR)     -0.576    19.805    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             4.836ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.023ns  (logic 0.478ns (23.623%)  route 1.545ns (76.377%))
  Logic Levels:           0  
  Clock Path Skew:        -2.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.718ns = ( 20.718 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.545    14.969    design_1_i/Multiplier_32_bit_0/U0/R64/RST
    SLICE_X28Y90         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.718    20.718    design_1_i/Multiplier_32_bit_0/U0/R64/CLK
    SLICE_X28Y90         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]/C
                         clock pessimism              0.000    20.718    
                         clock uncertainty           -0.337    20.381    
    SLICE_X28Y90         FDCE (Recov_fdce_C_CLR)     -0.576    19.805    design_1_i/Multiplier_32_bit_0/U0/R64/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         19.805    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  4.836    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[32]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.382ns  (logic 0.478ns (20.068%)  route 1.904ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        -1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 21.258 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.904    15.328    design_1_i/Multiplier_32_bit_0/U0/S64/RST
    SLICE_X27Y98         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.258    21.258    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X27Y98         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[32]/C
                         clock pessimism              0.000    21.258    
                         clock uncertainty           -0.337    20.921    
    SLICE_X27Y98         FDCE (Recov_fdce_C_CLR)     -0.576    20.345    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         20.345    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[33]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        2.382ns  (logic 0.478ns (20.068%)  route 1.904ns (79.932%))
  Logic Levels:           0  
  Clock Path Skew:        -1.688ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 21.258 - 20.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 12.946 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         1.652    12.946    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.478    13.424 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         1.904    15.328    design_1_i/Multiplier_32_bit_0/U0/S64/RST
    SLICE_X27Y98         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[33]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.258    21.258    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X27Y98         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[33]/C
                         clock pessimism              0.000    21.258    
                         clock uncertainty           -0.337    20.921    
    SLICE_X27Y98         FDCE (Recov_fdce_C_CLR)     -0.576    20.345    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         20.345    
                         arrival time                         -15.328    
  -------------------------------------------------------------------
                         slack                                  5.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[12]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[13]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[8]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.148ns (31.269%)  route 0.325ns (68.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.923ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.325     1.367    design_1_i/Multiplier_32_bit_0/U0/S32/RST
    SLICE_X27Y95         FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         0.923     0.923    design_1_i/Multiplier_32_bit_0/U0/S32/CLK
    SLICE_X27Y95         FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[9]/C
                         clock pessimism              0.000     0.923    
                         clock uncertainty            0.337     1.261    
    SLICE_X27Y95         FDCE (Remov_fdce_C_CLR)     -0.145     1.116    design_1_i/Multiplier_32_bit_0/U0/S32/Q_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.116    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[48]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.148ns (21.844%)  route 0.530ns (78.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.530     1.571    design_1_i/Multiplier_32_bit_0/U0/S64/RST
    SLICE_X29Y102        FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[48]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.031     1.031    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[48]/C
                         clock pessimism              0.000     1.031    
                         clock uncertainty            0.337     1.368    
    SLICE_X29Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.223    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[49]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.148ns (21.844%)  route 0.530ns (78.156%))
  Logic Levels:           0  
  Clock Path Skew:        0.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.031ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=679, routed)         0.558     0.894    design_1_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X32Y96         FDRE                                         r  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDRE (Prop_fdre_C_Q)         0.148     1.042 f  design_1_i/axi_regmap_0/U0/MM_i/slv_out_reg[2][0]/Q
                         net (fo=169, routed)         0.530     1.571    design_1_i/Multiplier_32_bit_0/U0/S64/RST
    SLICE_X29Y102        FDCE                                         f  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[49]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=168, routed)         1.031     1.031    design_1_i/Multiplier_32_bit_0/U0/S64/CLK
    SLICE_X29Y102        FDCE                                         r  design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[49]/C
                         clock pessimism              0.000     1.031    
                         clock uncertainty            0.337     1.368    
    SLICE_X29Y102        FDCE (Remov_fdce_C_CLR)     -0.145     1.223    design_1_i/Multiplier_32_bit_0/U0/S64/Q_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.348    





