`include "risc_v_defines.vh"

module core_top (
    
    clk,
    rst_n,

    //æŒ‡ä»¤æ•°æ®æ¥å£
    i_haddr,
    i_hprot,
    i_htrans,
    i_hsize,
    i_hburst,
    i_hready,
    i_hrdata,
    i_hrespi,
    i_hsel,

    d_haddr  ,
    d_hprot  ,
    d_htrans ,
    d_hwrite ,
    d_hsize  ,
    d_hburst ,
    d_hwdata ,
    d_hrdata ,
    d_hready ,

    key1,
    key2,
    key3,
    timer

);
input   clk;
input   rst_n;

output  [`PC_WIDTH-1:0]         i_haddr;
output  [3:0]                   i_hprot;
output  [1:0]                   i_htrans;
output  [2:0]                   i_hsize;
output  [2:0]                   i_hburst;
input                           i_hready;
input   [`rv32_XLEN-1:0]        i_hrdata;
input   [1:0]                   i_hrespi;
output                          i_hsel;

//AHB master signals
output  [31:0]                  d_haddr  ;
output  [3:0]                   d_hprot  ;
output  [1:0]                   d_htrans ;
output                          d_hwrite ;
output  [2:0]                   d_hsize  ;
output  [2:0]                   d_hburst ;
output  [31:0]                  d_hwdata ;
input   [31:0]                  d_hrdata ;     //LoadæŒ‡ä»¤ï¼Œæ¥è‡ªmemçš„æ•°æ®ï¼Œå†™å…¥RF
//input   [1:0]                   d_hresp ;
input                           d_hready ;    

input                           key1;
input                           key2;
input                           key3;
input                           timer;

wire    [`PC_WIDTH-1:0]         PC;
wire    [`ADDR_Bpu_WIDTH-1:0]   prdt_pc_add_op1;
wire    [`ADDR_Bpu_WIDTH-1:0]   prdt_pc_add_op2;

wire                            div_alu_time;
//from ID, data zarad, write flag
wire                            wr_stop1;   //wr_stopçš„ç¬¬ä¸?ä¸ªä¸Šå‡æ²¿  
wire                            wr_stop1_r;    
dffl #(.DW(1)) wr_stop1_dffl (wr_stop1, d_hready, wr_stop1_r, clk, rst_n);
wire                            wr_stop;
assign wr_stop  =               wr_stop1 | (wr_stop1_r & ~d_hready);

wire    [`PC_WIDTH-1:0]         IF_ID_pc;
assign PC   =                   i_haddr;
dffl #(.DW(`PC_WIDTH)) IF_ID_reg(PC, 1'b1, IF_ID_pc, clk, rst_n);

//å½“d_hreadyä¸ºä½æ—¶ï¼ŒIDä¿ç•™å½“å‰æŒ‡ä»¤ï¼Œè‹¥å½“å‰æŒ‡ä»¤è¯‘ç ä¸ºjalã€jalrã€auipcæŒ‡ä»¤ï¼?
//éœ?è¦ä¿ç•™jalã€jalræŒ‡ä»¤çš„PCï¼Œé?šè¿‡åŠ æ³•å°†ä¸‹ä¸?æ¡æŒ‡ä»¤ï¼ˆjalã€jalræŒ‡ä»¤ä¸‹ä¸€æ¡ï¼‰èµ‹å?¼ç»™x1å¯„å­˜å™?
wire    [`PC_WIDTH-1:0]         IF_ID_pc_ready;
wire    [`PC_WIDTH-1:0]         ID_pc;
dffl #(.DW(`PC_WIDTH)) IF_ID_ready_reg(IF_ID_pc, d_hready, IF_ID_pc_ready, clk, rst_n);

assign ID_pc    =               d_hready ? IF_ID_pc : IF_ID_pc_ready;      
wire                            if_Jump;

//ä¸­æ–­æ¥å£
wire    [`PC_WIDTH-1:0]         normal_PC;
wire                            trap_entry_en;
wire                            trap_exit_en;
wire    [`PC_WIDTH-1:0]         trap_entry_pc;
wire    [`PC_WIDTH-1:0]         restore_pc;
wire                            d_ITCM;
wire                            d_ITCM_r;
dffl #(.DW(1)) d_ITCM_dffl (d_ITCM, 1'b1, d_ITCM_r, clk, rst_n);

IF IF_u (

    .clk                    (clk),
    .rst_n                  (rst_n),

    .if_Jump                (if_Jump), //å–ä»£ prdt_taken
    .prdt_pc_add_op1        (prdt_pc_add_op1),
    .prdt_pc_add_op2        (prdt_pc_add_op2),

    .i_haddr                (i_haddr    ),
    .i_hprot                (i_hprot    ),
    .i_htrans               (i_htrans   ),
    .i_hsize                (i_hsize    ),
    .i_hburst               (i_hburst   ),
    .i_hready               (i_hready   ),
    .i_hrespi               (i_hrespi   ),
    .i_hsel                 (i_hsel     ),
    
    .d_hready               (d_hready   ),  //from EXä¸‹ä¸€clkï¼Œä¸ºä½è¯´æ˜L/SæŒ‡ä»¤åœ¨ç­‰å¾…ï¼Œä¿æŒPCå½“å‰å€?

    .div_alu_time           (div_alu_time),
    //from ID,data zarad, write flag
    .wr_stop                (wr_stop),

    .normal_PC              (normal_PC    ),
    .trap_entry_en          (trap_entry_en),
    .trap_exit_en           (trap_exit_en ),
    .trap_entry_pc          (trap_entry_pc),
    .restore_pc             (restore_pc   ),

    .d_ITCM                 (d_ITCM       ),
    .d_ITCM_r               (d_ITCM_r     )
);


wire    [`RF_IDX_WIDTH-1:0]     rv32_rd;
wire    [`RF_IDX_WIDTH-1:0]     rv32_rs1;
wire    [`RF_IDX_WIDTH-1:0]     rv32_rs2;

// ouput to EX
wire [`RF_IDX_WIDTH-1:0]        rv32_rd2EX;
wire                            ID_EX_RegWrite;
wire [`RF_IDX_WIDTH-1:0]        EX_MEM_Rd;
wire                            EX_MEM_RegWrite;
wire                            if_stop_EX;
wire                            if_stop_MEM;
wire [`RF_IDX_WIDTH-1:0]        rd_wb;
wire                            en_wb;
wire [`rv32_XLEN-1:0]           rv32_insr;
wire [`rv32_XLEN-1:0]           rv32_insr_r;
dffl #(.DW(`rv32_XLEN)) dffl_insr (rv32_insr, 1'b1, rv32_insr_r, clk, rst_n);
//from RF,register write flag, stop flag
wire [`RF_REG_NUM-1:0]          stop_flag;
wire                            RegWrite_all;

wire [`rv32_XLEN-1:0]           rs1_data;
wire [`rv32_XLEN-1:0]           rs2_data;

wire [`DECINFO_M_D_WIDTH-1:0]   muldiv_info_bus;
wire  [`rv32_XLEN-1:0]          Op1;
wire  [`rv32_XLEN-1:0]          Op2;
wire                            Addcin;
wire                            MUL_sig;
wire  [`EN_Wid-1 : 0]           Op_En;
wire  [`rv32_XLEN:0]            a_opuns;
wire  [`rv32_XLEN:0]            b_opuns;
wire                            DIVsign;
wire  [5:0]                     N1;
wire  [5:0]                     N2;
wire                            RegWrite;

wire                            MemRead;
wire                            MemWrite;
wire  [`DECINFO_L_S_WIDTH-1:0]  mem_info_bus;

//ä¸csrå¯„å­˜å™¨æ¥å?
wire  [`DECINFO_CSR_WIDTH-1:0]  csr_info_bus;
wire  [11:0]                    CSR_IDX;
wire  [31:0]                    csr_data;
wire                            csr_wb;      //csrå¯„å­˜å™¨å†™å›ä½¿èƒ½ä¿¡å?
wire                            mret_en;

ID ID_u (
    .rv32_insr_mem          (i_hrdata),                         //from ram,æ ¹æ®PCåœ°å€é€‰é?šçš„Insr
    .rv32_insr              (rv32_insr),                        //å°†è¯¥å‘¨æœŸçš„Insrè¾“å‡ºï¼Œç»™å¯„å­˜å™?
    .rv32_insr_mem_r        (rv32_insr_r),                      //if div insr, stall
    
    //To Regfile                                
    .rv32_rs1               (rv32_rs1),
    .rv32_rs2               (rv32_rs2),
    
    //from RF, write flag
    .stop_flag              (stop_flag),
    .RegWrite_all           (RegWrite_all),     
    .wr_stop1               (wr_stop1),

    //jump_branch
    .PC                     (ID_pc),
    .if_Jump                (if_Jump),      //To IF
    .prdt_pc_add_op1        (prdt_pc_add_op1),
    .prdt_pc_add_op2        (prdt_pc_add_op2),
    .rs1_data               (rs1_data),
    .rs2_data               (rs2_data),

    //To EX_TOP2ä¸­EX,è¯‘ç æ“ä½œæ•?
    .muldiv_info_bus        (muldiv_info_bus),
    .Op1                    (Op1            ),
    .Op2                    (Op2            ),
    .Addcin                 (Addcin         ),
    .MUL_sig                (MUL_sig        ),
    .Op_En                  (Op_En          ),
    .a_opuns                (a_opuns        ),
    .b_opuns                (b_opuns        ),
    .DIVsign                (DIVsign        ),
    .N1                     (N1             ),
    .N2                     (N2             ),
    .RegWrite               (RegWrite       ),
    .div_alu_time           (div_alu_time   ),
    // ouput to EX LSU
    .MemRead                (MemRead        ),              
    .MemWrite               (MemWrite       ),
    .mem_info_bus           (mem_info_bus   ),
    .rv32_rd                (rv32_rd        ),

    .i_hready               (i_hready       ),

    .d_hready               (d_hready       ),

    //ä¸csrå¯„å­˜å™¨æ¥å?
    .csr_info_bus           (csr_info_bus   ),
    .CSR_IDX                (CSR_IDX        ),     
    .csr_data               (csr_data       ),
    .csr_wb                 (csr_wb         ),     
    .mret_en                (mret_en        ),

    .d_ITCM_r               (d_ITCM_r       ),
    .d_ITCM                 (d_ITCM         )
);

//EXæ‰§è¡Œç»“æœå†™å›ç«¯å£
wire [`RF_IDX_WIDTH-1:0]          EXrd_wb;
wire [`rv32_XLEN-1:0]             EXdata_wb;
wire                              EXen_wb;
//wbck loadæŒ‡ä»¤ï¼ŒRFä¸­å†™å…¥memä¸­æ•°æ?
wire [`rv32_XLEN-1:0]             Mdata_wb;      //è¦å†™å…¥RFçš„æ•°æ®ï¼Œfrom memï¼Œä½†ç­‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåæ‰èƒ½å¾—åˆ°ï¼?
wire                              Men_wb;        //æ³¨æ„enã€rdæ—¶åºï¼Œéœ€è¦æ‰“ä¸?æ‹?
wire [`RF_IDX_WIDTH-1:0]          Mrd_wb; 

RegFile RegFile_u (

    .clk                    (clk),
    .rst_n                  (rst_n),
    // From ID
    .rv32_rs1_idx           (rv32_rs1),
    .rv32_rs2_idx           (rv32_rs2),
    // Output to EX and ID_Branch
    .read_rs1_data          (rs1_data), 
    .read_rs2_data          (rs2_data),
    //wbck å†™å…¥EXæ‰§è¡Œç»“æœæ•°æ®
    .wbck_en                (EXen_wb),
    .wbck_dest_idx          (EXrd_wb),
    .wbck_dest_data         (EXdata_wb),
    //wbck loadæŒ‡ä»¤ï¼Œå†™å…¥memä¸­æ•°æ?
    .Men_wb                 (Men_wb),
    .Mrd_wb                 (Mrd_wb),
    .Mdata_wb               (Mdata_wb),
    //test write register flag,to test data zara
    .rd                     (rv32_rd),
    .RegWrite_all           (RegWrite_all),
    .stop_flag              (stop_flag),
    .wr_stop                (wr_stop)

);

//CSRæ‰§è¡Œç»“æœå†™å›ç«¯å£
wire [11:0]                       CSR_IDX_wb;
wire [`rv32_XLEN-1:0]             CSRdata_wb;
wire                              CSRen_wb;

EX_top2 EX_top2_u (

    .clk                    (clk),
    .rst_n                  (rst_n),

    //To EX,è¯‘ç æ“ä½œæ•?
    .muldiv_info_bus        (muldiv_info_bus),
    .Op1                    (Op1            ),
    .Op2                    (Op2            ),
    .Addcin                 (Addcin         ),
    .MUL_sig                (MUL_sig        ),
    .Op_En                  (Op_En          ),
    .a_opuns                (a_opuns        ),
    .b_opuns                (b_opuns        ),
    .DIVsign                (DIVsign        ),
    .N1                     (N1             ),
    .N2                     (N2             ),
    .RegWrite               (RegWrite       ),     //EXæ‰§è¡Œç»“æœå†™å›æ§åˆ¶ä¿¡å·
    .div_alu_time           (div_alu_time   ),
    
    //EXæ‰§è¡Œç»“æœå†™å›ç«¯å£
    .EXrd_wb                (EXrd_wb        ),
    .EXdata_wb              (EXdata_wb      ),
    .EXen_wb                (EXen_wb        ),

     //LSU inputs       
    .MemRead                (MemRead        ),
    .MemWrite               (MemWrite       ),
    .mem_info_bus           (mem_info_bus   ),

    .rs2_data               (rs2_data       ),      //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data
    .rv32_rd                (rv32_rd        ),       //LoadæŒ‡ä»¤ï¼Œè¦å†™å…¥çš„RFæ ‡å· 

    .Mdata_wb               (Mdata_wb       ),      //è¦å†™å…¥RFçš„æ•°æ®ï¼Œfrom memï¼Œä½†ç­‰ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåæ‰èƒ½å¾—åˆ°ï¼?
    .Men_wb                 (Men_wb         ),        //æ³¨æ„enã€rdæ—¶åºï¼Œéœ€è¦æ‰“ä¸?æ‹?
    .Mrd_wb                 (Mrd_wb         ), 
 
    .wr_stop                (wr_stop        ),

    //csr ALU
    .csr_info_bus           (csr_info_bus   ),
    .CSR_IDX                (CSR_IDX        ),
    .csr_wb                 (csr_wb         ),
    //CSRæ‰§è¡Œç»“æœå†™å›ç«¯å£
    .CSR_IDX_wb             (CSR_IDX_wb     ),
    .CSRdata_wb             (CSRdata_wb     ),
    .CSRen_wb               (CSRen_wb       ),
    //AHB master signals
    .d_haddr                (d_haddr        ),
    .d_hprot                (d_hprot        ),
    .d_htrans               (d_htrans       ),
    .d_hwrite               (d_hwrite       ),
    .d_hsize                (d_hsize        ),
    .d_hburst               (d_hburst       ),
    .d_hwdata               (d_hwdata       ),      //StoreæŒ‡ä»¤ï¼Œè¦å†™å…¥å­˜å‚¨å™¨çš„æ•°æ®ï¼Œå³rs2_data
    .d_hrdata               (d_hrdata       ),
    .d_hready               (d_hready       ),
    .d_ITCM                 (d_ITCM         ),
    .i_haddr                (IF_ID_pc       )  
);
//------------------------ä¸­æ–­è°ƒè¯•---------------------------
wire [3:0] int_index;

wire                        int_mstatus_mie;

CSRFile CSRFile_u (

    .clk                    (clk            ),
    .rst_n                  (rst_n          ),

    .CSR_IDX                (CSR_IDX        ),  
    .csr_data               (csr_data       ),

    .CSR_IDX_wb             (CSR_IDX_wb     ),
    .CSRdata_wb             (CSRdata_wb     ),
    .CSRen_wb               (CSRen_wb       ),

    .trap_entry_en          (trap_entry_en  ),
    .trap_exit_en           (trap_exit_en   ),
    .trap_entry_pc          (trap_entry_pc  ),
    .restore_pc             (restore_pc     ),
    .normal_pc              (normal_PC      ),
    .int_index              (int_index      ),
    .int_mstatus_mie        (int_mstatus_mie)
);

interrupt_ctrl interrupt_ctrl_u (
    .clk                    (clk           ),
    .rst_n                  (rst_n         ),
    .key1                   (key1          ),
    .key2                   (key2          ),
    .key3                   (key3          ),

    .int_index              (int_index      ),
    .int_mstatus_mie        (int_mstatus_mie),
    .mret_en                (mret_en        ),
    .trap_entry_en          (trap_entry_en  ),
    .trap_exit_en           (trap_exit_en   ),

    .timer                  (timer          )
);


endmodule