# ğŸŒŸ Week 0 / Task 1 â€” VSD Program Foundation & Tool Setup

Welcome to the beginning of my **RISC-V SoC Tapeout (VSD Program)** journey.  
This week was all about **building the environment** and **setting up essential tools** that will power my RTL-to-GDS design flow.

---

## ğŸ–¥ï¸ Virtual Machine Configuration

A dedicated VM was configured to ensure smooth performance for synthesis, simulation, and waveform analysis.

| Resource | Configuration |
|----------|---------------|
| ğŸ§ **OS** | Ubuntu 20.04 LTS |
| ğŸ’¾ **RAM** | 6 GB |
| ğŸ’¿ **Storage** | 50 GB HDD |
| âš¡ **vCPUs** | 4 |

 **Why this setup?** â†’ All are open source resources .Balanced resources for handling synthesis, running simulations, and debugging waveforms.

---

## âš™ï¸ Tools Installed & Verified

The following open-source tools were installed successfully:

| Tool | Purpose | Status |
|------|----------|--------|
| ğŸ§  **Yosys** | RTL synthesis (Verilog â†’ Gate-level netlist) | âœ” Installed |
| ğŸ“Ÿ **Icarus Verilog** | Compile & simulate Verilog designs | âœ” Installed |
| ğŸ“Š **GTKWave** | Waveform viewer for simulation results | âœ” Installed |

---

## ğŸ”§ Installation Steps in Ubuntu




### ğŸ§  Yosys (RTL Synthesis Tool)

- `sudo apt-get update`  
- `git clone https://github.com/YosysHQ/yosys.git`  
- `cd yosys`  
- `sudo apt install make` 
- `sudo apt-get install build-essential clang bison flex \`  
  `libreadline-dev gawk tcl-dev libffi-dev git \`  
  `graphviz xdot pkg-config python3 libboost-system-dev \`  
  `libboost-python-dev libboost-filesystem-dev zlib1g-dev`  
- `make config-gcc`  
- `make`  
- `sudo make install`  

To Verify: `yosys -V`

![Yosys Installed](Images/yosys_license.png)


### ğŸ“Ÿ Icarus Verilog (Tool to Compile & simulate Verilog designs )

- `sudo apt-get update`  
- `sudo apt-get install iverilog`  

To Verify: `iverilog -V`

![i-veilog Installed](Images/iverilo1.png)

###  ğŸ“Š GTKWave (Waveform viewer for simulation results)


- `sudo apt-get update`  
- `sudo apt install gtkwave`  

 Version check: `gtkwave --version`

 ![gtk_wave installed](Images/gtk_wave_command.png)
 ![gtk_wave_window ](Images/gtk_wave_window.png)    Waveform window



## âœ… Task 1 â€” Quick Recap

After completing the setup, hereâ€™s the outcome of my Week 0 / Task 1 work:

| ğŸš€ Tool | ğŸ” Purpose | ğŸ“Š Status |
|---------|------------|-----------|
| ğŸ§  **Yosys** | RTL Synthesis | ğŸŸ¢ Installed |
| ğŸ“Ÿ **Icarus Verilog** | Verilog Simulation | ğŸŸ¢ Installed |
| ğŸ“Š **GTKWave** | Waveform Visualization | ğŸŸ¢ Installed |

---

### ğŸ¯ Achievements
- ğŸ–¥ï¸ Virtual Machine configured with Ubuntu 20.04  
- âš™ï¸ Installed and verified core tools for synthesis, simulation, and waveform analysis  
- ğŸš€ Established a solid foundation for the **VSD RISC-V SoC Tapeout Journey**  

---
  


ğŸ“Œ *This marks the start of my silicon design journey â€” the lab is ready, the tools are active, and the learning begins!
Excited for the journey ahed!*  

