// Seed: 401937944
module module_3 (
    id_1,
    id_2,
    module_0,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  input wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_20;
  assign id_14 = 1;
endmodule
module module_1 (
    output tri id_0,
    input wire id_1,
    input wire id_2,
    input uwire id_3,
    input wor id_4,
    input tri0 id_5,
    output tri0 id_6,
    input wand id_7,
    input uwire id_8,
    output tri0 id_9,
    output wire id_10,
    input tri0 id_11,
    output uwire id_12,
    output supply0 id_13
);
  assign id_10 = 1'b0;
  wor  id_15 = 1'h0;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16,
      id_16,
      id_15,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      id_15,
      id_16
  );
endmodule
