# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../demo2.srcs/sources_1/imports/Practicum 1/bintobcd.vhd" \
"../../../../demo2.srcs/sources_1/imports/Practicum 1/bcdtoseg.vhd" \
"../../../../demo2.srcs/sources_1/imports/Practicum 1/display_encoder.vhd" \
"../../../../demo2.srcs/sources_1/imports/chapter4/display_encoder_board.vhd" \
"../../../../demo2.srcs/sim_1/imports/digielek/ROM_tb_display_encoder_project2.vhd" \

# Do not sort compile order
nosort
