$date
	Sat Oct 22 23:48:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#878998
b10110 &
b10110 %
1$
b10110 !
1"
#878999
0"
#879002
b1011 &
b1011 %
#879006
b100010 &
b100010 %
#879010
b10001 &
b10001 %
#879014
b110100 &
b110100 %
#879018
b11010 &
b11010 %
#879022
b1101 &
b1101 %
#879026
b101000 &
b101000 %
#879030
b10100 &
b10100 %
#879034
b1010 &
b1010 %
#879038
b101 &
b101 %
#879042
b10000 &
b10000 %
#879046
b1000 &
b1000 %
#879050
b100 &
b100 %
#879054
b10 &
b10 %
#879058
b1 &
b1 %
1#
#879062
b0 &
0#
b0 %
0$
#1885355
b10 !
1"
#1885358
b10 &
b10 %
1$
#1885359
0"
#1885362
b1 &
b1 %
1#
#1885366
b0 &
0#
b0 %
0$
#2803109
b10000 !
1"
#2803110
b10000 &
b10000 %
1$
#2803111
0"
#2803114
b1000 &
b1000 %
#2803118
b100 &
b100 %
#2803122
b10 &
b10 %
#2803126
b1 &
1#
b1 %
#2803130
b0 &
b0 %
0#
0$
#4500012
