Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue May 21 13:00:57 2024
| Host             : LAPTOP-50ETKJ47 running 64-bit major release  (build 9200)
| Command          : report_power -file riscv_top_power_routed.rpt -pb riscv_top_power_summary_routed.pb -rpx riscv_top_power_routed.rpx
| Design           : riscv_top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.227        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.154        |
| Device Static (W)        | 0.074        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        6 |       --- |             --- |
| Slice Logic              |     0.014 |    19154 |       --- |             --- |
|   LUT as Logic           |     0.013 |    10099 |     20800 |           48.55 |
|   CARRY4                 |    <0.001 |      465 |      8150 |            5.71 |
|   LUT as Distributed RAM |    <0.001 |      104 |      9600 |            1.08 |
|   Register               |    <0.001 |     5632 |     41600 |           13.54 |
|   F7/F8 Muxes            |    <0.001 |      823 |     32600 |            2.52 |
|   Others                 |     0.000 |       53 |       --- |             --- |
| Signals                  |     0.017 |    14006 |       --- |             --- |
| Block RAM                |     0.019 |     25.5 |        50 |           51.00 |
| PLL                      |     0.098 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        5 |       106 |            4.72 |
| Static Power             |     0.074 |          |           |                 |
| Total                    |     0.227 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.074 |       0.063 |      0.011 |
| Vccaux    |       1.800 |     0.062 |       0.050 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.001 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+---------------------------------------------------------------+-----------------+
| Clock              | Domain                                                        | Constraint (ns) |
+--------------------+---------------------------------------------------------------+-----------------+
| UART_CLK           | uart_peripheral_top_inst/uart_clk_div_inst/o_clk_div_baud_clk |        208350.0 |
| clk_out1_clk_wiz_0 | clk_wiz_0/inst/clk_out1_clk_wiz_0                             |            30.0 |
| clkfbout_clk_wiz_0 | clk_wiz_0/inst/clkfbout_clk_wiz_0                             |            30.0 |
| i_riscv_clk        | i_riscv_clk                                                   |            10.0 |
+--------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| riscv_top                          |     0.154 |
|   clk_wiz_0                        |     0.098 |
|     inst                           |     0.098 |
|   riscv_button_debouncer_inst      |    <0.001 |
|     DD0                            |    <0.001 |
|       FSM0                         |    <0.001 |
|       T0                           |    <0.001 |
|     u_button_synchronizer          |    <0.001 |
|   riscv_rst_sync_inst              |    <0.001 |
|   u_riscv_dram_model               |     0.006 |
|     u_riscv_dram_counter           |    <0.001 |
|     u_riscv_dram_data              |     0.006 |
|   u_riscv_iram_model               |    <0.001 |
|     u_riscv_iram_counter           |    <0.001 |
|     u_riscv_iram_data              |    <0.001 |
|   u_top_core                       |     0.047 |
|     u_data_cache                   |     0.007 |
|       u_dcache_data                |     0.006 |
|       u_dcache_fsm                 |    <0.001 |
|       u_dcache_tag                 |    <0.001 |
|         dirty_buffer_reg_0_255_0_0 |    <0.001 |
|         tag_buffer_reg_0_255_0_0   |    <0.001 |
|         tag_buffer_reg_0_255_1_1   |    <0.001 |
|         valid_buffer_reg_0_255_0_0 |    <0.001 |
|       u_riscv_dcache_amo           |    <0.001 |
|     u_inst_cache                   |     0.013 |
|       u_icache_fsm                 |    <0.001 |
|       u_icache_inst                |     0.008 |
|       u_tag_array_i                |     0.005 |
|     u_riscv_datapath               |     0.026 |
|       u_riscv_csrfile              |     0.002 |
|         mcycle_counter             |    <0.001 |
|         minstret_counter           |    <0.001 |
|       u_riscv_de_ppreg             |    <0.001 |
|       u_riscv_dstage               |    <0.001 |
|         u_riscv_extend             |    <0.001 |
|         u_riscv_rf                 |    <0.001 |
|           rf_reg_r1_0_31_0_5       |    <0.001 |
|           rf_reg_r1_0_31_12_17     |    <0.001 |
|           rf_reg_r1_0_31_18_23     |    <0.001 |
|           rf_reg_r1_0_31_24_29     |    <0.001 |
|           rf_reg_r1_0_31_30_35     |    <0.001 |
|           rf_reg_r1_0_31_36_41     |    <0.001 |
|           rf_reg_r1_0_31_42_47     |    <0.001 |
|           rf_reg_r1_0_31_48_53     |    <0.001 |
|           rf_reg_r1_0_31_54_59     |    <0.001 |
|           rf_reg_r1_0_31_60_63     |    <0.001 |
|           rf_reg_r1_0_31_6_11      |    <0.001 |
|           rf_reg_r2_0_31_0_5       |    <0.001 |
|           rf_reg_r2_0_31_12_17     |    <0.001 |
|           rf_reg_r2_0_31_18_23     |    <0.001 |
|           rf_reg_r2_0_31_24_29     |    <0.001 |
|           rf_reg_r2_0_31_30_35     |    <0.001 |
|           rf_reg_r2_0_31_36_41     |    <0.001 |
|           rf_reg_r2_0_31_42_47     |    <0.001 |
|           rf_reg_r2_0_31_48_53     |    <0.001 |
|           rf_reg_r2_0_31_54_59     |    <0.001 |
|           rf_reg_r2_0_31_60_63     |    <0.001 |
|           rf_reg_r2_0_31_6_11      |    <0.001 |
|       u_riscv_em_ppreg             |     0.001 |
|       u_riscv_estage               |     0.018 |
|         u_Forward_mux_A            |    <0.001 |
|         u_Forward_mux_B            |    <0.001 |
|         u_Operand_mux_A            |     0.002 |
|         u_Operand_mux_B            |     0.002 |
|         u_icu                      |     0.013 |
|           u_ALU                    |     0.007 |
|           u_branch_comp            |    <0.001 |
|           u_divider                |     0.003 |
|           u_mul                    |     0.002 |
|           u_mux                    |    <0.001 |
|         u_imm_reg_mux              |    <0.001 |
|         u_riscv_lsu                |    <0.001 |
|         u_riscv_misalignment_unit  |    <0.001 |
|       u_riscv_fd_ppreg             |    <0.001 |
|       u_riscv_fstage               |     0.001 |
|         u_pcmux                    |    <0.001 |
|         u_pcmuxadder               |    <0.001 |
|         u_pcmuxfortrap             |    <0.001 |
|         u_riscv_pc                 |    <0.001 |
|         u_riscv_pcadder            |    <0.001 |
|         u_top_cdecoder             |    <0.001 |
|       u_riscv_hazard_unit          |    <0.001 |
|       u_riscv_mstage               |    <0.001 |
|         u_riscv_memext             |    <0.001 |
|         u_riscv_memloadmux         |    <0.001 |
|         u_riscv_muxcsr             |    <0.001 |
|       u_riscv_mw_ppreg             |    <0.001 |
|       u_riscv_wbstage              |    <0.001 |
|         mux2_wb                    |    <0.001 |
|         trap_wb                    |    <0.001 |
|         u_result_mux               |    <0.001 |
|       u_top_cu                     |    <0.001 |
|     u_riscv_timer_irq              |    <0.001 |
|   uart_peripheral_top_inst         |     0.002 |
|     uart_clk_div_inst              |    <0.001 |
|     uart_fifo_top_inst             |     0.002 |
|       u_uart_fifo_df_rsync         |    <0.001 |
|       u_uart_fifo_df_wsync         |    <0.001 |
|       u_uart_fifo_mem_ctrl         |     0.002 |
|       u_uart_fifo_rd               |    <0.001 |
|       u_uart_fifo_wr               |    <0.001 |
|       u_uart_gray_conv_r           |    <0.001 |
|       u_uart_gray_conv_w           |    <0.001 |
|     uart_pulse_gen_inst            |    <0.001 |
|     uart_tx_top_inst               |    <0.001 |
|       u_uart_tx_fsm                |    <0.001 |
|       u_uart_tx_mux                |    <0.001 |
|       u_uart_tx_parity_calc        |    <0.001 |
|       u_uart_tx_serializer         |    <0.001 |
+------------------------------------+-----------+


