<html>
<head>
<title>Sample Waveforms for altpll0.vhd </title>
</head>
<body>
<h2><CENTER>Sample behavioral waveforms for design file altpll0.vhd </CENTER></h2>
<P>The following waveforms show the behavior of altpll megafunction for the chosen set of parameters in design altpll0.vhd. The design altpll0.vhd has Cyclone AUTO pll configured in NO_COMPENSATION mode The primary clock input to the PLL is INCLK0, with clock period 20000 ps. CLK0 multiply by = 3, CLK0 divide by = 5, CLK0 phase_shift = 0 Output port LOCKED is used. This port will go high when the PLL locks to the input clock. </P>
<CENTER><img src=altpll0_wave0.jpg> </CENTER>
<P><CENTER><FONT size=2>Fig. 1 : Wave showing NO_COMPENSATION mode operation. </CENTER></P>
<P><FONT size=3></P>
<P></P>
</body>
</html>
