// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/26/2024 23:42:23"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module test (
	s2,
	clock,
	reset_alu,
	reset_a,
	a,
	reset_b,
	b,
	enable,
	data_in,
	reset_fsm,
	s1,
	id,
	r1,
	r2);
output 	s2;
input 	clock;
input 	reset_alu;
input 	reset_a;
input 	[7:0] a;
input 	reset_b;
input 	[7:0] b;
input 	enable;
input 	data_in;
input 	reset_fsm;
output 	s1;
output 	[3:0] id;
output 	[3:0] r1;
output 	[3:0] r2;

// Design Ports Information
// s2	=>  Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// s1	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[3]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[2]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[1]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// id[0]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[3]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[2]	=>  Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[1]	=>  Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r1[0]	=>  Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[3]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[2]	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[1]	=>  Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// r2[0]	=>  Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_alu	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_fsm	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// data_in	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// enable	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[3]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_b	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[3]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_a	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[2]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[2]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[1]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[1]	=>  Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[0]	=>  Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[0]	=>  Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[7]	=>  Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[7]	=>  Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[6]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[6]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[5]	=>  Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[5]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// b[4]	=>  Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// a[4]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \inst|Add0~0_combout ;
wire \inst|Add0~2_combout ;
wire \inst|Add0~6_combout ;
wire \inst|Add1~0_combout ;
wire \inst|Add1~4_combout ;
wire \inst|Add1~6_combout ;
wire \inst|Mux4~0_combout ;
wire \inst|Mux0~1_combout ;
wire \inst|result~4_combout ;
wire \inst|result~6_combout ;
wire \inst|Mux7~0_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \inst4|yfsm.s1~0_combout ;
wire \reset_fsm~combout ;
wire \reset_fsm~clkctrl_outclk ;
wire \data_in~combout ;
wire \inst4|yfsm.s1~regout ;
wire \inst4|yfsm.s2~regout ;
wire \inst4|yfsm.s3~regout ;
wire \inst4|yfsm.s4~regout ;
wire \inst4|yfsm.s5~regout ;
wire \inst4|yfsm.s6~regout ;
wire \inst4|yfsm.s7~regout ;
wire \inst4|yfsm.s0~0_combout ;
wire \inst4|yfsm.s0~regout ;
wire \inst4|WideOr10~0_combout ;
wire \inst4|WideOr8~0_combout ;
wire \inst4|WideOr9~0_combout ;
wire \inst|Mux4~5_combout ;
wire \enable~combout ;
wire \inst|Mux4~4_combout ;
wire \inst|result[3]~0_combout ;
wire \inst|result[3]~3_combout ;
wire \reset_b~combout ;
wire \reset_b~clkctrl_outclk ;
wire \inst|Mux4~1_combout ;
wire \inst|Mux4~2_combout ;
wire \inst|Mux4~3_combout ;
wire \inst|Mux4~6_combout ;
wire \reset_alu~combout ;
wire \reset_alu~clkctrl_outclk ;
wire \inst|sign2~feeder_combout ;
wire \inst|sign2~regout ;
wire \inst|Mux0~0_combout ;
wire \reset_a~combout ;
wire \reset_a~clkctrl_outclk ;
wire \inst|Add0~1 ;
wire \inst|Add0~3 ;
wire \inst|Add0~5 ;
wire \inst|Add0~7 ;
wire \inst|Add0~9 ;
wire \inst|Add0~11 ;
wire \inst|Add0~13 ;
wire \inst|Add0~14_combout ;
wire \inst|Mux0~3_combout ;
wire \inst|Add1~1 ;
wire \inst|Add1~3 ;
wire \inst|Add1~5 ;
wire \inst|Add1~7 ;
wire \inst|Add1~9 ;
wire \inst|Add1~11 ;
wire \inst|Add1~13 ;
wire \inst|Add1~14_combout ;
wire \inst|Mux0~2_combout ;
wire \inst|Mux0~4_combout ;
wire \inst|sign1~feeder_combout ;
wire \inst|sign1~regout ;
wire \inst4|WideOr11~combout ;
wire \inst|r1[3]~feeder_combout ;
wire \inst|Add0~12_combout ;
wire \inst|result[3]~1_combout ;
wire \inst|result[3]~2_combout ;
wire \inst|Mux1~0_combout ;
wire \inst|Mux1~1_combout ;
wire \inst|Add1~12_combout ;
wire \inst|Mux1~2_combout ;
wire \inst|Mux1~3_combout ;
wire \inst|Mux1~4_combout ;
wire \inst|r1[2]~feeder_combout ;
wire \inst|Add0~10_combout ;
wire \inst|Mux2~0_combout ;
wire \inst|Mux2~1_combout ;
wire \inst|Add1~10_combout ;
wire \inst|Mux2~2_combout ;
wire \inst|Mux2~3_combout ;
wire \inst|Mux2~4_combout ;
wire \inst|r1[1]~feeder_combout ;
wire \inst|Add0~8_combout ;
wire \inst|Add1~8_combout ;
wire \inst|Mux3~0_combout ;
wire \inst|Mux3~1_combout ;
wire \inst|Mux3~2_combout ;
wire \inst|Mux3~3_combout ;
wire \inst|r1[0]~feeder_combout ;
wire \inst|r2[3]~feeder_combout ;
wire \inst|Add0~4_combout ;
wire \inst|result~5_combout ;
wire \inst|Mux5~0_combout ;
wire \inst|Mux5~1_combout ;
wire \inst|Mux5~2_combout ;
wire \inst|Mux5~3_combout ;
wire \inst|Add1~2_combout ;
wire \inst|Mux6~0_combout ;
wire \inst|Mux6~1_combout ;
wire \inst|Mux6~2_combout ;
wire \inst|Mux6~3_combout ;
wire \inst|r2[1]~feeder_combout ;
wire \inst|Mux7~1_combout ;
wire \inst|Mux7~2_combout ;
wire \inst|Mux7~3_combout ;
wire \inst|Mux7~4_combout ;
wire \inst|Mux7~5_combout ;
wire \inst|Mux7~6_combout ;
wire \inst|r2[0]~feeder_combout ;
wire [7:0] \b~combout ;
wire [7:0] \inst2|q ;
wire [7:0] \inst1|q ;
wire [3:0] \inst|r1 ;
wire [3:0] \inst4|student_id ;
wire [3:0] \inst|r2 ;
wire [7:0] \inst|result ;
wire [7:0] \a~combout ;


// Location: LCCOMB_X5_Y32_N16
cycloneii_lcell_comb \inst|Add0~0 (
// Equation(s):
// \inst|Add0~0_combout  = (\inst1|q [0] & (\inst2|q [0] $ (VCC))) # (!\inst1|q [0] & (\inst2|q [0] & VCC))
// \inst|Add0~1  = CARRY((\inst1|q [0] & \inst2|q [0]))

	.dataa(\inst1|q [0]),
	.datab(\inst2|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add0~0_combout ),
	.cout(\inst|Add0~1 ));
// synopsys translate_off
defparam \inst|Add0~0 .lut_mask = 16'h6688;
defparam \inst|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N18
cycloneii_lcell_comb \inst|Add0~2 (
// Equation(s):
// \inst|Add0~2_combout  = (\inst2|q [1] & ((\inst1|q [1] & (\inst|Add0~1  & VCC)) # (!\inst1|q [1] & (!\inst|Add0~1 )))) # (!\inst2|q [1] & ((\inst1|q [1] & (!\inst|Add0~1 )) # (!\inst1|q [1] & ((\inst|Add0~1 ) # (GND)))))
// \inst|Add0~3  = CARRY((\inst2|q [1] & (!\inst1|q [1] & !\inst|Add0~1 )) # (!\inst2|q [1] & ((!\inst|Add0~1 ) # (!\inst1|q [1]))))

	.dataa(\inst2|q [1]),
	.datab(\inst1|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~1 ),
	.combout(\inst|Add0~2_combout ),
	.cout(\inst|Add0~3 ));
// synopsys translate_off
defparam \inst|Add0~2 .lut_mask = 16'h9617;
defparam \inst|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N22
cycloneii_lcell_comb \inst|Add0~6 (
// Equation(s):
// \inst|Add0~6_combout  = (\inst2|q [3] & ((\inst1|q [3] & (\inst|Add0~5  & VCC)) # (!\inst1|q [3] & (!\inst|Add0~5 )))) # (!\inst2|q [3] & ((\inst1|q [3] & (!\inst|Add0~5 )) # (!\inst1|q [3] & ((\inst|Add0~5 ) # (GND)))))
// \inst|Add0~7  = CARRY((\inst2|q [3] & (!\inst1|q [3] & !\inst|Add0~5 )) # (!\inst2|q [3] & ((!\inst|Add0~5 ) # (!\inst1|q [3]))))

	.dataa(\inst2|q [3]),
	.datab(\inst1|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~5 ),
	.combout(\inst|Add0~6_combout ),
	.cout(\inst|Add0~7 ));
// synopsys translate_off
defparam \inst|Add0~6 .lut_mask = 16'h9617;
defparam \inst|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N0
cycloneii_lcell_comb \inst|Add1~0 (
// Equation(s):
// \inst|Add1~0_combout  = (\inst1|q [0] & ((GND) # (!\inst2|q [0]))) # (!\inst1|q [0] & (\inst2|q [0] $ (GND)))
// \inst|Add1~1  = CARRY((\inst1|q [0]) # (!\inst2|q [0]))

	.dataa(\inst1|q [0]),
	.datab(\inst2|q [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst|Add1~0_combout ),
	.cout(\inst|Add1~1 ));
// synopsys translate_off
defparam \inst|Add1~0 .lut_mask = 16'h66BB;
defparam \inst|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N4
cycloneii_lcell_comb \inst|Add1~4 (
// Equation(s):
// \inst|Add1~4_combout  = ((\inst1|q [2] $ (\inst2|q [2] $ (\inst|Add1~3 )))) # (GND)
// \inst|Add1~5  = CARRY((\inst1|q [2] & ((!\inst|Add1~3 ) # (!\inst2|q [2]))) # (!\inst1|q [2] & (!\inst2|q [2] & !\inst|Add1~3 )))

	.dataa(\inst1|q [2]),
	.datab(\inst2|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~3 ),
	.combout(\inst|Add1~4_combout ),
	.cout(\inst|Add1~5 ));
// synopsys translate_off
defparam \inst|Add1~4 .lut_mask = 16'h962B;
defparam \inst|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N6
cycloneii_lcell_comb \inst|Add1~6 (
// Equation(s):
// \inst|Add1~6_combout  = (\inst2|q [3] & ((\inst1|q [3] & (!\inst|Add1~5 )) # (!\inst1|q [3] & ((\inst|Add1~5 ) # (GND))))) # (!\inst2|q [3] & ((\inst1|q [3] & (\inst|Add1~5  & VCC)) # (!\inst1|q [3] & (!\inst|Add1~5 ))))
// \inst|Add1~7  = CARRY((\inst2|q [3] & ((!\inst|Add1~5 ) # (!\inst1|q [3]))) # (!\inst2|q [3] & (!\inst1|q [3] & !\inst|Add1~5 )))

	.dataa(\inst2|q [3]),
	.datab(\inst1|q [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~5 ),
	.combout(\inst|Add1~6_combout ),
	.cout(\inst|Add1~7 ));
// synopsys translate_off
defparam \inst|Add1~6 .lut_mask = 16'h692B;
defparam \inst|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X5_Y32_N3
cycloneii_lcell_ff \inst2|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [1]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [1]));

// Location: LCCOMB_X4_Y32_N20
cycloneii_lcell_comb \inst|Mux4~0 (
// Equation(s):
// \inst|Mux4~0_combout  = (\inst2|q [3] & ((\inst1|q [3] & (!\inst|result[3]~2_combout )) # (!\inst1|q [3] & ((!\inst|result[3]~1_combout ))))) # (!\inst2|q [3] & ((\inst1|q [3] & ((!\inst|result[3]~1_combout ))) # (!\inst1|q [3] & 
// (\inst|result[3]~2_combout  & \inst|result[3]~1_combout ))))

	.dataa(\inst2|q [3]),
	.datab(\inst1|q [3]),
	.datac(\inst|result[3]~2_combout ),
	.datad(\inst|result[3]~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~0 .lut_mask = 16'h186E;
defparam \inst|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X5_Y32_N25
cycloneii_lcell_ff \inst1|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [7]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [7]));

// Location: LCFF_X5_Y32_N13
cycloneii_lcell_ff \inst1|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [6]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [6]));

// Location: LCFF_X5_Y32_N11
cycloneii_lcell_ff \inst2|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [5]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [5]));

// Location: LCFF_X5_Y32_N15
cycloneii_lcell_ff \inst2|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [4]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [4]));

// Location: LCCOMB_X2_Y32_N20
cycloneii_lcell_comb \inst|Mux0~1 (
// Equation(s):
// \inst|Mux0~1_combout  = (\inst1|q [7] & ((\inst2|q [7] & ((!\inst|result[3]~2_combout ))) # (!\inst2|q [7] & (!\inst|result[3]~1_combout )))) # (!\inst1|q [7] & ((\inst2|q [7] & (!\inst|result[3]~1_combout )) # (!\inst2|q [7] & (\inst|result[3]~1_combout  
// & \inst|result[3]~2_combout ))))

	.dataa(\inst1|q [7]),
	.datab(\inst2|q [7]),
	.datac(\inst|result[3]~1_combout ),
	.datad(\inst|result[3]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~1 .lut_mask = 16'h168E;
defparam \inst|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N10
cycloneii_lcell_comb \inst|result~4 (
// Equation(s):
// \inst|result~4_combout  = (\inst1|q [4] & \inst2|q [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|q [4]),
	.datad(\inst2|q [4]),
	.cin(gnd),
	.combout(\inst|result~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result~4 .lut_mask = 16'hF000;
defparam \inst|result~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N10
cycloneii_lcell_comb \inst|result~6 (
// Equation(s):
// \inst|result~6_combout  = (\inst1|q [1] & \inst2|q [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst1|q [1]),
	.datad(\inst2|q [1]),
	.cin(gnd),
	.combout(\inst|result~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result~6 .lut_mask = 16'hF000;
defparam \inst|result~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N10
cycloneii_lcell_comb \inst|Mux7~0 (
// Equation(s):
// \inst|Mux7~0_combout  = (\inst4|WideOr10~0_combout  & ((\inst|Add0~0_combout ))) # (!\inst4|WideOr10~0_combout  & (\inst|Add1~0_combout ))

	.dataa(vcc),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\inst|Add1~0_combout ),
	.datad(\inst|Add0~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~0 .lut_mask = 16'hFC30;
defparam \inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[1]));
// synopsys translate_off
defparam \b[1]~I .input_async_reset = "none";
defparam \b[1]~I .input_power_up = "low";
defparam \b[1]~I .input_register_mode = "none";
defparam \b[1]~I .input_sync_reset = "none";
defparam \b[1]~I .oe_async_reset = "none";
defparam \b[1]~I .oe_power_up = "low";
defparam \b[1]~I .oe_register_mode = "none";
defparam \b[1]~I .oe_sync_reset = "none";
defparam \b[1]~I .operation_mode = "input";
defparam \b[1]~I .output_async_reset = "none";
defparam \b[1]~I .output_power_up = "low";
defparam \b[1]~I .output_register_mode = "none";
defparam \b[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[7]));
// synopsys translate_off
defparam \a[7]~I .input_async_reset = "none";
defparam \a[7]~I .input_power_up = "low";
defparam \a[7]~I .input_register_mode = "none";
defparam \a[7]~I .input_sync_reset = "none";
defparam \a[7]~I .oe_async_reset = "none";
defparam \a[7]~I .oe_power_up = "low";
defparam \a[7]~I .oe_register_mode = "none";
defparam \a[7]~I .oe_sync_reset = "none";
defparam \a[7]~I .operation_mode = "input";
defparam \a[7]~I .output_async_reset = "none";
defparam \a[7]~I .output_power_up = "low";
defparam \a[7]~I .output_register_mode = "none";
defparam \a[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[6]));
// synopsys translate_off
defparam \a[6]~I .input_async_reset = "none";
defparam \a[6]~I .input_power_up = "low";
defparam \a[6]~I .input_register_mode = "none";
defparam \a[6]~I .input_sync_reset = "none";
defparam \a[6]~I .oe_async_reset = "none";
defparam \a[6]~I .oe_power_up = "low";
defparam \a[6]~I .oe_register_mode = "none";
defparam \a[6]~I .oe_sync_reset = "none";
defparam \a[6]~I .operation_mode = "input";
defparam \a[6]~I .output_async_reset = "none";
defparam \a[6]~I .output_power_up = "low";
defparam \a[6]~I .output_register_mode = "none";
defparam \a[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[5]));
// synopsys translate_off
defparam \b[5]~I .input_async_reset = "none";
defparam \b[5]~I .input_power_up = "low";
defparam \b[5]~I .input_register_mode = "none";
defparam \b[5]~I .input_sync_reset = "none";
defparam \b[5]~I .oe_async_reset = "none";
defparam \b[5]~I .oe_power_up = "low";
defparam \b[5]~I .oe_register_mode = "none";
defparam \b[5]~I .oe_sync_reset = "none";
defparam \b[5]~I .operation_mode = "input";
defparam \b[5]~I .output_async_reset = "none";
defparam \b[5]~I .output_power_up = "low";
defparam \b[5]~I .output_register_mode = "none";
defparam \b[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[4]));
// synopsys translate_off
defparam \b[4]~I .input_async_reset = "none";
defparam \b[4]~I .input_power_up = "low";
defparam \b[4]~I .input_register_mode = "none";
defparam \b[4]~I .input_sync_reset = "none";
defparam \b[4]~I .oe_async_reset = "none";
defparam \b[4]~I .oe_power_up = "low";
defparam \b[4]~I .oe_register_mode = "none";
defparam \b[4]~I .oe_sync_reset = "none";
defparam \b[4]~I .operation_mode = "input";
defparam \b[4]~I .output_async_reset = "none";
defparam \b[4]~I .output_power_up = "low";
defparam \b[4]~I .output_register_mode = "none";
defparam \b[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N24
cycloneii_lcell_comb \inst4|yfsm.s1~0 (
// Equation(s):
// \inst4|yfsm.s1~0_combout  = !\inst4|yfsm.s0~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|yfsm.s0~regout ),
	.cin(gnd),
	.combout(\inst4|yfsm.s1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|yfsm.s1~0 .lut_mask = 16'h00FF;
defparam \inst4|yfsm.s1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_fsm~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_fsm~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_fsm));
// synopsys translate_off
defparam \reset_fsm~I .input_async_reset = "none";
defparam \reset_fsm~I .input_power_up = "low";
defparam \reset_fsm~I .input_register_mode = "none";
defparam \reset_fsm~I .input_sync_reset = "none";
defparam \reset_fsm~I .oe_async_reset = "none";
defparam \reset_fsm~I .oe_power_up = "low";
defparam \reset_fsm~I .oe_register_mode = "none";
defparam \reset_fsm~I .oe_sync_reset = "none";
defparam \reset_fsm~I .operation_mode = "input";
defparam \reset_fsm~I .output_async_reset = "none";
defparam \reset_fsm~I .output_power_up = "low";
defparam \reset_fsm~I .output_register_mode = "none";
defparam \reset_fsm~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \reset_fsm~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset_fsm~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_fsm~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_fsm~clkctrl .clock_type = "global clock";
defparam \reset_fsm~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \data_in~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\data_in~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(data_in));
// synopsys translate_off
defparam \data_in~I .input_async_reset = "none";
defparam \data_in~I .input_power_up = "low";
defparam \data_in~I .input_register_mode = "none";
defparam \data_in~I .input_sync_reset = "none";
defparam \data_in~I .oe_async_reset = "none";
defparam \data_in~I .oe_power_up = "low";
defparam \data_in~I .oe_register_mode = "none";
defparam \data_in~I .oe_sync_reset = "none";
defparam \data_in~I .operation_mode = "input";
defparam \data_in~I .output_async_reset = "none";
defparam \data_in~I .output_power_up = "low";
defparam \data_in~I .output_register_mode = "none";
defparam \data_in~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X3_Y32_N25
cycloneii_lcell_ff \inst4|yfsm.s1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|yfsm.s1~0_combout ),
	.sdata(gnd),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s1~regout ));

// Location: LCFF_X3_Y32_N5
cycloneii_lcell_ff \inst4|yfsm.s2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s1~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s2~regout ));

// Location: LCFF_X3_Y32_N11
cycloneii_lcell_ff \inst4|yfsm.s3 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s2~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s3~regout ));

// Location: LCFF_X3_Y32_N7
cycloneii_lcell_ff \inst4|yfsm.s4 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s3~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s4~regout ));

// Location: LCFF_X3_Y32_N3
cycloneii_lcell_ff \inst4|yfsm.s5 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s4~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s5~regout ));

// Location: LCFF_X3_Y32_N21
cycloneii_lcell_ff \inst4|yfsm.s6 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s5~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s6~regout ));

// Location: LCFF_X3_Y32_N27
cycloneii_lcell_ff \inst4|yfsm.s7 (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst4|yfsm.s6~regout ),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s7~regout ));

// Location: LCCOMB_X3_Y32_N8
cycloneii_lcell_comb \inst4|yfsm.s0~0 (
// Equation(s):
// \inst4|yfsm.s0~0_combout  = !\inst4|yfsm.s7~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst4|yfsm.s7~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|yfsm.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|yfsm.s0~0 .lut_mask = 16'h0F0F;
defparam \inst4|yfsm.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X3_Y32_N9
cycloneii_lcell_ff \inst4|yfsm.s0 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst4|yfsm.s0~0_combout ),
	.sdata(gnd),
	.aclr(\reset_fsm~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\data_in~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst4|yfsm.s0~regout ));

// Location: LCCOMB_X3_Y32_N26
cycloneii_lcell_comb \inst4|WideOr10~0 (
// Equation(s):
// \inst4|WideOr10~0_combout  = (\inst4|yfsm.s2~regout ) # (((\inst4|yfsm.s6~regout ) # (\inst4|yfsm.s4~regout )) # (!\inst4|yfsm.s0~regout ))

	.dataa(\inst4|yfsm.s2~regout ),
	.datab(\inst4|yfsm.s0~regout ),
	.datac(\inst4|yfsm.s6~regout ),
	.datad(\inst4|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr10~0 .lut_mask = 16'hFFFB;
defparam \inst4|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N16
cycloneii_lcell_comb \inst4|WideOr8~0 (
// Equation(s):
// \inst4|WideOr8~0_combout  = (\inst4|yfsm.s1~regout ) # ((\inst4|yfsm.s2~regout ) # ((\inst4|yfsm.s3~regout ) # (!\inst4|yfsm.s0~regout )))

	.dataa(\inst4|yfsm.s1~regout ),
	.datab(\inst4|yfsm.s2~regout ),
	.datac(\inst4|yfsm.s0~regout ),
	.datad(\inst4|yfsm.s3~regout ),
	.cin(gnd),
	.combout(\inst4|WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr8~0 .lut_mask = 16'hFFEF;
defparam \inst4|WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N2
cycloneii_lcell_comb \inst4|WideOr9~0 (
// Equation(s):
// \inst4|WideOr9~0_combout  = (\inst4|yfsm.s1~regout ) # (((\inst4|yfsm.s5~regout ) # (\inst4|yfsm.s4~regout )) # (!\inst4|yfsm.s0~regout ))

	.dataa(\inst4|yfsm.s1~regout ),
	.datab(\inst4|yfsm.s0~regout ),
	.datac(\inst4|yfsm.s5~regout ),
	.datad(\inst4|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr9~0 .lut_mask = 16'hFFFB;
defparam \inst4|WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N28
cycloneii_lcell_comb \inst|Mux4~5 (
// Equation(s):
// \inst|Mux4~5_combout  = (\enable~combout  & (\inst4|WideOr10~0_combout  & (\inst4|WideOr8~0_combout  & \inst4|WideOr9~0_combout )))

	.dataa(\enable~combout ),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\inst4|WideOr8~0_combout ),
	.datad(\inst4|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~5 .lut_mask = 16'h8000;
defparam \inst|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \enable~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\enable~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(enable));
// synopsys translate_off
defparam \enable~I .input_async_reset = "none";
defparam \enable~I .input_power_up = "low";
defparam \enable~I .input_register_mode = "none";
defparam \enable~I .input_sync_reset = "none";
defparam \enable~I .oe_async_reset = "none";
defparam \enable~I .oe_power_up = "low";
defparam \enable~I .oe_register_mode = "none";
defparam \enable~I .oe_sync_reset = "none";
defparam \enable~I .operation_mode = "input";
defparam \enable~I .output_async_reset = "none";
defparam \enable~I .output_power_up = "low";
defparam \enable~I .output_register_mode = "none";
defparam \enable~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N24
cycloneii_lcell_comb \inst|Mux4~4 (
// Equation(s):
// \inst|Mux4~4_combout  = (\enable~combout  & (((!\inst4|WideOr8~0_combout ) # (!\inst4|WideOr10~0_combout )) # (!\inst4|WideOr9~0_combout )))

	.dataa(\inst4|WideOr9~0_combout ),
	.datab(\inst4|WideOr10~0_combout ),
	.datac(\enable~combout ),
	.datad(\inst4|WideOr8~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~4 .lut_mask = 16'h70F0;
defparam \inst|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N26
cycloneii_lcell_comb \inst|result[3]~0 (
// Equation(s):
// \inst|result[3]~0_combout  = (\enable~combout  & (\inst4|WideOr8~0_combout  & !\inst4|WideOr10~0_combout ))

	.dataa(\enable~combout ),
	.datab(\inst4|WideOr8~0_combout ),
	.datac(vcc),
	.datad(\inst4|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst|result[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result[3]~0 .lut_mask = 16'h0088;
defparam \inst|result[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N18
cycloneii_lcell_comb \inst|result[3]~3 (
// Equation(s):
// \inst|result[3]~3_combout  = (\enable~combout  & (\inst4|WideOr8~0_combout  & (\inst4|WideOr9~0_combout  $ (\inst4|WideOr10~0_combout ))))

	.dataa(\enable~combout ),
	.datab(\inst4|WideOr9~0_combout ),
	.datac(\inst4|WideOr8~0_combout ),
	.datad(\inst4|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst|result[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result[3]~3 .lut_mask = 16'h2080;
defparam \inst|result[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[3]));
// synopsys translate_off
defparam \b[3]~I .input_async_reset = "none";
defparam \b[3]~I .input_power_up = "low";
defparam \b[3]~I .input_register_mode = "none";
defparam \b[3]~I .input_sync_reset = "none";
defparam \b[3]~I .oe_async_reset = "none";
defparam \b[3]~I .oe_power_up = "low";
defparam \b[3]~I .oe_register_mode = "none";
defparam \b[3]~I .oe_sync_reset = "none";
defparam \b[3]~I .operation_mode = "input";
defparam \b[3]~I .output_async_reset = "none";
defparam \b[3]~I .output_power_up = "low";
defparam \b[3]~I .output_register_mode = "none";
defparam \b[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_b~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_b~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_b));
// synopsys translate_off
defparam \reset_b~I .input_async_reset = "none";
defparam \reset_b~I .input_power_up = "low";
defparam \reset_b~I .input_register_mode = "none";
defparam \reset_b~I .input_sync_reset = "none";
defparam \reset_b~I .oe_async_reset = "none";
defparam \reset_b~I .oe_power_up = "low";
defparam \reset_b~I .oe_register_mode = "none";
defparam \reset_b~I .oe_sync_reset = "none";
defparam \reset_b~I .operation_mode = "input";
defparam \reset_b~I .output_async_reset = "none";
defparam \reset_b~I .output_power_up = "low";
defparam \reset_b~I .output_register_mode = "none";
defparam \reset_b~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \reset_b~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset_b~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_b~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_b~clkctrl .clock_type = "global clock";
defparam \reset_b~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N7
cycloneii_lcell_ff \inst2|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [3]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [3]));

// Location: LCCOMB_X4_Y32_N14
cycloneii_lcell_comb \inst|Mux4~1 (
// Equation(s):
// \inst|Mux4~1_combout  = ((\inst|result[3]~3_combout  & ((\inst|result[3]~0_combout ))) # (!\inst|result[3]~3_combout  & ((!\inst|result[3]~0_combout ) # (!\inst2|q [3])))) # (!\inst1|q [3])

	.dataa(\inst1|q [3]),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst2|q [3]),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~1 .lut_mask = 16'hDF77;
defparam \inst|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N28
cycloneii_lcell_comb \inst|Mux4~2 (
// Equation(s):
// \inst|Mux4~2_combout  = (\inst|result[3]~3_combout  & ((\inst|Add1~6_combout ) # (!\inst|result[3]~0_combout ))) # (!\inst|result[3]~3_combout  & ((\inst|result[3]~0_combout )))

	.dataa(\inst|Add1~6_combout ),
	.datab(\inst|result[3]~3_combout ),
	.datac(vcc),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~2 .lut_mask = 16'hBBCC;
defparam \inst|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N18
cycloneii_lcell_comb \inst|Mux4~3 (
// Equation(s):
// \inst|Mux4~3_combout  = (\inst|Mux4~1_combout  & ((\inst|Mux4~2_combout ) # ((\inst|Mux4~0_combout  & !\inst|result[3]~0_combout ))))

	.dataa(\inst|Mux4~0_combout ),
	.datab(\inst|result[3]~0_combout ),
	.datac(\inst|Mux4~1_combout ),
	.datad(\inst|Mux4~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~3 .lut_mask = 16'hF020;
defparam \inst|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N8
cycloneii_lcell_comb \inst|Mux4~6 (
// Equation(s):
// \inst|Mux4~6_combout  = (\inst|Add0~6_combout  & ((\inst|Mux4~5_combout ) # ((\inst|Mux4~4_combout  & \inst|Mux4~3_combout )))) # (!\inst|Add0~6_combout  & (((\inst|Mux4~4_combout  & \inst|Mux4~3_combout ))))

	.dataa(\inst|Add0~6_combout ),
	.datab(\inst|Mux4~5_combout ),
	.datac(\inst|Mux4~4_combout ),
	.datad(\inst|Mux4~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux4~6 .lut_mask = 16'hF888;
defparam \inst|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_alu~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_alu~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_alu));
// synopsys translate_off
defparam \reset_alu~I .input_async_reset = "none";
defparam \reset_alu~I .input_power_up = "low";
defparam \reset_alu~I .input_register_mode = "none";
defparam \reset_alu~I .input_sync_reset = "none";
defparam \reset_alu~I .oe_async_reset = "none";
defparam \reset_alu~I .oe_power_up = "low";
defparam \reset_alu~I .oe_register_mode = "none";
defparam \reset_alu~I .oe_sync_reset = "none";
defparam \reset_alu~I .operation_mode = "input";
defparam \reset_alu~I .output_async_reset = "none";
defparam \reset_alu~I .output_power_up = "low";
defparam \reset_alu~I .output_register_mode = "none";
defparam \reset_alu~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \reset_alu~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset_alu~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_alu~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_alu~clkctrl .clock_type = "global clock";
defparam \reset_alu~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X4_Y32_N9
cycloneii_lcell_ff \inst|result[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux4~6_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [3]));

// Location: LCCOMB_X1_Y32_N4
cycloneii_lcell_comb \inst|sign2~feeder (
// Equation(s):
// \inst|sign2~feeder_combout  = \inst|result [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [3]),
	.cin(gnd),
	.combout(\inst|sign2~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sign2~feeder .lut_mask = 16'hFF00;
defparam \inst|sign2~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N5
cycloneii_lcell_ff \inst|sign2 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|sign2~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|sign2~regout ));

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[7]));
// synopsys translate_off
defparam \b[7]~I .input_async_reset = "none";
defparam \b[7]~I .input_power_up = "low";
defparam \b[7]~I .input_register_mode = "none";
defparam \b[7]~I .input_sync_reset = "none";
defparam \b[7]~I .oe_async_reset = "none";
defparam \b[7]~I .oe_power_up = "low";
defparam \b[7]~I .oe_register_mode = "none";
defparam \b[7]~I .oe_sync_reset = "none";
defparam \b[7]~I .operation_mode = "input";
defparam \b[7]~I .output_async_reset = "none";
defparam \b[7]~I .output_power_up = "low";
defparam \b[7]~I .output_register_mode = "none";
defparam \b[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N31
cycloneii_lcell_ff \inst2|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [7]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [7]));

// Location: LCCOMB_X2_Y32_N14
cycloneii_lcell_comb \inst|Mux0~0 (
// Equation(s):
// \inst|Mux0~0_combout  = (\inst1|q [7] & (!\inst|result[3]~3_combout  & (!\inst2|q [7] & \inst|result[3]~0_combout ))) # (!\inst1|q [7] & (\inst|result[3]~3_combout  $ (((\inst|result[3]~0_combout )))))

	.dataa(\inst1|q [7]),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst2|q [7]),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~0 .lut_mask = 16'h1344;
defparam \inst|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[6]));
// synopsys translate_off
defparam \b[6]~I .input_async_reset = "none";
defparam \b[6]~I .input_power_up = "low";
defparam \b[6]~I .input_register_mode = "none";
defparam \b[6]~I .input_sync_reset = "none";
defparam \b[6]~I .oe_async_reset = "none";
defparam \b[6]~I .oe_power_up = "low";
defparam \b[6]~I .oe_register_mode = "none";
defparam \b[6]~I .oe_sync_reset = "none";
defparam \b[6]~I .operation_mode = "input";
defparam \b[6]~I .output_async_reset = "none";
defparam \b[6]~I .output_power_up = "low";
defparam \b[6]~I .output_register_mode = "none";
defparam \b[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N29
cycloneii_lcell_ff \inst2|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [6]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [6]));

// Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[5]));
// synopsys translate_off
defparam \a[5]~I .input_async_reset = "none";
defparam \a[5]~I .input_power_up = "low";
defparam \a[5]~I .input_register_mode = "none";
defparam \a[5]~I .input_sync_reset = "none";
defparam \a[5]~I .oe_async_reset = "none";
defparam \a[5]~I .oe_power_up = "low";
defparam \a[5]~I .oe_register_mode = "none";
defparam \a[5]~I .oe_sync_reset = "none";
defparam \a[5]~I .operation_mode = "input";
defparam \a[5]~I .output_async_reset = "none";
defparam \a[5]~I .output_power_up = "low";
defparam \a[5]~I .output_register_mode = "none";
defparam \a[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_a~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_a~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_a));
// synopsys translate_off
defparam \reset_a~I .input_async_reset = "none";
defparam \reset_a~I .input_power_up = "low";
defparam \reset_a~I .input_register_mode = "none";
defparam \reset_a~I .input_sync_reset = "none";
defparam \reset_a~I .oe_async_reset = "none";
defparam \reset_a~I .oe_power_up = "low";
defparam \reset_a~I .oe_register_mode = "none";
defparam \reset_a~I .oe_sync_reset = "none";
defparam \reset_a~I .operation_mode = "input";
defparam \reset_a~I .output_async_reset = "none";
defparam \reset_a~I .output_power_up = "low";
defparam \reset_a~I .output_register_mode = "none";
defparam \reset_a~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \reset_a~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\reset_a~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset_a~clkctrl_outclk ));
// synopsys translate_off
defparam \reset_a~clkctrl .clock_type = "global clock";
defparam \reset_a~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N27
cycloneii_lcell_ff \inst1|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [5]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [5]));

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[4]));
// synopsys translate_off
defparam \a[4]~I .input_async_reset = "none";
defparam \a[4]~I .input_power_up = "low";
defparam \a[4]~I .input_register_mode = "none";
defparam \a[4]~I .input_sync_reset = "none";
defparam \a[4]~I .oe_async_reset = "none";
defparam \a[4]~I .oe_power_up = "low";
defparam \a[4]~I .oe_register_mode = "none";
defparam \a[4]~I .oe_sync_reset = "none";
defparam \a[4]~I .operation_mode = "input";
defparam \a[4]~I .output_async_reset = "none";
defparam \a[4]~I .output_power_up = "low";
defparam \a[4]~I .output_register_mode = "none";
defparam \a[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N9
cycloneii_lcell_ff \inst1|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [4]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [4]));

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[3]));
// synopsys translate_off
defparam \a[3]~I .input_async_reset = "none";
defparam \a[3]~I .input_power_up = "low";
defparam \a[3]~I .input_register_mode = "none";
defparam \a[3]~I .input_sync_reset = "none";
defparam \a[3]~I .oe_async_reset = "none";
defparam \a[3]~I .oe_power_up = "low";
defparam \a[3]~I .oe_register_mode = "none";
defparam \a[3]~I .oe_sync_reset = "none";
defparam \a[3]~I .operation_mode = "input";
defparam \a[3]~I .output_async_reset = "none";
defparam \a[3]~I .output_power_up = "low";
defparam \a[3]~I .output_register_mode = "none";
defparam \a[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N23
cycloneii_lcell_ff \inst1|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [3]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [3]));

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[2]));
// synopsys translate_off
defparam \b[2]~I .input_async_reset = "none";
defparam \b[2]~I .input_power_up = "low";
defparam \b[2]~I .input_register_mode = "none";
defparam \b[2]~I .input_sync_reset = "none";
defparam \b[2]~I .oe_async_reset = "none";
defparam \b[2]~I .oe_power_up = "low";
defparam \b[2]~I .oe_register_mode = "none";
defparam \b[2]~I .oe_sync_reset = "none";
defparam \b[2]~I .operation_mode = "input";
defparam \b[2]~I .output_async_reset = "none";
defparam \b[2]~I .output_power_up = "low";
defparam \b[2]~I .output_register_mode = "none";
defparam \b[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N5
cycloneii_lcell_ff \inst2|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [2]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [2]));

// Location: PIN_J8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[1]));
// synopsys translate_off
defparam \a[1]~I .input_async_reset = "none";
defparam \a[1]~I .input_power_up = "low";
defparam \a[1]~I .input_register_mode = "none";
defparam \a[1]~I .input_sync_reset = "none";
defparam \a[1]~I .oe_async_reset = "none";
defparam \a[1]~I .oe_power_up = "low";
defparam \a[1]~I .oe_register_mode = "none";
defparam \a[1]~I .oe_sync_reset = "none";
defparam \a[1]~I .operation_mode = "input";
defparam \a[1]~I .output_async_reset = "none";
defparam \a[1]~I .output_power_up = "low";
defparam \a[1]~I .output_register_mode = "none";
defparam \a[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N19
cycloneii_lcell_ff \inst1|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [1]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [1]));

// Location: PIN_H8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \b[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\b~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(b[0]));
// synopsys translate_off
defparam \b[0]~I .input_async_reset = "none";
defparam \b[0]~I .input_power_up = "low";
defparam \b[0]~I .input_register_mode = "none";
defparam \b[0]~I .input_sync_reset = "none";
defparam \b[0]~I .oe_async_reset = "none";
defparam \b[0]~I .oe_power_up = "low";
defparam \b[0]~I .oe_register_mode = "none";
defparam \b[0]~I .oe_sync_reset = "none";
defparam \b[0]~I .operation_mode = "input";
defparam \b[0]~I .output_async_reset = "none";
defparam \b[0]~I .output_power_up = "low";
defparam \b[0]~I .output_register_mode = "none";
defparam \b[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N1
cycloneii_lcell_ff \inst2|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\b~combout [0]),
	.aclr(\reset_b~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|q [0]));

// Location: LCCOMB_X5_Y32_N20
cycloneii_lcell_comb \inst|Add0~4 (
// Equation(s):
// \inst|Add0~4_combout  = ((\inst1|q [2] $ (\inst2|q [2] $ (!\inst|Add0~3 )))) # (GND)
// \inst|Add0~5  = CARRY((\inst1|q [2] & ((\inst2|q [2]) # (!\inst|Add0~3 ))) # (!\inst1|q [2] & (\inst2|q [2] & !\inst|Add0~3 )))

	.dataa(\inst1|q [2]),
	.datab(\inst2|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~3 ),
	.combout(\inst|Add0~4_combout ),
	.cout(\inst|Add0~5 ));
// synopsys translate_off
defparam \inst|Add0~4 .lut_mask = 16'h698E;
defparam \inst|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N24
cycloneii_lcell_comb \inst|Add0~8 (
// Equation(s):
// \inst|Add0~8_combout  = ((\inst2|q [4] $ (\inst1|q [4] $ (!\inst|Add0~7 )))) # (GND)
// \inst|Add0~9  = CARRY((\inst2|q [4] & ((\inst1|q [4]) # (!\inst|Add0~7 ))) # (!\inst2|q [4] & (\inst1|q [4] & !\inst|Add0~7 )))

	.dataa(\inst2|q [4]),
	.datab(\inst1|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~7 ),
	.combout(\inst|Add0~8_combout ),
	.cout(\inst|Add0~9 ));
// synopsys translate_off
defparam \inst|Add0~8 .lut_mask = 16'h698E;
defparam \inst|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N26
cycloneii_lcell_comb \inst|Add0~10 (
// Equation(s):
// \inst|Add0~10_combout  = (\inst2|q [5] & ((\inst1|q [5] & (\inst|Add0~9  & VCC)) # (!\inst1|q [5] & (!\inst|Add0~9 )))) # (!\inst2|q [5] & ((\inst1|q [5] & (!\inst|Add0~9 )) # (!\inst1|q [5] & ((\inst|Add0~9 ) # (GND)))))
// \inst|Add0~11  = CARRY((\inst2|q [5] & (!\inst1|q [5] & !\inst|Add0~9 )) # (!\inst2|q [5] & ((!\inst|Add0~9 ) # (!\inst1|q [5]))))

	.dataa(\inst2|q [5]),
	.datab(\inst1|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~9 ),
	.combout(\inst|Add0~10_combout ),
	.cout(\inst|Add0~11 ));
// synopsys translate_off
defparam \inst|Add0~10 .lut_mask = 16'h9617;
defparam \inst|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N28
cycloneii_lcell_comb \inst|Add0~12 (
// Equation(s):
// \inst|Add0~12_combout  = ((\inst1|q [6] $ (\inst2|q [6] $ (!\inst|Add0~11 )))) # (GND)
// \inst|Add0~13  = CARRY((\inst1|q [6] & ((\inst2|q [6]) # (!\inst|Add0~11 ))) # (!\inst1|q [6] & (\inst2|q [6] & !\inst|Add0~11 )))

	.dataa(\inst1|q [6]),
	.datab(\inst2|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add0~11 ),
	.combout(\inst|Add0~12_combout ),
	.cout(\inst|Add0~13 ));
// synopsys translate_off
defparam \inst|Add0~12 .lut_mask = 16'h698E;
defparam \inst|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N30
cycloneii_lcell_comb \inst|Add0~14 (
// Equation(s):
// \inst|Add0~14_combout  = \inst1|q [7] $ (\inst|Add0~13  $ (\inst2|q [7]))

	.dataa(\inst1|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|q [7]),
	.cin(\inst|Add0~13 ),
	.combout(\inst|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add0~14 .lut_mask = 16'hA55A;
defparam \inst|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N8
cycloneii_lcell_comb \inst|Mux0~3 (
// Equation(s):
// \inst|Mux0~3_combout  = (\inst|Mux4~5_combout  & \inst|Add0~14_combout )

	.dataa(vcc),
	.datab(\inst|Mux4~5_combout ),
	.datac(vcc),
	.datad(\inst|Add0~14_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~3 .lut_mask = 16'hCC00;
defparam \inst|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N2
cycloneii_lcell_comb \inst|Add1~2 (
// Equation(s):
// \inst|Add1~2_combout  = (\inst2|q [1] & ((\inst1|q [1] & (!\inst|Add1~1 )) # (!\inst1|q [1] & ((\inst|Add1~1 ) # (GND))))) # (!\inst2|q [1] & ((\inst1|q [1] & (\inst|Add1~1  & VCC)) # (!\inst1|q [1] & (!\inst|Add1~1 ))))
// \inst|Add1~3  = CARRY((\inst2|q [1] & ((!\inst|Add1~1 ) # (!\inst1|q [1]))) # (!\inst2|q [1] & (!\inst1|q [1] & !\inst|Add1~1 )))

	.dataa(\inst2|q [1]),
	.datab(\inst1|q [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~1 ),
	.combout(\inst|Add1~2_combout ),
	.cout(\inst|Add1~3 ));
// synopsys translate_off
defparam \inst|Add1~2 .lut_mask = 16'h692B;
defparam \inst|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N8
cycloneii_lcell_comb \inst|Add1~8 (
// Equation(s):
// \inst|Add1~8_combout  = ((\inst2|q [4] $ (\inst1|q [4] $ (\inst|Add1~7 )))) # (GND)
// \inst|Add1~9  = CARRY((\inst2|q [4] & (\inst1|q [4] & !\inst|Add1~7 )) # (!\inst2|q [4] & ((\inst1|q [4]) # (!\inst|Add1~7 ))))

	.dataa(\inst2|q [4]),
	.datab(\inst1|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~7 ),
	.combout(\inst|Add1~8_combout ),
	.cout(\inst|Add1~9 ));
// synopsys translate_off
defparam \inst|Add1~8 .lut_mask = 16'h964D;
defparam \inst|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N10
cycloneii_lcell_comb \inst|Add1~10 (
// Equation(s):
// \inst|Add1~10_combout  = (\inst2|q [5] & ((\inst1|q [5] & (!\inst|Add1~9 )) # (!\inst1|q [5] & ((\inst|Add1~9 ) # (GND))))) # (!\inst2|q [5] & ((\inst1|q [5] & (\inst|Add1~9  & VCC)) # (!\inst1|q [5] & (!\inst|Add1~9 ))))
// \inst|Add1~11  = CARRY((\inst2|q [5] & ((!\inst|Add1~9 ) # (!\inst1|q [5]))) # (!\inst2|q [5] & (!\inst1|q [5] & !\inst|Add1~9 )))

	.dataa(\inst2|q [5]),
	.datab(\inst1|q [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~9 ),
	.combout(\inst|Add1~10_combout ),
	.cout(\inst|Add1~11 ));
// synopsys translate_off
defparam \inst|Add1~10 .lut_mask = 16'h692B;
defparam \inst|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N12
cycloneii_lcell_comb \inst|Add1~12 (
// Equation(s):
// \inst|Add1~12_combout  = ((\inst1|q [6] $ (\inst2|q [6] $ (\inst|Add1~11 )))) # (GND)
// \inst|Add1~13  = CARRY((\inst1|q [6] & ((!\inst|Add1~11 ) # (!\inst2|q [6]))) # (!\inst1|q [6] & (!\inst2|q [6] & !\inst|Add1~11 )))

	.dataa(\inst1|q [6]),
	.datab(\inst2|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst|Add1~11 ),
	.combout(\inst|Add1~12_combout ),
	.cout(\inst|Add1~13 ));
// synopsys translate_off
defparam \inst|Add1~12 .lut_mask = 16'h962B;
defparam \inst|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X5_Y32_N14
cycloneii_lcell_comb \inst|Add1~14 (
// Equation(s):
// \inst|Add1~14_combout  = \inst1|q [7] $ (\inst|Add1~13  $ (!\inst2|q [7]))

	.dataa(\inst1|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst2|q [7]),
	.cin(\inst|Add1~13 ),
	.combout(\inst|Add1~14_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Add1~14 .lut_mask = 16'h5AA5;
defparam \inst|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N22
cycloneii_lcell_comb \inst|Mux0~2 (
// Equation(s):
// \inst|Mux0~2_combout  = (\inst|result[3]~3_combout  & (((\inst|result[3]~0_combout  & \inst|Add1~14_combout )))) # (!\inst|result[3]~3_combout  & (\inst|Mux0~1_combout  & (!\inst|result[3]~0_combout )))

	.dataa(\inst|Mux0~1_combout ),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|result[3]~0_combout ),
	.datad(\inst|Add1~14_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~2 .lut_mask = 16'hC202;
defparam \inst|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N4
cycloneii_lcell_comb \inst|Mux0~4 (
// Equation(s):
// \inst|Mux0~4_combout  = (\inst|Mux0~3_combout ) # ((\inst|Mux4~4_combout  & ((\inst|Mux0~0_combout ) # (\inst|Mux0~2_combout ))))

	.dataa(\inst|Mux4~4_combout ),
	.datab(\inst|Mux0~0_combout ),
	.datac(\inst|Mux0~3_combout ),
	.datad(\inst|Mux0~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux0~4 .lut_mask = 16'hFAF8;
defparam \inst|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y32_N5
cycloneii_lcell_ff \inst|result[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [7]));

// Location: LCCOMB_X1_Y32_N26
cycloneii_lcell_comb \inst|sign1~feeder (
// Equation(s):
// \inst|sign1~feeder_combout  = \inst|result [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [7]),
	.cin(gnd),
	.combout(\inst|sign1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|sign1~feeder .lut_mask = 16'hFF00;
defparam \inst|sign1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N27
cycloneii_lcell_ff \inst|sign1 (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|sign1~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|sign1~regout ));

// Location: LCCOMB_X3_Y32_N20
cycloneii_lcell_comb \inst4|student_id[2] (
// Equation(s):
// \inst4|student_id [2] = (\inst4|yfsm.s7~regout ) # (\inst4|yfsm.s4~regout )

	.dataa(\inst4|yfsm.s7~regout ),
	.datab(\inst4|yfsm.s4~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst4|student_id [2]),
	.cout());
// synopsys translate_off
defparam \inst4|student_id[2] .lut_mask = 16'hEEEE;
defparam \inst4|student_id[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N10
cycloneii_lcell_comb \inst4|WideOr11 (
// Equation(s):
// \inst4|WideOr11~combout  = (\inst4|yfsm.s2~regout ) # ((\inst4|yfsm.s3~regout ) # (\inst4|yfsm.s4~regout ))

	.dataa(vcc),
	.datab(\inst4|yfsm.s2~regout ),
	.datac(\inst4|yfsm.s3~regout ),
	.datad(\inst4|yfsm.s4~regout ),
	.cin(gnd),
	.combout(\inst4|WideOr11~combout ),
	.cout());
// synopsys translate_off
defparam \inst4|WideOr11 .lut_mask = 16'hFFFC;
defparam \inst4|WideOr11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N6
cycloneii_lcell_comb \inst4|student_id[0] (
// Equation(s):
// \inst4|student_id [0] = (\inst4|yfsm.s7~regout ) # (\inst4|yfsm.s1~regout )

	.dataa(\inst4|yfsm.s7~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst4|yfsm.s1~regout ),
	.cin(gnd),
	.combout(\inst4|student_id [0]),
	.cout());
// synopsys translate_off
defparam \inst4|student_id[0] .lut_mask = 16'hFFAA;
defparam \inst4|student_id[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y32_N24
cycloneii_lcell_comb \inst|r1[3]~feeder (
// Equation(s):
// \inst|r1[3]~feeder_combout  = \inst|result [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [7]),
	.cin(gnd),
	.combout(\inst|r1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r1[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|r1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N25
cycloneii_lcell_ff \inst|r1[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r1 [3]));

// Location: LCCOMB_X3_Y32_N14
cycloneii_lcell_comb \inst|result[3]~1 (
// Equation(s):
// \inst|result[3]~1_combout  = (\enable~combout  & (!\inst4|WideOr8~0_combout  & \inst4|WideOr9~0_combout ))

	.dataa(vcc),
	.datab(\enable~combout ),
	.datac(\inst4|WideOr8~0_combout ),
	.datad(\inst4|WideOr9~0_combout ),
	.cin(gnd),
	.combout(\inst|result[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result[3]~1 .lut_mask = 16'h0C00;
defparam \inst|result[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N30
cycloneii_lcell_comb \inst|result[3]~2 (
// Equation(s):
// \inst|result[3]~2_combout  = (\enable~combout  & (!\inst4|WideOr8~0_combout  & \inst4|WideOr10~0_combout ))

	.dataa(vcc),
	.datab(\enable~combout ),
	.datac(\inst4|WideOr8~0_combout ),
	.datad(\inst4|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst|result[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result[3]~2 .lut_mask = 16'h0C00;
defparam \inst|result[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N0
cycloneii_lcell_comb \inst|Mux1~0 (
// Equation(s):
// \inst|Mux1~0_combout  = (\inst1|q [6] & ((\inst2|q [6] & ((!\inst|result[3]~2_combout ))) # (!\inst2|q [6] & (!\inst|result[3]~1_combout )))) # (!\inst1|q [6] & ((\inst2|q [6] & (!\inst|result[3]~1_combout )) # (!\inst2|q [6] & (\inst|result[3]~1_combout  
// & \inst|result[3]~2_combout ))))

	.dataa(\inst1|q [6]),
	.datab(\inst2|q [6]),
	.datac(\inst|result[3]~1_combout ),
	.datad(\inst|result[3]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~0 .lut_mask = 16'h168E;
defparam \inst|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N8
cycloneii_lcell_comb \inst|Mux1~1 (
// Equation(s):
// \inst|Mux1~1_combout  = ((\inst|result[3]~0_combout  & ((\inst|result[3]~3_combout ) # (!\inst2|q [6]))) # (!\inst|result[3]~0_combout  & ((!\inst|result[3]~3_combout )))) # (!\inst1|q [6])

	.dataa(\inst1|q [6]),
	.datab(\inst|result[3]~0_combout ),
	.datac(\inst2|q [6]),
	.datad(\inst|result[3]~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~1 .lut_mask = 16'hDD7F;
defparam \inst|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N2
cycloneii_lcell_comb \inst|Mux1~2 (
// Equation(s):
// \inst|Mux1~2_combout  = (\inst|result[3]~0_combout  & ((\inst|Add1~12_combout ) # (!\inst|result[3]~3_combout ))) # (!\inst|result[3]~0_combout  & (\inst|result[3]~3_combout ))

	.dataa(vcc),
	.datab(\inst|result[3]~0_combout ),
	.datac(\inst|result[3]~3_combout ),
	.datad(\inst|Add1~12_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~2 .lut_mask = 16'hFC3C;
defparam \inst|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N0
cycloneii_lcell_comb \inst|Mux1~3 (
// Equation(s):
// \inst|Mux1~3_combout  = (\inst|Mux1~1_combout  & ((\inst|Mux1~2_combout ) # ((!\inst|result[3]~0_combout  & \inst|Mux1~0_combout ))))

	.dataa(\inst|result[3]~0_combout ),
	.datab(\inst|Mux1~0_combout ),
	.datac(\inst|Mux1~1_combout ),
	.datad(\inst|Mux1~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~3 .lut_mask = 16'hF040;
defparam \inst|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N4
cycloneii_lcell_comb \inst|Mux1~4 (
// Equation(s):
// \inst|Mux1~4_combout  = (\inst|Mux4~4_combout  & ((\inst|Mux1~3_combout ) # ((\inst|Add0~12_combout  & \inst|Mux4~5_combout )))) # (!\inst|Mux4~4_combout  & (\inst|Add0~12_combout  & (\inst|Mux4~5_combout )))

	.dataa(\inst|Mux4~4_combout ),
	.datab(\inst|Add0~12_combout ),
	.datac(\inst|Mux4~5_combout ),
	.datad(\inst|Mux1~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux1~4 .lut_mask = 16'hEAC0;
defparam \inst|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y32_N5
cycloneii_lcell_ff \inst|result[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux1~4_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [6]));

// Location: LCCOMB_X1_Y32_N10
cycloneii_lcell_comb \inst|r1[2]~feeder (
// Equation(s):
// \inst|r1[2]~feeder_combout  = \inst|result [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [6]),
	.cin(gnd),
	.combout(\inst|r1[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r1[2]~feeder .lut_mask = 16'hFF00;
defparam \inst|r1[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N11
cycloneii_lcell_ff \inst|r1[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r1[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r1 [2]));

// Location: LCCOMB_X6_Y32_N14
cycloneii_lcell_comb \inst|Mux2~0 (
// Equation(s):
// \inst|Mux2~0_combout  = (\inst2|q [5] & ((\inst1|q [5] & (!\inst|result[3]~2_combout )) # (!\inst1|q [5] & ((!\inst|result[3]~1_combout ))))) # (!\inst2|q [5] & ((\inst1|q [5] & ((!\inst|result[3]~1_combout ))) # (!\inst1|q [5] & 
// (\inst|result[3]~2_combout  & \inst|result[3]~1_combout ))))

	.dataa(\inst2|q [5]),
	.datab(\inst1|q [5]),
	.datac(\inst|result[3]~2_combout ),
	.datad(\inst|result[3]~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~0 .lut_mask = 16'h186E;
defparam \inst|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N24
cycloneii_lcell_comb \inst|Mux2~1 (
// Equation(s):
// \inst|Mux2~1_combout  = ((\inst|result[3]~3_combout  & ((\inst|result[3]~0_combout ))) # (!\inst|result[3]~3_combout  & ((!\inst|result[3]~0_combout ) # (!\inst2|q [5])))) # (!\inst1|q [5])

	.dataa(\inst2|q [5]),
	.datab(\inst1|q [5]),
	.datac(\inst|result[3]~3_combout ),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~1 .lut_mask = 16'hF73F;
defparam \inst|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N30
cycloneii_lcell_comb \inst|Mux2~2 (
// Equation(s):
// \inst|Mux2~2_combout  = (\inst|result[3]~0_combout  & ((\inst|Add1~10_combout ) # (!\inst|result[3]~3_combout ))) # (!\inst|result[3]~0_combout  & (\inst|result[3]~3_combout ))

	.dataa(vcc),
	.datab(\inst|result[3]~0_combout ),
	.datac(\inst|result[3]~3_combout ),
	.datad(\inst|Add1~10_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~2 .lut_mask = 16'hFC3C;
defparam \inst|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N28
cycloneii_lcell_comb \inst|Mux2~3 (
// Equation(s):
// \inst|Mux2~3_combout  = (\inst|Mux2~1_combout  & ((\inst|Mux2~2_combout ) # ((!\inst|result[3]~0_combout  & \inst|Mux2~0_combout ))))

	.dataa(\inst|result[3]~0_combout ),
	.datab(\inst|Mux2~0_combout ),
	.datac(\inst|Mux2~1_combout ),
	.datad(\inst|Mux2~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~3 .lut_mask = 16'hF040;
defparam \inst|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N6
cycloneii_lcell_comb \inst|Mux2~4 (
// Equation(s):
// \inst|Mux2~4_combout  = (\inst|Mux4~4_combout  & ((\inst|Mux2~3_combout ) # ((\inst|Add0~10_combout  & \inst|Mux4~5_combout )))) # (!\inst|Mux4~4_combout  & (\inst|Add0~10_combout  & (\inst|Mux4~5_combout )))

	.dataa(\inst|Mux4~4_combout ),
	.datab(\inst|Add0~10_combout ),
	.datac(\inst|Mux4~5_combout ),
	.datad(\inst|Mux2~3_combout ),
	.cin(gnd),
	.combout(\inst|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux2~4 .lut_mask = 16'hEAC0;
defparam \inst|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y32_N7
cycloneii_lcell_ff \inst|result[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux2~4_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [5]));

// Location: LCCOMB_X1_Y32_N20
cycloneii_lcell_comb \inst|r1[1]~feeder (
// Equation(s):
// \inst|r1[1]~feeder_combout  = \inst|result [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [5]),
	.cin(gnd),
	.combout(\inst|r1[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r1[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|r1[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N21
cycloneii_lcell_ff \inst|r1[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r1[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r1 [1]));

// Location: LCCOMB_X2_Y32_N16
cycloneii_lcell_comb \inst|Mux3~0 (
// Equation(s):
// \inst|Mux3~0_combout  = (\inst2|q [4] & ((\inst1|q [4] & ((!\inst|result[3]~2_combout ))) # (!\inst1|q [4] & (!\inst|result[3]~1_combout )))) # (!\inst2|q [4] & ((\inst1|q [4] & (!\inst|result[3]~1_combout )) # (!\inst1|q [4] & (\inst|result[3]~1_combout  
// & \inst|result[3]~2_combout ))))

	.dataa(\inst2|q [4]),
	.datab(\inst1|q [4]),
	.datac(\inst|result[3]~1_combout ),
	.datad(\inst|result[3]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~0 .lut_mask = 16'h168E;
defparam \inst|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N2
cycloneii_lcell_comb \inst|Mux3~1 (
// Equation(s):
// \inst|Mux3~1_combout  = (\inst|result[3]~3_combout  & (((\inst|result[3]~0_combout )))) # (!\inst|result[3]~3_combout  & ((\inst|result[3]~0_combout  & (!\inst|result~4_combout )) # (!\inst|result[3]~0_combout  & ((\inst|Mux3~0_combout )))))

	.dataa(\inst|result~4_combout ),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|Mux3~0_combout ),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~1 .lut_mask = 16'hDD30;
defparam \inst|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N0
cycloneii_lcell_comb \inst|Mux3~2 (
// Equation(s):
// \inst|Mux3~2_combout  = (\inst|result[3]~3_combout  & ((\inst|Mux3~1_combout  & ((\inst|Add1~8_combout ))) # (!\inst|Mux3~1_combout  & (!\inst1|q [4])))) # (!\inst|result[3]~3_combout  & (((\inst|Mux3~1_combout ))))

	.dataa(\inst1|q [4]),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|Add1~8_combout ),
	.datad(\inst|Mux3~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~2 .lut_mask = 16'hF344;
defparam \inst|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N30
cycloneii_lcell_comb \inst|Mux3~3 (
// Equation(s):
// \inst|Mux3~3_combout  = (\inst|Mux4~4_combout  & ((\inst|Mux3~2_combout ) # ((\inst|Add0~8_combout  & \inst|Mux4~5_combout )))) # (!\inst|Mux4~4_combout  & (\inst|Add0~8_combout  & (\inst|Mux4~5_combout )))

	.dataa(\inst|Mux4~4_combout ),
	.datab(\inst|Add0~8_combout ),
	.datac(\inst|Mux4~5_combout ),
	.datad(\inst|Mux3~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux3~3 .lut_mask = 16'hEAC0;
defparam \inst|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y32_N31
cycloneii_lcell_ff \inst|result[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux3~3_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [4]));

// Location: LCCOMB_X1_Y32_N6
cycloneii_lcell_comb \inst|r1[0]~feeder (
// Equation(s):
// \inst|r1[0]~feeder_combout  = \inst|result [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [4]),
	.cin(gnd),
	.combout(\inst|r1[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r1[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|r1[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N7
cycloneii_lcell_ff \inst|r1[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r1[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r1 [0]));

// Location: LCCOMB_X1_Y32_N12
cycloneii_lcell_comb \inst|r2[3]~feeder (
// Equation(s):
// \inst|r2[3]~feeder_combout  = \inst|result [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [3]),
	.cin(gnd),
	.combout(\inst|r2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r2[3]~feeder .lut_mask = 16'hFF00;
defparam \inst|r2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N13
cycloneii_lcell_ff \inst|r2[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r2 [3]));

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[2]));
// synopsys translate_off
defparam \a[2]~I .input_async_reset = "none";
defparam \a[2]~I .input_power_up = "low";
defparam \a[2]~I .input_register_mode = "none";
defparam \a[2]~I .input_sync_reset = "none";
defparam \a[2]~I .oe_async_reset = "none";
defparam \a[2]~I .oe_power_up = "low";
defparam \a[2]~I .oe_register_mode = "none";
defparam \a[2]~I .oe_sync_reset = "none";
defparam \a[2]~I .operation_mode = "input";
defparam \a[2]~I .output_async_reset = "none";
defparam \a[2]~I .output_power_up = "low";
defparam \a[2]~I .output_register_mode = "none";
defparam \a[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N21
cycloneii_lcell_ff \inst1|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [2]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [2]));

// Location: LCCOMB_X2_Y32_N18
cycloneii_lcell_comb \inst|result~5 (
// Equation(s):
// \inst|result~5_combout  = (\inst2|q [2] & \inst1|q [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|q [2]),
	.datad(\inst1|q [2]),
	.cin(gnd),
	.combout(\inst|result~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|result~5 .lut_mask = 16'hF000;
defparam \inst|result~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N24
cycloneii_lcell_comb \inst|Mux5~0 (
// Equation(s):
// \inst|Mux5~0_combout  = (\inst1|q [2] & ((\inst2|q [2] & ((!\inst|result[3]~2_combout ))) # (!\inst2|q [2] & (!\inst|result[3]~1_combout )))) # (!\inst1|q [2] & ((\inst2|q [2] & (!\inst|result[3]~1_combout )) # (!\inst2|q [2] & (\inst|result[3]~1_combout  
// & \inst|result[3]~2_combout ))))

	.dataa(\inst1|q [2]),
	.datab(\inst2|q [2]),
	.datac(\inst|result[3]~1_combout ),
	.datad(\inst|result[3]~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~0 .lut_mask = 16'h168E;
defparam \inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N6
cycloneii_lcell_comb \inst|Mux5~1 (
// Equation(s):
// \inst|Mux5~1_combout  = (\inst|result[3]~3_combout  & (((\inst|result[3]~0_combout )) # (!\inst1|q [2]))) # (!\inst|result[3]~3_combout  & (((\inst|Mux5~0_combout  & !\inst|result[3]~0_combout ))))

	.dataa(\inst1|q [2]),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|Mux5~0_combout ),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~1 .lut_mask = 16'hCC74;
defparam \inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N28
cycloneii_lcell_comb \inst|Mux5~2 (
// Equation(s):
// \inst|Mux5~2_combout  = (\inst|result[3]~0_combout  & ((\inst|Mux5~1_combout  & (\inst|Add1~4_combout )) # (!\inst|Mux5~1_combout  & ((!\inst|result~5_combout ))))) # (!\inst|result[3]~0_combout  & (((\inst|Mux5~1_combout ))))

	.dataa(\inst|Add1~4_combout ),
	.datab(\inst|result~5_combout ),
	.datac(\inst|result[3]~0_combout ),
	.datad(\inst|Mux5~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~2 .lut_mask = 16'hAF30;
defparam \inst|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y32_N12
cycloneii_lcell_comb \inst|Mux5~3 (
// Equation(s):
// \inst|Mux5~3_combout  = (\inst|Mux4~4_combout  & ((\inst|Mux5~2_combout ) # ((\inst|Mux4~5_combout  & \inst|Add0~4_combout )))) # (!\inst|Mux4~4_combout  & (\inst|Mux4~5_combout  & (\inst|Add0~4_combout )))

	.dataa(\inst|Mux4~4_combout ),
	.datab(\inst|Mux4~5_combout ),
	.datac(\inst|Add0~4_combout ),
	.datad(\inst|Mux5~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux5~3 .lut_mask = 16'hEAC0;
defparam \inst|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X2_Y32_N13
cycloneii_lcell_ff \inst|result[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux5~3_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [2]));

// Location: LCFF_X1_Y32_N15
cycloneii_lcell_ff \inst|r2[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\inst|result [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r2 [2]));

// Location: LCCOMB_X4_Y32_N4
cycloneii_lcell_comb \inst|Mux6~0 (
// Equation(s):
// \inst|Mux6~0_combout  = (\inst2|q [1] & ((\inst1|q [1] & (!\inst|result[3]~2_combout )) # (!\inst1|q [1] & ((!\inst|result[3]~1_combout ))))) # (!\inst2|q [1] & ((\inst1|q [1] & ((!\inst|result[3]~1_combout ))) # (!\inst1|q [1] & 
// (\inst|result[3]~2_combout  & \inst|result[3]~1_combout ))))

	.dataa(\inst2|q [1]),
	.datab(\inst1|q [1]),
	.datac(\inst|result[3]~2_combout ),
	.datad(\inst|result[3]~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~0 .lut_mask = 16'h186E;
defparam \inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N2
cycloneii_lcell_comb \inst|Mux6~1 (
// Equation(s):
// \inst|Mux6~1_combout  = (\inst|result[3]~3_combout  & (((\inst|result[3]~0_combout )))) # (!\inst|result[3]~3_combout  & ((\inst|result[3]~0_combout  & (!\inst|result~6_combout )) # (!\inst|result[3]~0_combout  & ((\inst|Mux6~0_combout )))))

	.dataa(\inst|result~6_combout ),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|Mux6~0_combout ),
	.datad(\inst|result[3]~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~1 .lut_mask = 16'hDD30;
defparam \inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N0
cycloneii_lcell_comb \inst|Mux6~2 (
// Equation(s):
// \inst|Mux6~2_combout  = (\inst|result[3]~3_combout  & ((\inst|Mux6~1_combout  & ((\inst|Add1~2_combout ))) # (!\inst|Mux6~1_combout  & (!\inst1|q [1])))) # (!\inst|result[3]~3_combout  & (((\inst|Mux6~1_combout ))))

	.dataa(\inst1|q [1]),
	.datab(\inst|result[3]~3_combout ),
	.datac(\inst|Add1~2_combout ),
	.datad(\inst|Mux6~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~2 .lut_mask = 16'hF344;
defparam \inst|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y32_N26
cycloneii_lcell_comb \inst|Mux6~3 (
// Equation(s):
// \inst|Mux6~3_combout  = (\inst|Add0~2_combout  & ((\inst|Mux4~5_combout ) # ((\inst|Mux4~4_combout  & \inst|Mux6~2_combout )))) # (!\inst|Add0~2_combout  & (((\inst|Mux4~4_combout  & \inst|Mux6~2_combout ))))

	.dataa(\inst|Add0~2_combout ),
	.datab(\inst|Mux4~5_combout ),
	.datac(\inst|Mux4~4_combout ),
	.datad(\inst|Mux6~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux6~3 .lut_mask = 16'hF888;
defparam \inst|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X4_Y32_N27
cycloneii_lcell_ff \inst|result[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [1]));

// Location: LCCOMB_X1_Y32_N0
cycloneii_lcell_comb \inst|r2[1]~feeder (
// Equation(s):
// \inst|r2[1]~feeder_combout  = \inst|result [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [1]),
	.cin(gnd),
	.combout(\inst|r2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r2[1]~feeder .lut_mask = 16'hFF00;
defparam \inst|r2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N1
cycloneii_lcell_ff \inst|r2[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r2 [1]));

// Location: LCCOMB_X3_Y32_N22
cycloneii_lcell_comb \inst|Mux7~1 (
// Equation(s):
// \inst|Mux7~1_combout  = (\enable~combout  & ((\inst2|q [0] & ((!\inst4|WideOr10~0_combout ) # (!\inst4|WideOr9~0_combout ))) # (!\inst2|q [0] & ((\inst4|WideOr10~0_combout )))))

	.dataa(\enable~combout ),
	.datab(\inst4|WideOr9~0_combout ),
	.datac(\inst2|q [0]),
	.datad(\inst4|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~1 .lut_mask = 16'h2AA0;
defparam \inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N4
cycloneii_lcell_comb \inst|Mux7~2 (
// Equation(s):
// \inst|Mux7~2_combout  = (\enable~combout  & ((\inst4|WideOr10~0_combout ) # (!\inst2|q [0])))

	.dataa(\enable~combout ),
	.datab(\inst2|q [0]),
	.datac(vcc),
	.datad(\inst4|WideOr10~0_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~2 .lut_mask = 16'hAA22;
defparam \inst|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X3_Y32_N12
cycloneii_lcell_comb \inst|Mux7~3 (
// Equation(s):
// \inst|Mux7~3_combout  = (\inst|Mux7~1_combout  & ((\inst4|WideOr8~0_combout ) # ((\inst|Mux7~2_combout )))) # (!\inst|Mux7~1_combout  & (\inst|Mux7~2_combout  & (\inst4|WideOr8~0_combout  $ (!\inst4|WideOr9~0_combout ))))

	.dataa(\inst4|WideOr8~0_combout ),
	.datab(\inst4|WideOr9~0_combout ),
	.datac(\inst|Mux7~1_combout ),
	.datad(\inst|Mux7~2_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~3 .lut_mask = 16'hF9A0;
defparam \inst|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \a[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\a~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(a[0]));
// synopsys translate_off
defparam \a[0]~I .input_async_reset = "none";
defparam \a[0]~I .input_power_up = "low";
defparam \a[0]~I .input_register_mode = "none";
defparam \a[0]~I .input_sync_reset = "none";
defparam \a[0]~I .oe_async_reset = "none";
defparam \a[0]~I .oe_power_up = "low";
defparam \a[0]~I .oe_register_mode = "none";
defparam \a[0]~I .oe_sync_reset = "none";
defparam \a[0]~I .operation_mode = "input";
defparam \a[0]~I .output_async_reset = "none";
defparam \a[0]~I .output_power_up = "low";
defparam \a[0]~I .output_register_mode = "none";
defparam \a[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X5_Y32_N17
cycloneii_lcell_ff \inst1|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\a~combout [0]),
	.aclr(\reset_a~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst1|q [0]));

// Location: LCCOMB_X6_Y32_N12
cycloneii_lcell_comb \inst|Mux7~4 (
// Equation(s):
// \inst|Mux7~4_combout  = (\inst|Mux7~2_combout  & (\inst4|WideOr8~0_combout  $ (((!\inst4|WideOr9~0_combout  & \inst|Mux7~1_combout ))))) # (!\inst|Mux7~2_combout  & (\inst4|WideOr9~0_combout  & ((\inst|Mux7~1_combout ))))

	.dataa(\inst4|WideOr9~0_combout ),
	.datab(\inst4|WideOr8~0_combout ),
	.datac(\inst|Mux7~2_combout ),
	.datad(\inst|Mux7~1_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~4 .lut_mask = 16'h9AC0;
defparam \inst|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N18
cycloneii_lcell_comb \inst|Mux7~5 (
// Equation(s):
// \inst|Mux7~5_combout  = (\inst|Mux7~4_combout  & ((\inst|Mux7~3_combout  & (\inst|Mux7~0_combout )) # (!\inst|Mux7~3_combout  & ((!\inst|Mux7~1_combout ))))) # (!\inst|Mux7~4_combout  & (((\inst|Mux7~1_combout ))))

	.dataa(\inst|Mux7~0_combout ),
	.datab(\inst|Mux7~1_combout ),
	.datac(\inst|Mux7~3_combout ),
	.datad(\inst|Mux7~4_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~5 .lut_mask = 16'hA3CC;
defparam \inst|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X6_Y32_N16
cycloneii_lcell_comb \inst|Mux7~6 (
// Equation(s):
// \inst|Mux7~6_combout  = (\inst|Mux7~4_combout  & ((\inst|Mux7~5_combout ) # ((!\inst|Mux7~3_combout  & \inst1|q [0])))) # (!\inst|Mux7~4_combout  & (\inst|Mux7~5_combout  $ (((\inst|Mux7~3_combout  & \inst1|q [0])))))

	.dataa(\inst|Mux7~4_combout ),
	.datab(\inst|Mux7~3_combout ),
	.datac(\inst1|q [0]),
	.datad(\inst|Mux7~5_combout ),
	.cin(gnd),
	.combout(\inst|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \inst|Mux7~6 .lut_mask = 16'hBF60;
defparam \inst|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X6_Y32_N17
cycloneii_lcell_ff \inst|result[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|Mux7~6_combout ),
	.sdata(gnd),
	.aclr(\reset_alu~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|result [0]));

// Location: LCCOMB_X1_Y32_N22
cycloneii_lcell_comb \inst|r2[0]~feeder (
// Equation(s):
// \inst|r2[0]~feeder_combout  = \inst|result [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\inst|result [0]),
	.cin(gnd),
	.combout(\inst|r2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \inst|r2[0]~feeder .lut_mask = 16'hFF00;
defparam \inst|r2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y32_N23
cycloneii_lcell_ff \inst|r2[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\inst|r2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset_alu~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst|r2 [0]));

// Location: PIN_B2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s2~I (
	.datain(\inst|sign2~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s2));
// synopsys translate_off
defparam \s2~I .input_async_reset = "none";
defparam \s2~I .input_power_up = "low";
defparam \s2~I .input_register_mode = "none";
defparam \s2~I .input_sync_reset = "none";
defparam \s2~I .oe_async_reset = "none";
defparam \s2~I .oe_power_up = "low";
defparam \s2~I .oe_register_mode = "none";
defparam \s2~I .oe_sync_reset = "none";
defparam \s2~I .operation_mode = "output";
defparam \s2~I .output_async_reset = "none";
defparam \s2~I .output_power_up = "low";
defparam \s2~I .output_register_mode = "none";
defparam \s2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \s1~I (
	.datain(\inst|sign1~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(s1));
// synopsys translate_off
defparam \s1~I .input_async_reset = "none";
defparam \s1~I .input_power_up = "low";
defparam \s1~I .input_register_mode = "none";
defparam \s1~I .input_sync_reset = "none";
defparam \s1~I .oe_async_reset = "none";
defparam \s1~I .oe_power_up = "low";
defparam \s1~I .oe_register_mode = "none";
defparam \s1~I .oe_sync_reset = "none";
defparam \s1~I .operation_mode = "output";
defparam \s1~I .output_async_reset = "none";
defparam \s1~I .output_power_up = "low";
defparam \s1~I .output_register_mode = "none";
defparam \s1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[3]));
// synopsys translate_off
defparam \id[3]~I .input_async_reset = "none";
defparam \id[3]~I .input_power_up = "low";
defparam \id[3]~I .input_register_mode = "none";
defparam \id[3]~I .input_sync_reset = "none";
defparam \id[3]~I .oe_async_reset = "none";
defparam \id[3]~I .oe_power_up = "low";
defparam \id[3]~I .oe_register_mode = "none";
defparam \id[3]~I .oe_sync_reset = "none";
defparam \id[3]~I .operation_mode = "output";
defparam \id[3]~I .output_async_reset = "none";
defparam \id[3]~I .output_power_up = "low";
defparam \id[3]~I .output_register_mode = "none";
defparam \id[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[2]~I (
	.datain(\inst4|student_id [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[2]));
// synopsys translate_off
defparam \id[2]~I .input_async_reset = "none";
defparam \id[2]~I .input_power_up = "low";
defparam \id[2]~I .input_register_mode = "none";
defparam \id[2]~I .input_sync_reset = "none";
defparam \id[2]~I .oe_async_reset = "none";
defparam \id[2]~I .oe_power_up = "low";
defparam \id[2]~I .oe_register_mode = "none";
defparam \id[2]~I .oe_sync_reset = "none";
defparam \id[2]~I .operation_mode = "output";
defparam \id[2]~I .output_async_reset = "none";
defparam \id[2]~I .output_power_up = "low";
defparam \id[2]~I .output_register_mode = "none";
defparam \id[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[1]~I (
	.datain(\inst4|WideOr11~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[1]));
// synopsys translate_off
defparam \id[1]~I .input_async_reset = "none";
defparam \id[1]~I .input_power_up = "low";
defparam \id[1]~I .input_register_mode = "none";
defparam \id[1]~I .input_sync_reset = "none";
defparam \id[1]~I .oe_async_reset = "none";
defparam \id[1]~I .oe_power_up = "low";
defparam \id[1]~I .oe_register_mode = "none";
defparam \id[1]~I .oe_sync_reset = "none";
defparam \id[1]~I .operation_mode = "output";
defparam \id[1]~I .output_async_reset = "none";
defparam \id[1]~I .output_power_up = "low";
defparam \id[1]~I .output_register_mode = "none";
defparam \id[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \id[0]~I (
	.datain(\inst4|student_id [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(id[0]));
// synopsys translate_off
defparam \id[0]~I .input_async_reset = "none";
defparam \id[0]~I .input_power_up = "low";
defparam \id[0]~I .input_register_mode = "none";
defparam \id[0]~I .input_sync_reset = "none";
defparam \id[0]~I .oe_async_reset = "none";
defparam \id[0]~I .oe_power_up = "low";
defparam \id[0]~I .oe_register_mode = "none";
defparam \id[0]~I .oe_sync_reset = "none";
defparam \id[0]~I .operation_mode = "output";
defparam \id[0]~I .output_async_reset = "none";
defparam \id[0]~I .output_power_up = "low";
defparam \id[0]~I .output_register_mode = "none";
defparam \id[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[3]~I (
	.datain(\inst|r1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[3]));
// synopsys translate_off
defparam \r1[3]~I .input_async_reset = "none";
defparam \r1[3]~I .input_power_up = "low";
defparam \r1[3]~I .input_register_mode = "none";
defparam \r1[3]~I .input_sync_reset = "none";
defparam \r1[3]~I .oe_async_reset = "none";
defparam \r1[3]~I .oe_power_up = "low";
defparam \r1[3]~I .oe_register_mode = "none";
defparam \r1[3]~I .oe_sync_reset = "none";
defparam \r1[3]~I .operation_mode = "output";
defparam \r1[3]~I .output_async_reset = "none";
defparam \r1[3]~I .output_power_up = "low";
defparam \r1[3]~I .output_register_mode = "none";
defparam \r1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[2]~I (
	.datain(\inst|r1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[2]));
// synopsys translate_off
defparam \r1[2]~I .input_async_reset = "none";
defparam \r1[2]~I .input_power_up = "low";
defparam \r1[2]~I .input_register_mode = "none";
defparam \r1[2]~I .input_sync_reset = "none";
defparam \r1[2]~I .oe_async_reset = "none";
defparam \r1[2]~I .oe_power_up = "low";
defparam \r1[2]~I .oe_register_mode = "none";
defparam \r1[2]~I .oe_sync_reset = "none";
defparam \r1[2]~I .operation_mode = "output";
defparam \r1[2]~I .output_async_reset = "none";
defparam \r1[2]~I .output_power_up = "low";
defparam \r1[2]~I .output_register_mode = "none";
defparam \r1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[1]~I (
	.datain(\inst|r1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[1]));
// synopsys translate_off
defparam \r1[1]~I .input_async_reset = "none";
defparam \r1[1]~I .input_power_up = "low";
defparam \r1[1]~I .input_register_mode = "none";
defparam \r1[1]~I .input_sync_reset = "none";
defparam \r1[1]~I .oe_async_reset = "none";
defparam \r1[1]~I .oe_power_up = "low";
defparam \r1[1]~I .oe_register_mode = "none";
defparam \r1[1]~I .oe_sync_reset = "none";
defparam \r1[1]~I .operation_mode = "output";
defparam \r1[1]~I .output_async_reset = "none";
defparam \r1[1]~I .output_power_up = "low";
defparam \r1[1]~I .output_register_mode = "none";
defparam \r1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r1[0]~I (
	.datain(\inst|r1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r1[0]));
// synopsys translate_off
defparam \r1[0]~I .input_async_reset = "none";
defparam \r1[0]~I .input_power_up = "low";
defparam \r1[0]~I .input_register_mode = "none";
defparam \r1[0]~I .input_sync_reset = "none";
defparam \r1[0]~I .oe_async_reset = "none";
defparam \r1[0]~I .oe_power_up = "low";
defparam \r1[0]~I .oe_register_mode = "none";
defparam \r1[0]~I .oe_sync_reset = "none";
defparam \r1[0]~I .operation_mode = "output";
defparam \r1[0]~I .output_async_reset = "none";
defparam \r1[0]~I .output_power_up = "low";
defparam \r1[0]~I .output_register_mode = "none";
defparam \r1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[3]~I (
	.datain(\inst|r2 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[3]));
// synopsys translate_off
defparam \r2[3]~I .input_async_reset = "none";
defparam \r2[3]~I .input_power_up = "low";
defparam \r2[3]~I .input_register_mode = "none";
defparam \r2[3]~I .input_sync_reset = "none";
defparam \r2[3]~I .oe_async_reset = "none";
defparam \r2[3]~I .oe_power_up = "low";
defparam \r2[3]~I .oe_register_mode = "none";
defparam \r2[3]~I .oe_sync_reset = "none";
defparam \r2[3]~I .operation_mode = "output";
defparam \r2[3]~I .output_async_reset = "none";
defparam \r2[3]~I .output_power_up = "low";
defparam \r2[3]~I .output_register_mode = "none";
defparam \r2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[2]~I (
	.datain(\inst|r2 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[2]));
// synopsys translate_off
defparam \r2[2]~I .input_async_reset = "none";
defparam \r2[2]~I .input_power_up = "low";
defparam \r2[2]~I .input_register_mode = "none";
defparam \r2[2]~I .input_sync_reset = "none";
defparam \r2[2]~I .oe_async_reset = "none";
defparam \r2[2]~I .oe_power_up = "low";
defparam \r2[2]~I .oe_register_mode = "none";
defparam \r2[2]~I .oe_sync_reset = "none";
defparam \r2[2]~I .operation_mode = "output";
defparam \r2[2]~I .output_async_reset = "none";
defparam \r2[2]~I .output_power_up = "low";
defparam \r2[2]~I .output_register_mode = "none";
defparam \r2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[1]~I (
	.datain(\inst|r2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[1]));
// synopsys translate_off
defparam \r2[1]~I .input_async_reset = "none";
defparam \r2[1]~I .input_power_up = "low";
defparam \r2[1]~I .input_register_mode = "none";
defparam \r2[1]~I .input_sync_reset = "none";
defparam \r2[1]~I .oe_async_reset = "none";
defparam \r2[1]~I .oe_power_up = "low";
defparam \r2[1]~I .oe_register_mode = "none";
defparam \r2[1]~I .oe_sync_reset = "none";
defparam \r2[1]~I .operation_mode = "output";
defparam \r2[1]~I .output_async_reset = "none";
defparam \r2[1]~I .output_power_up = "low";
defparam \r2[1]~I .output_register_mode = "none";
defparam \r2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \r2[0]~I (
	.datain(\inst|r2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(r2[0]));
// synopsys translate_off
defparam \r2[0]~I .input_async_reset = "none";
defparam \r2[0]~I .input_power_up = "low";
defparam \r2[0]~I .input_register_mode = "none";
defparam \r2[0]~I .input_sync_reset = "none";
defparam \r2[0]~I .oe_async_reset = "none";
defparam \r2[0]~I .oe_power_up = "low";
defparam \r2[0]~I .oe_register_mode = "none";
defparam \r2[0]~I .oe_sync_reset = "none";
defparam \r2[0]~I .operation_mode = "output";
defparam \r2[0]~I .output_async_reset = "none";
defparam \r2[0]~I .output_power_up = "low";
defparam \r2[0]~I .output_register_mode = "none";
defparam \r2[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
