// Seed: 296268718
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply1 id_2,
    input wand id_3,
    input tri1 id_4,
    output uwire id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wand id_9
    , id_16,
    output tri id_10,
    input wor id_11,
    input wand id_12,
    input tri0 id_13,
    output tri id_14
);
  wire id_17;
endmodule
module module_1 (
    inout tri1 id_0,
    output uwire id_1,
    output supply1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output wor id_5,
    output tri id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri1 id_9,
    input tri id_10
);
  assign id_4 = id_9;
  module_0(
      id_2, id_7, id_7, id_9, id_7, id_1, id_10, id_8, id_0, id_10, id_3, id_8, id_9, id_0, id_4
  );
endmodule
