#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Tue May 30 16:41:00 2017
# Process ID: 7144
# Current directory: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1188 C:\Users\Diego\LabDigitales2017\Lab_Saleae_1.0\Lab_Saleae_1.0.xpr
# Log file: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/vivado.log
# Journal file: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 790.730 ; gain = 139.504
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.3 -module_name clk_nuevo -dir c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip
set_property -dict [list CONFIG.USE_MIN_POWER {false} CONFIG.CLKOUT2_USED {true} CONFIG.CLKOUT3_USED {true} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {5.000} CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {6.500} CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {4.7} CONFIG.JITTER_SEL {No_Jitter} CONFIG.MMCM_DIVCLK_DIVIDE {5} CONFIG.MMCM_CLKFBOUT_MULT_F {30.875} CONFIG.MMCM_CLKOUT0_DIVIDE_F {123.500} CONFIG.MMCM_CLKOUT0_DUTY_CYCLE {0.500} CONFIG.MMCM_CLKOUT1_DIVIDE {95} CONFIG.MMCM_CLKOUT2_DIVIDE {128} CONFIG.NUM_OUT_CLKS {3} CONFIG.CLKOUT1_JITTER {632.852} CONFIG.CLKOUT1_PHASE_ERROR {359.151} CONFIG.CLKOUT2_JITTER {604.509} CONFIG.CLKOUT2_PHASE_ERROR {359.151} CONFIG.CLKOUT3_JITTER {636.798} CONFIG.CLKOUT3_PHASE_ERROR {359.151}] [get_ips clk_nuevo]
generate_target {instantiation_template} [get_files c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip/clk_nuevo/clk_nuevo.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_nuevo'...
generate_target all [get_files  c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip/clk_nuevo/clk_nuevo.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_nuevo'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_nuevo'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_nuevo'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_nuevo'...
export_ip_user_files -of_objects [get_files c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip/clk_nuevo/clk_nuevo.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip/clk_nuevo/clk_nuevo.xci]
launch_runs -jobs 4 clk_nuevo_synth_1
[Tue May 30 16:48:54 2017] Launched clk_nuevo_synth_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/clk_nuevo_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/ip/clk_nuevo/clk_nuevo.xci] -directory C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.ip_user_files -ipstatic_source_dir C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.cache/compile_simlib/modelsim} {questa=C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.cache/compile_simlib/questa} {riviera=C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.cache/compile_simlib/riviera} {activehdl=C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 30 17:02:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/synth_1/runme.log
[Tue May 30 17:02:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 4
[Tue May 30 17:03:55 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/synth_1/runme.log
[Tue May 30 17:03:55 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 30 17:07:02 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/new/Boton_LED.v" into library work [C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.srcs/sources_1/new/Boton_LED.v:1]
[Tue May 30 17:09:19 2017] Launched synth_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Tue May 30 17:10:26 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May 30 17:13:19 2017] Launched impl_1...
Run output will be captured here: C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.4
  **** Build date : Jan 23 2017-19:37:29
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1029.223 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A
set_property PROGRAM.FILE {C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/Boton_LED.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {C:/Users/Diego/LabDigitales2017/Lab_Saleae_1.0/Lab_Saleae_1.0.runs/impl_1/Boton_LED.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
WARNING: [Labtoolstcl 44-130] No matching hw_ilas were found.
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A3FFD8A
