

================================================================
== Vitis HLS Report for 'conv1_Pipeline_CLEAR_BH_BW'
================================================================
* Date:           Thu Nov  2 22:33:29 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    30602|    30602|  0.306 ms|  0.306 ms|  30602|  30602|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- CLEAR_BH_BW  |    30600|    30600|         1|          1|          1|  30600|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    207|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      46|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      46|    270|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln71_3_fu_147_p2     |         +|   0|  0|  22|          15|           1|
    |add_ln71_fu_162_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln72_1_fu_300_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln72_fu_230_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln74_fu_294_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln76_fu_262_p2       |         +|   0|  0|  16|           7|           7|
    |sub_ln76_fu_206_p2       |         -|   0|  0|  16|           7|           7|
    |and_ln71_fu_224_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln71_fu_141_p2      |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln72_fu_168_p2      |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln74_fu_218_p2      |      icmp|   0|  0|  15|           8|           2|
    |or_ln72_fu_236_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln71_1_fu_182_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln71_fu_174_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln72_1_fu_250_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln72_2_fu_306_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln72_fu_242_p3    |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln71_fu_212_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 207|         101|          61|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |h_fu_66                  |   9|          2|    4|          8|
    |indvar_flatten314_fu_70  |   9|          2|   12|         24|
    |indvar_flatten327_fu_78  |   9|          2|   15|         30|
    |o_2_fu_74                |   9|          2|    4|          8|
    |w_fu_62                  |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   45|         90|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |h_fu_66                  |   4|   0|    4|          0|
    |indvar_flatten314_fu_70  |  12|   0|   12|          0|
    |indvar_flatten327_fu_78  |  15|   0|   15|          0|
    |o_2_fu_74                |   4|   0|    4|          0|
    |w_fu_62                  |   8|   0|    8|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  46|   0|   46|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                conv1_Pipeline_CLEAR_BH_BW|  return value|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_address0  |  out|   14|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_ce0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_we0       |  out|    1|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1_d0        |  out|   32|   ap_memory|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_address0    |  out|   14|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_ce0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_we0         |  out|    1|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_d0          |  out|   32|   ap_memory|    conv1_float_255_255_float_1_9_9_float_float_255_255_ou|         array|
+-------------------------------------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 4 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 5 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten314 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%o_2 = alloca i32 1"   --->   Operation 7 'alloca' 'o_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten327 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten327"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten314"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %h"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i.i"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten314_load = load i12 %indvar_flatten314" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 15 'load' 'indvar_flatten314_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten327_load = load i15 %indvar_flatten327" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 16 'load' 'indvar_flatten327_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 17 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.84ns)   --->   "%icmp_ln71 = icmp_eq  i15 %indvar_flatten327_load, i15 30600" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 18 'icmp' 'icmp_ln71' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.84ns)   --->   "%add_ln71_3 = add i15 %indvar_flatten327_load, i15 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 19 'add' 'add_ln71_3' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln71 = br i1 %icmp_ln71, void %for.inc16.i.i, void %_Z23export_output_buffer_c1PA15_A255_fPA255_S_Pfii.exit.exitStub" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 20 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 21 'load' 'w_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%h_load = load i4 %h" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 22 'load' 'h_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%o_2_load = load i4 %o_2" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 23 'load' 'o_2_load' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns)   --->   "%add_ln71 = add i4 %o_2_load, i4 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 24 'add' 'add_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @CLEAR_BH_BW_str"   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 30600, i64 30600, i64 30600"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%icmp_ln72 = icmp_eq  i12 %indvar_flatten314_load, i12 3825" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 27 'icmp' 'icmp_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%select_ln71 = select i1 %icmp_ln72, i4 0, i4 %h_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 28 'select' 'select_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.39ns)   --->   "%select_ln71_1 = select i1 %icmp_ln72, i4 %add_ln71, i4 %o_2_load" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 29 'select' 'select_ln71_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%select_ln71_1_cast = zext i4 %select_ln71_1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 30 'zext' 'select_ln71_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln76 = trunc i4 %select_ln71_1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 31 'trunc' 'trunc_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_367_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln76, i4 0" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 32 'bitconcatenate' 'tmp_367_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln76 = sub i7 %tmp_367_cast, i7 %select_ln71_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 33 'sub' 'sub_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%xor_ln71 = xor i1 %icmp_ln72, i1 1" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 35 'xor' 'xor_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.76ns)   --->   "%icmp_ln74 = icmp_eq  i8 %w_load, i8 255" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 36 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %icmp_ln74, i1 %xor_ln71" [src/conv1.cpp:71->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 37 'and' 'and_ln71' <Predicate = (!icmp_ln71)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.79ns)   --->   "%add_ln72 = add i4 %select_ln71, i4 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 38 'add' 'add_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @BH_BW_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln72)   --->   "%or_ln72 = or i1 %and_ln71, i1 %icmp_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 40 'or' 'or_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln72 = select i1 %or_ln72, i8 0, i8 %w_load" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 41 'select' 'select_ln72' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln72_1 = select i1 %and_ln71, i4 %add_ln72, i4 %select_ln71" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 42 'select' 'select_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%select_ln72_1_cast = zext i4 %select_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 43 'zext' 'select_ln72_1_cast' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln76 = add i7 %sub_ln76, i7 %select_ln72_1_cast" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 44 'add' 'add_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln72" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 46 'trunc' 'empty' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 47 'specloopname' 'specloopname_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln76, i7 %empty" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln76 = zext i14 %tmp_s" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 49 'zext' 'zext_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 50 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln76" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 51 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln72, i32 7" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 52 'bitselect' 'tmp' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln76 = br i1 %tmp, void %arrayidx1223.i.i.case.0, void %arrayidx1223.i.i.case.1" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 53 'br' 'br_ln76' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 54 'store' 'store_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1223.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 55 'br' 'br_ln76' <Predicate = (!icmp_ln71 & !tmp)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.23ns)   --->   "%store_ln76 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 56 'store' 'store_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln76 = br void %arrayidx1223.i.i.exit" [src/conv1.cpp:76->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 57 'br' 'br_ln76' <Predicate = (!icmp_ln71 & tmp)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.76ns)   --->   "%add_ln74 = add i8 %select_ln72, i8 1" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 58 'add' 'add_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.80ns)   --->   "%add_ln72_1 = add i12 %indvar_flatten314_load, i12 1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 59 'add' 'add_ln72_1' <Predicate = (!icmp_ln71)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.37ns)   --->   "%select_ln72_2 = select i1 %icmp_ln72, i12 1, i12 %add_ln72_1" [src/conv1.cpp:72->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 60 'select' 'select_ln72_2' <Predicate = (!icmp_ln71)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln74 = store i15 %add_ln71_3, i15 %indvar_flatten327" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 61 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln71_1, i4 %o_2" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 62 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln74 = store i12 %select_ln72_2, i12 %indvar_flatten314" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 63 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln74 = store i4 %select_ln72_1, i4 %h" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 64 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln74 = store i8 %add_ln74, i8 %w" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 65 'store' 'store_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.inc.i.i" [src/conv1.cpp:74->src/conv1.cpp:151->src/conv1.cpp:64]   --->   Operation 66 'br' 'br_ln74' <Predicate = (!icmp_ln71)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln71)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1_float_255_255_float_1_9_9_float_float_255_255_ou]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w                                                         (alloca           ) [ 011]
h                                                         (alloca           ) [ 011]
indvar_flatten314                                         (alloca           ) [ 011]
o_2                                                       (alloca           ) [ 011]
indvar_flatten327                                         (alloca           ) [ 011]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
br_ln0                                                    (br               ) [ 000]
indvar_flatten314_load                                    (load             ) [ 000]
indvar_flatten327_load                                    (load             ) [ 000]
specpipeline_ln0                                          (specpipeline     ) [ 000]
icmp_ln71                                                 (icmp             ) [ 011]
add_ln71_3                                                (add              ) [ 000]
br_ln71                                                   (br               ) [ 000]
w_load                                                    (load             ) [ 000]
h_load                                                    (load             ) [ 000]
o_2_load                                                  (load             ) [ 000]
add_ln71                                                  (add              ) [ 000]
specloopname_ln0                                          (specloopname     ) [ 000]
speclooptripcount_ln0                                     (speclooptripcount) [ 000]
icmp_ln72                                                 (icmp             ) [ 000]
select_ln71                                               (select           ) [ 000]
select_ln71_1                                             (select           ) [ 000]
select_ln71_1_cast                                        (zext             ) [ 000]
trunc_ln76                                                (trunc            ) [ 000]
tmp_367_cast                                              (bitconcatenate   ) [ 000]
sub_ln76                                                  (sub              ) [ 000]
specpipeline_ln0                                          (specpipeline     ) [ 000]
xor_ln71                                                  (xor              ) [ 000]
icmp_ln74                                                 (icmp             ) [ 000]
and_ln71                                                  (and              ) [ 000]
add_ln72                                                  (add              ) [ 000]
specloopname_ln0                                          (specloopname     ) [ 000]
or_ln72                                                   (or               ) [ 000]
select_ln72                                               (select           ) [ 000]
select_ln72_1                                             (select           ) [ 000]
select_ln72_1_cast                                        (zext             ) [ 000]
add_ln76                                                  (add              ) [ 000]
specpipeline_ln0                                          (specpipeline     ) [ 000]
empty                                                     (trunc            ) [ 000]
specloopname_ln74                                         (specloopname     ) [ 000]
tmp_s                                                     (bitconcatenate   ) [ 000]
zext_ln76                                                 (zext             ) [ 000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 (getelementptr    ) [ 000]
conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 (getelementptr    ) [ 000]
tmp                                                       (bitselect        ) [ 011]
br_ln76                                                   (br               ) [ 000]
store_ln76                                                (store            ) [ 000]
br_ln76                                                   (br               ) [ 000]
store_ln76                                                (store            ) [ 000]
br_ln76                                                   (br               ) [ 000]
add_ln74                                                  (add              ) [ 000]
add_ln72_1                                                (add              ) [ 000]
select_ln72_2                                             (select           ) [ 000]
store_ln74                                                (store            ) [ 000]
store_ln74                                                (store            ) [ 000]
store_ln74                                                (store            ) [ 000]
store_ln74                                                (store            ) [ 000]
store_ln74                                                (store            ) [ 000]
br_ln74                                                   (br               ) [ 000]
ret_ln0                                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="CLEAR_BH_BW_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="BH_BW_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="w_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="h_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten314_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten314/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="o_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="o_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten327_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten327/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="14" slack="0"/>
<pin id="86" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="14" slack="0"/>
<pin id="93" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln76_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="14" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln76_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="15" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln0_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="12" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="4" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="8" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="indvar_flatten314_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="12" slack="1"/>
<pin id="137" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten314_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="indvar_flatten327_load_load_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="15" slack="1"/>
<pin id="140" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten327_load/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln71_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="15" slack="0"/>
<pin id="143" dir="0" index="1" bw="15" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln71/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln71_3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="15" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71_3/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="w_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="h_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="1"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="o_2_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_2_load/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="add_ln71_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln71/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="icmp_ln72_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="12" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="select_ln71_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="0" index="1" bw="4" slack="0"/>
<pin id="177" dir="0" index="2" bw="4" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="select_ln71_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln71_1/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="select_ln71_1_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="4" slack="0"/>
<pin id="192" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln71_1_cast/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln76_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln76/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_367_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="7" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="0" index="2" bw="1" slack="0"/>
<pin id="202" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_367_cast/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sub_ln76_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="4" slack="0"/>
<pin id="209" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln76/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="xor_ln71_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln71/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln74_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="8" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="and_ln71_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln71/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln72_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="4" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="or_ln72_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="select_ln72_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="8" slack="0"/>
<pin id="245" dir="0" index="2" bw="8" slack="0"/>
<pin id="246" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln72_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="0"/>
<pin id="253" dir="0" index="2" bw="4" slack="0"/>
<pin id="254" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln72_1_cast_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln72_1_cast/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="add_ln76_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="7" slack="0"/>
<pin id="264" dir="0" index="1" bw="4" slack="0"/>
<pin id="265" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln76/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="empty_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="14" slack="0"/>
<pin id="274" dir="0" index="1" bw="7" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="zext_ln76_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="14" slack="0"/>
<pin id="282" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln76/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="8" slack="0"/>
<pin id="289" dir="0" index="2" bw="4" slack="0"/>
<pin id="290" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln74_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln72_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="12" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="select_ln72_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="12" slack="0"/>
<pin id="309" dir="0" index="2" bw="12" slack="0"/>
<pin id="310" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_2/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="store_ln74_store_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="15" slack="0"/>
<pin id="316" dir="0" index="1" bw="15" slack="1"/>
<pin id="317" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln74_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="4" slack="1"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln74_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="12" slack="1"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln74_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="4" slack="0"/>
<pin id="331" dir="0" index="1" bw="4" slack="1"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln74_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="1"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln74/2 "/>
</bind>
</comp>

<comp id="339" class="1005" name="w_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="346" class="1005" name="h_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="353" class="1005" name="indvar_flatten314_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="12" slack="0"/>
<pin id="355" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten314 "/>
</bind>
</comp>

<comp id="360" class="1005" name="o_2_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="o_2 "/>
</bind>
</comp>

<comp id="367" class="1005" name="indvar_flatten327_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="0"/>
<pin id="369" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten327 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="50" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="50" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="56" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="82" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="109"><net_src comp="89" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="145"><net_src comp="138" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="138" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="24" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="26" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="135" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="168" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="156" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="168" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="162" pin="2"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="159" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="182" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="8" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="210"><net_src comp="198" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="190" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="168" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="40" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="153" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="42" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="174" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="26" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="168" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="12" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="153" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="255"><net_src comp="224" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="230" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="174" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="206" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="258" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="242" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="48" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="262" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="283"><net_src comp="272" pin="3"/><net_sink comp="280" pin=0"/></net>

<net id="284"><net_src comp="280" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="285"><net_src comp="280" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="291"><net_src comp="52" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="242" pin="3"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="54" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="242" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="58" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="135" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="60" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="168" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="147" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="182" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="306" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="250" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="294" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="62" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="349"><net_src comp="66" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="356"><net_src comp="70" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="363"><net_src comp="74" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="370"><net_src comp="78" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="314" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {2 }
	Port: conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {2 }
 - Input state : 
	Port: conv1_Pipeline_CLEAR_BH_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1 | {}
	Port: conv1_Pipeline_CLEAR_BH_BW : conv1_float_255_255_float_1_9_9_float_float_255_255_ou | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln71 : 1
		add_ln71_3 : 1
		br_ln71 : 2
		add_ln71 : 1
		icmp_ln72 : 1
		select_ln71 : 2
		select_ln71_1 : 2
		select_ln71_1_cast : 3
		trunc_ln76 : 3
		tmp_367_cast : 4
		sub_ln76 : 5
		xor_ln71 : 2
		icmp_ln74 : 1
		and_ln71 : 2
		add_ln72 : 3
		or_ln72 : 2
		select_ln72 : 2
		select_ln72_1 : 2
		select_ln72_1_cast : 3
		add_ln76 : 6
		empty : 3
		tmp_s : 7
		zext_ln76 : 8
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 : 9
		conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 : 9
		tmp : 3
		br_ln76 : 4
		store_ln76 : 10
		store_ln76 : 10
		add_ln74 : 3
		add_ln72_1 : 1
		select_ln72_2 : 2
		store_ln74 : 2
		store_ln74 : 3
		store_ln74 : 3
		store_ln74 : 3
		store_ln74 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |     add_ln71_3_fu_147     |    0    |    22   |
|          |      add_ln71_fu_162      |    0    |    12   |
|    add   |      add_ln72_fu_230      |    0    |    12   |
|          |      add_ln76_fu_262      |    0    |    16   |
|          |      add_ln74_fu_294      |    0    |    15   |
|          |     add_ln72_1_fu_300     |    0    |    19   |
|----------|---------------------------|---------|---------|
|          |      icmp_ln71_fu_141     |    0    |    22   |
|   icmp   |      icmp_ln72_fu_168     |    0    |    19   |
|          |      icmp_ln74_fu_218     |    0    |    15   |
|----------|---------------------------|---------|---------|
|          |     select_ln71_fu_174    |    0    |    4    |
|          |    select_ln71_1_fu_182   |    0    |    4    |
|  select  |     select_ln72_fu_242    |    0    |    8    |
|          |    select_ln72_1_fu_250   |    0    |    4    |
|          |    select_ln72_2_fu_306   |    0    |    11   |
|----------|---------------------------|---------|---------|
|    sub   |      sub_ln76_fu_206      |    0    |    16   |
|----------|---------------------------|---------|---------|
|    xor   |      xor_ln71_fu_212      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    and   |      and_ln71_fu_224      |    0    |    2    |
|----------|---------------------------|---------|---------|
|    or    |       or_ln72_fu_236      |    0    |    2    |
|----------|---------------------------|---------|---------|
|          | select_ln71_1_cast_fu_190 |    0    |    0    |
|   zext   | select_ln72_1_cast_fu_258 |    0    |    0    |
|          |      zext_ln76_fu_280     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln76_fu_194     |    0    |    0    |
|          |        empty_fu_268       |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|    tmp_367_cast_fu_198    |    0    |    0    |
|          |        tmp_s_fu_272       |    0    |    0    |
|----------|---------------------------|---------|---------|
| bitselect|         tmp_fu_286        |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   205   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|        h_reg_346        |    4   |
|indvar_flatten314_reg_353|   12   |
|indvar_flatten327_reg_367|   15   |
|       o_2_reg_360       |    4   |
|        w_reg_339        |    8   |
+-------------------------+--------+
|          Total          |   43   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   205  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   205  |
+-----------+--------+--------+
