

================================================================
== Vivado HLS Report for 'ProxGS'
================================================================
* Date:           Fri Jan  8 20:55:09 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   114720|   114720| 1.147 ms | 1.147 ms |  114720|  114720|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-------+-------+----------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
        +--------------------+---------+---------+---------+----------+----------+-------+-------+----------+
        |grp_fft_top_fu_303  |fft_top  |    32769|    32769| 0.328 ms | 0.328 ms |  32770|  32770| dataflow |
        +--------------------+---------+---------+---------+----------+----------+-------+-------+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- for_y_for_x  |    16384|    16384|         2|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16405|    16405|        23|          1|          1|  16384|    yes   |
        |- for_y_for_x  |    16385|    16385|         3|          1|          1|  16384|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    488|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |       67|     12|   11795|  10920|    -|
|Memory           |       96|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    365|    -|
|Register         |        0|      -|     400|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |      163|     12|   12195|  11837|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       58|      5|      11|     22|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |cross_channel_debncg_U62  |cross_channel_debncg  |        0|      0|    738|   568|    0|
    |cross_channel_debncg_U63  |cross_channel_debncg  |        0|      0|    738|   568|    0|
    |grp_fft_top_fu_303        |fft_top               |       67|     12|  10319|  9784|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+
    |Total                     |                      |       67|     12|  11795| 10920|    0|
    +--------------------------+----------------------+---------+-------+-------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |    Memory    |    Module   | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +--------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |MAD_U         |ProxGS_MAD   |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |fft_result_U  |ProxGS_MAD   |       32|  0|   0|    0|  16384|   32|     1|       524288|
    |tmp9_U        |ProxGS_tmp9  |       32|  0|   0|    0|  16384|   32|     1|       524288|
    +--------------+-------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total         |             |       96|  0|   0|    0|  49152|   96|     3|      1572864|
    +--------------+-------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln1265_fu_511_p2                 |     +    |      0|  0|  23|          16|          16|
    |add_ln180_fu_735_p2                  |     +    |      0|  0|  23|          16|          16|
    |add_ln24_fu_434_p2                   |     +    |      0|  0|  21|          15|           1|
    |add_ln43_fu_319_p2                   |     +    |      0|  0|  21|          15|           1|
    |add_ln446_fu_373_p2                  |     +    |      0|  0|  23|          16|          16|
    |add_ln57_fu_608_p2                   |     +    |      0|  0|  21|          15|           1|
    |ret_V_13_fu_541_p2                   |     +    |      0|  0|  24|          17|          17|
    |ret_V_14_fu_565_p2                   |     +    |      0|  0|  24|          17|          17|
    |tmp_84_fu_400_p2                     |     +    |      0|  0|  19|          14|          14|
    |tmp_85_fu_658_p2                     |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_496_p2                        |     +    |      0|  0|  19|          14|          14|
    |x_5_fu_384_p2                        |     +    |      0|  0|  15|           1|           8|
    |x_6_fu_669_p2                        |     +    |      0|  0|  15|           1|           8|
    |x_fu_523_p2                          |     +    |      0|  0|  15|           1|           8|
    |y_5_fu_325_p2                        |     +    |      0|  0|  15|           1|           8|
    |y_6_fu_614_p2                        |     +    |      0|  0|  15|           1|           8|
    |y_fu_440_p2                          |     +    |      0|  0|  15|           1|           8|
    |and_ln850_fu_701_p2                  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln24_fu_428_p2                  |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln26_fu_446_p2                  |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln43_fu_313_p2                  |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln45_fu_331_p2                  |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln57_fu_602_p2                  |   icmp   |      0|  0|  13|          15|          16|
    |icmp_ln59_fu_620_p2                  |   icmp   |      0|  0|  13|           8|           9|
    |icmp_ln851_fu_695_p2                 |   icmp   |      0|  0|  13|          15|           1|
    |ap_sync_grp_fft_top_fu_303_ap_done   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_grp_fft_top_fu_303_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |select_ln24_1_fu_460_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln24_fu_452_p3                |  select  |      0|  0|   8|           1|           1|
    |select_ln359_fu_713_p3               |  select  |      0|  0|   2|           1|           2|
    |select_ln43_1_fu_345_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln43_fu_337_p3                |  select  |      0|  0|   8|           1|           1|
    |select_ln57_1_fu_634_p3              |  select  |      0|  0|   8|           1|           8|
    |select_ln57_fu_626_p3                |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2                        |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1              |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1              |    xor   |      0|  0|   2|           2|           1|
    |xor_ln850_fu_707_p2                  |    xor   |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0| 488|         279|         293|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |MAD_address0                     |  15|          3|   14|         42|
    |MAD_ce0                          |  15|          3|    1|          3|
    |ap_NS_fsm                        |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1          |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter22         |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |   9|          2|    1|          2|
    |ap_phi_mux_y_0_i1_phi_fu_285_p4  |   9|          2|    8|         16|
    |ap_phi_mux_y_0_i_phi_fu_219_p4   |   9|          2|    8|         16|
    |ap_phi_mux_y_0_phi_fu_252_p4     |   9|          2|    8|         16|
    |fft_result_address0              |  21|          4|   14|         56|
    |fft_result_ce0                   |  15|          3|    1|          3|
    |fft_result_we0                   |   9|          2|    1|          2|
    |grp_fft_top_fu_303_direction     |  15|          3|    1|          3|
    |grp_fft_top_fu_303_in_r_q0       |  15|          3|   32|         96|
    |indvar_flatten11_reg_237         |   9|          2|   15|         30|
    |indvar_flatten23_reg_270         |   9|          2|   15|         30|
    |indvar_flatten_reg_204           |   9|          2|   15|         30|
    |tmp9_address0                    |  15|          3|   14|         42|
    |tmp9_ce0                         |  15|          3|    1|          3|
    |tmp9_we0                         |   9|          2|    2|          4|
    |x_0_i2_reg_292                   |   9|          2|    8|         16|
    |x_0_i_reg_226                    |   9|          2|    8|         16|
    |x_0_reg_259                      |   9|          2|    8|         16|
    |x_io_V_address0                  |  15|          3|   14|         42|
    |y_0_i1_reg_281                   |   9|          2|    8|         16|
    |y_0_i_reg_215                    |   9|          2|    8|         16|
    |y_0_reg_248                      |   9|          2|    8|         16|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 365|         77|  218|        551|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                  |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft_top_fu_303_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_fft_top_fu_303_ap_ready  |   1|   0|    1|          0|
    |grp_fft_top_fu_303_ap_start_reg          |   1|   0|    1|          0|
    |icmp_ln24_reg_790                        |   1|   0|    1|          0|
    |icmp_ln43_reg_756                        |   1|   0|    1|          0|
    |icmp_ln57_reg_855                        |   1|   0|    1|          0|
    |icmp_ln57_reg_855_pp2_iter1_reg          |   1|   0|    1|          0|
    |indvar_flatten11_reg_237                 |  15|   0|   15|          0|
    |indvar_flatten23_reg_270                 |  15|   0|   15|          0|
    |indvar_flatten_reg_204                   |  15|   0|   15|          0|
    |ret_V_13_reg_839                         |  17|   0|   17|          0|
    |ret_V_14_reg_844                         |  17|   0|   17|          0|
    |select_ln24_1_reg_799                    |   8|   0|    8|          0|
    |select_ln359_reg_885                     |   8|   0|    8|          0|
    |select_ln43_1_reg_770                    |   8|   0|    8|          0|
    |select_ln43_reg_765                      |   8|   0|    8|          0|
    |select_ln57_1_reg_869                    |   8|   0|    8|          0|
    |select_ln57_1_reg_869_pp2_iter1_reg      |   8|   0|    8|          0|
    |select_ln57_reg_864                      |   8|   0|    8|          0|
    |select_ln57_reg_864_pp2_iter1_reg        |   8|   0|    8|          0|
    |trunc_ln43_reg_775                       |   7|   0|    7|          0|
    |x_0_i2_reg_292                           |   8|   0|    8|          0|
    |x_0_i_reg_226                            |   8|   0|    8|          0|
    |x_0_reg_259                              |   8|   0|    8|          0|
    |y_0_i1_reg_281                           |   8|   0|    8|          0|
    |y_0_i_reg_215                            |   8|   0|    8|          0|
    |y_0_reg_248                              |   8|   0|    8|          0|
    |zext_ln1265_1_reg_809                    |  16|   0|   64|         48|
    |zext_ln31_reg_804                        |  14|   0|   64|         50|
    |icmp_ln24_reg_790                        |  64|  32|    1|          0|
    |zext_ln31_reg_804                        |  64|  32|   64|         50|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 400|  64|  435|        148|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     ProxGS     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     ProxGS     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     ProxGS     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     ProxGS     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     ProxGS     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     ProxGS     | return value |
|x_io_V_address0          | out |   14|  ap_memory |     x_io_V     |     array    |
|x_io_V_ce0               | out |    1|  ap_memory |     x_io_V     |     array    |
|x_io_V_we0               | out |    1|  ap_memory |     x_io_V     |     array    |
|x_io_V_d0                | out |    8|  ap_memory |     x_io_V     |     array    |
|x_io_V_q0                |  in |    8|  ap_memory |     x_io_V     |     array    |
|coe_a_M_real_V_address0  | out |   14|  ap_memory | coe_a_M_real_V |     array    |
|coe_a_M_real_V_ce0       | out |    1|  ap_memory | coe_a_M_real_V |     array    |
|coe_a_M_real_V_q0        |  in |   16|  ap_memory | coe_a_M_real_V |     array    |
|coe_a_M_imag_V_address0  | out |   14|  ap_memory | coe_a_M_imag_V |     array    |
|coe_a_M_imag_V_ce0       | out |    1|  ap_memory | coe_a_M_imag_V |     array    |
|coe_a_M_imag_V_q0        |  in |   16|  ap_memory | coe_a_M_imag_V |     array    |
|coe_b_V_address0         | out |   14|  ap_memory |     coe_b_V    |     array    |
|coe_b_V_ce0              | out |    1|  ap_memory |     coe_b_V    |     array    |
|coe_b_V_q0               |  in |    8|  ap_memory |     coe_b_V    |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

