
<!DOCTYPE html>


<html lang="en" data-content_root="../../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>AND and NAND Gate &#8212; Book on electronics</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=03e43079" />
    <link rel="stylesheet" type="text/css" href="../../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../../_static/togglebutton.css?v=13237357" />
    <link rel="stylesheet" type="text/css" href="../../_static/copybutton.css?v=76b2166b" />
    <link rel="stylesheet" type="text/css" href="../../_static/mystnb.8ecb98da25f57f5357bf6f572d296f466b2cfe2517ffebfabe82451661e28f02.css" />
    <link rel="stylesheet" type="text/css" href="../../_static/sphinx-thebe.css?v=4fa983c6" />
    <link rel="stylesheet" type="text/css" href="../../_static/sphinx-design.min.css?v=95c83b7e" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../../_static/documentation_options.js?v=9eb32ce0"></script>
    <script src="../../_static/doctools.js?v=9a2dae69"></script>
    <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/clipboard.min.js?v=a7894cd8"></script>
    <script src="../../_static/copybutton.js?v=f281be69"></script>
    <script src="../../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script>let toggleHintShow = 'Click to show';</script>
    <script>let toggleHintHide = 'Click to hide';</script>
    <script>let toggleOpenOnPrint = 'true';</script>
    <script src="../../_static/togglebutton.js?v=4a39c7ea"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script src="../../_static/design-tabs.js?v=f930bc37"></script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script async="async" src="../../_static/sphinx-thebe.js?v=c100c467"></script>
    <script>var togglebuttonSelector = '.toggle, .admonition.dropdown';</script>
    <script>const THEBE_JS_URL = "https://unpkg.com/thebe@0.8.2/lib/index.js"; const thebe_selector = ".thebe,.cell"; const thebe_selector_input = "pre"; const thebe_selector_output = ".output, .cell_output"</script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'Logicol/Porte/AND';</script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="OR and NOR Gate" href="OR.html" />
    <link rel="prev" title="Porte NOT" href="NOT.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search this book..."
         aria-label="Search this book..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../../intro.html">
  
  
  
  
  
    
    
      
    
    
    <img src="../../_static/logo.png" class="logo__image only-light" alt="Book on electronics - Home"/>
    <script>document.write(`<img src="../../_static/logo.png" class="logo__image only-dark" alt="Book on electronics - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        
        <ul class="nav bd-sidenav bd-sidenav__home-link">
            <li class="toctree-l1">
                <a class="reference internal" href="../../intro.html">
                    Book on Electronics
                </a>
            </li>
        </ul>
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Basic Electronics - Component</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/Capacite.html">Capacitor</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/diode/Diode.html">Diode</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/transistor/JFET.html">Field-Effect Transistors (JFET)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Base_componant/transistor/Bipolaire.html">Bipolar Junction Transistor (BJT)</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Passif circuit</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Passif/RC.html">RL Circuit</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Basic Electronics - Essential Circuit</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../General/Pont_diode.html">Diode Bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../General/Diode_roue_libre.html">Freewheeling Diode</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Analog electronics - Regulator</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/intro.html">Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/Pond_diviseur_tension.html">Voltage divider bridge</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/Diode_Zener.html">Zener diode series stabilizer</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/regulateur_tension_serie_transistor_2.html">Series Transistor Voltage Regulator</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Alimentation/Regulateur/regulateur_tension_serie_AOP_2.html">Régulateur de tension série avec AOP</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Analog electronics - Amplificator</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../AOP/01_Introduction_amplificateur.html">Resume</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/02_Inverting_amplifier.html">Inverting Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/03_Non_inverseur_amplificator.html">Non-Inverting Operational Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/04_Suiveur.html">Voltage Follower (Buffer)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/05_Differential_amplificator.html">Differential amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/06_Sommateur_amplificator.html">Amplificateur Sommateur</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/07_Logarithme_amplificator.html">Amplificateur logarithme</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/08_class_A.html">Class A amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/09_class_B.html">Amplificateur class B</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/10_class_AB.html">Amplificateur class AB</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/11_class_C.html">Amplificateur class C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/12_class_D.html">Amplificateur class D</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../AOP/13_class_E.html">Amplificateur class E</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Logic Gate</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="NOT.html">Porte NOT</a></li>
<li class="toctree-l1 current active"><a class="current reference internal" href="#">AND and NAND Gate</a></li>
<li class="toctree-l1"><a class="reference internal" href="OR.html">OR and NOR Gate</a></li>
<li class="toctree-l1"><a class="reference internal" href="XOR.html">XOR and NXOR Gate</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Digital electronics - Schmit Trigger</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/intro.html">Schmitt Trigger</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/Hysteresis_aop.html">Schmitt Trigger Using an Operational Amplifier</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../Secrurity/Schmitt_Trigger/Hysteresis_transistor.html">Schmitt Trigger using a Bipolar Transistor</a></li>
</ul>
<p aria-level="2" class="caption" role="heading"><span class="caption-text">Digital electronics - Microelectronics</span></p>
<ul class="nav bd-sidenav">
<li class="toctree-l1"><a class="reference internal" href="../Introduction/Introduction_bar_metal_Layout.html">Introduction bar métal</a></li>
<li class="toctree-l1"><a class="reference internal" href="../Introduction/Jonction_PN.html">Jonction PN</a></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-source-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Source repositories">
    <i class="fab fa-github"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="https://github.com/executablebooks/jupyter-book" target="_blank"
   class="btn btn-sm btn-source-repository-button dropdown-item"
   title="Source repository"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fab fa-github"></i>
  </span>
<span class="btn__text-container">Repository</span>
</a>
</li>
      
      
      
      
      <li><a href="https://github.com/executablebooks/jupyter-book/issues/new?title=Issue%20on%20page%20%2FLogicol/Porte/AND.html&body=Your%20issue%20content%20here." target="_blank"
   class="btn btn-sm btn-source-issues-button dropdown-item"
   title="Open an issue"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-lightbulb"></i>
  </span>
<span class="btn__text-container">Open issue</span>
</a>
</li>
      
  </ul>
</div>






<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../../_sources/Logicol/Porte/AND.ipynb" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.ipynb</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>AND and NAND Gate</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#import-and-formatting">Import and Formatting</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#import">Import</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#formatting">Formatting</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#objective">Objective</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electrical-symbol">Electrical Symbol</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#truth-table">Truth Table</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electronic-circuit">Electronic Circuit</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cmos">CMOS</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-demonstration">NAND Gate – Demonstration</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-simulation">NAND Gate – Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#chronogram-nand-gate">Chronogram NAND Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-logic-visualization">NAND Gate Logic Visualization</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#and-gate-simulation">AND Gate Simulation</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#microelectronics">Microelectronics</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#layout-representation">Layout Representation</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#identification-of-the-transistors">Identification of the Transistors</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#doping-regions-and-substrate">Doping Regions and Substrate</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#reference">Reference</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#writing-matrix">Writing Matrix</a></li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section class="tex2jax_ignore mathjax_ignore" id="and-and-nand-gate">
<h1>AND and NAND Gate<a class="headerlink" href="#and-and-nand-gate" title="Link to this heading">#</a></h1>
<section id="import-and-formatting">
<h2>Import and Formatting<a class="headerlink" href="#import-and-formatting" title="Link to this heading">#</a></h2>
<p>The goal of this section is to import all the necessary files and libraries required for the subsequent data analysis.<br />
It also includes setting up the formatting parameters for the plots and visualizations.</p>
<section id="import">
<h3>Import<a class="headerlink" href="#import" title="Link to this heading">#</a></h3>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ----  Standard import</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib.pyplot</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">plt</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">numpy</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">np</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">itertools</span>

<span class="c1"># ----- Spice import</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">PySpice.Spice.Netlist</span><span class="w"> </span><span class="kn">import</span> <span class="n">Circuit</span>
<span class="kn">from</span><span class="w"> </span><span class="nn">PySpice.Unit</span><span class="w"> </span><span class="kn">import</span> <span class="o">*</span>
</pre></div>
</div>
</div>
</div>
</section>
<section id="formatting">
<h3>Formatting<a class="headerlink" href="#formatting" title="Link to this heading">#</a></h3>
<p>Adjusting Plotly chart settings for clarity and consistency.</p>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ----  Formatting charts</span>
<span class="o">%</span><span class="k">matplotlib</span> inline
<span class="kn">from</span><span class="w"> </span><span class="nn">IPython.core.pylabtools</span><span class="w"> </span><span class="kn">import</span> <span class="n">figsize</span>
<span class="kn">import</span><span class="w"> </span><span class="nn">matplotlib</span><span class="w"> </span><span class="k">as</span><span class="w"> </span><span class="nn">mpl</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;lines.linewidth&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="mf">2.0</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.edgecolor&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;#bcbcbc&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;patch.linewidth&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="mf">0.5</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;legend.fancybox&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="kc">True</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.facecolor&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;#eeeeee&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.labelsize&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;large&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.grid&#39;</span><span class="p">]</span>       <span class="o">=</span> <span class="kc">True</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;grid.linestyle&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;--&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;patch.edgecolor&#39;</span><span class="p">]</span> <span class="o">=</span> <span class="s2">&quot;#eeeeee&quot;</span>
<span class="n">mpl</span><span class="o">.</span><span class="n">rcParams</span><span class="p">[</span><span class="s1">&#39;axes.titlesize&#39;</span><span class="p">]</span>  <span class="o">=</span> <span class="s2">&quot;x-large&quot;</span>
</pre></div>
</div>
</div>
</div>
</section>
</section>
<section id="objective">
<h2>Objective<a class="headerlink" href="#objective" title="Link to this heading">#</a></h2>
<p>The objective of this section is to understand the operation of the <em>AND</em> logic gate as well as its inverse, the <em>NAND</em> gate.</p>
<p>This study will first rely on the analysis of the <strong>truth table</strong> of these logic gates. We will then examine how these gates can be <strong>implemented electronically</strong>, particularly using transistors, in order to establish a clear connection between Boolean logic and its hardware realization.</p>
</section>
<section id="electrical-symbol">
<h2>Electrical Symbol<a class="headerlink" href="#electrical-symbol" title="Link to this heading">#</a></h2>
<p>In this book, the only standard used is the <strong>European standard</strong>.</p>
<p>The symbol is shown in <a class="reference internal" href="#symbol-and"><span class="std std-ref">Symbol for an AND logic gate</span></a>. It is very simple: a rectangle containing an ampersand symbol (&amp;). The gate has two logical inputs (A and B) and one output (Y).</p>
<figure class="align-center" id="symbol-and">
<a class="reference internal image-reference" href="../../_images/symbol_and.svg"><img alt="../../_images/symbol_and.svg" src="../../_images/symbol_and.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 87 </span><span class="caption-text">Symbol for an AND logic gate</span><a class="headerlink" href="#symbol-and" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="truth-table">
<h2>Truth Table<a class="headerlink" href="#truth-table" title="Link to this heading">#</a></h2>
<p>The truth table is given below:</p>
<div class="pst-scrollable-table-container"><table class="table table-center" id="table-de-verite-d-une-porte-and">
<caption><span class="caption-number">Table 2 </span><span class="caption-text">Truth table of a AND gate</span><a class="headerlink" href="#table-de-verite-d-une-porte-and" title="Link to this table">#</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>A</p></th>
<th class="head"><p>B</p></th>
<th class="head"><p>Y</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>0</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
</tbody>
</table>
</div>
<p>The truth table of an AND gate is very simple (<a class="reference internal" href="#table-de-verite-d-une-porte-and"><span class="std std-ref">Truth table of a AND gate</span></a>). Both inputs <em>A</em> and <em>B</em> must be equal to <code class="docutils literal notranslate"><span class="pre">1</span></code> for the output to be <code class="docutils literal notranslate"><span class="pre">1</span></code>. Otherwise, the output value is <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<p>Conversely, for a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate (<a class="reference internal" href="#table-de-verite-d-une-porte-nand"><span class="std std-ref">Truth table of a NAND gate</span></a>), both inputs <em>A</em> and <em>B</em> must be equal to <code class="docutils literal notranslate"><span class="pre">1</span></code> for the output to be <code class="docutils literal notranslate"><span class="pre">0</span></code>. Otherwise, the output value is <code class="docutils literal notranslate"><span class="pre">1</span></code>.</p>
<div class="pst-scrollable-table-container"><table class="table table-center" id="table-de-verite-d-une-porte-nand">
<caption><span class="caption-number">Table 3 </span><span class="caption-text">Truth table of a NAND gate</span><a class="headerlink" href="#table-de-verite-d-une-porte-nand" title="Link to this table">#</a></caption>
<thead>
<tr class="row-odd"><th class="head"><p>A</p></th>
<th class="head"><p>B</p></th>
<th class="head"><p>Y</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>0</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>0</p></td>
<td><p>1</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-even"><td><p>1</p></td>
<td><p>0</p></td>
<td><p>1</p></td>
</tr>
<tr class="row-odd"><td><p>1</p></td>
<td><p>1</p></td>
<td><p>0</p></td>
</tr>
</tbody>
</table>
</div>
</section>
<section id="electronic-circuit">
<h2>Electronic Circuit<a class="headerlink" href="#electronic-circuit" title="Link to this heading">#</a></h2>
<p>In the next section, the objective is to design electronic circuits in order to implement an AND gate and a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate. In most cases, it is easier to first build a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate and then add an inverter to obtain an AND gate.</p>
<section id="cmos">
<h3>CMOS<a class="headerlink" href="#cmos" title="Link to this heading">#</a></h3>
<section id="nand-gate-demonstration">
<h4>NAND Gate – Demonstration<a class="headerlink" href="#nand-gate-demonstration" title="Link to this heading">#</a></h4>
<p>In modern digital electronics, CMOS technology is used in most cases. Therefore, the first step is to study these gates using CMOS transistors.</p>
<p>A brief study was presented in the section <a class="reference internal" href="../Introduction/Introduction_bar_metal_Layout.html"><span class="doc std std-doc"><em>Introduction to Microelectronics</em></span></a>. The objective here is to go further in the analysis.</p>
<p>First, we consider the electronic circuit of a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate (<a class="reference internal" href="#circuit-electronique-cmos-nand"><span class="std std-ref">Electronic circuit of a CMOS NAND gate</span></a>). It can be seen that implementing a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate requires four CMOS transistors.</p>
<figure class="align-center" id="circuit-electronique-cmos-nand">
<a class="reference internal image-reference" href="../../_images/CMOS_NAND1.svg"><img alt="../../_images/CMOS_NAND1.svg" src="../../_images/CMOS_NAND1.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 88 </span><span class="caption-text">Electronic circuit of a CMOS NAND gate</span><a class="headerlink" href="#circuit-electronique-cmos-nand" title="Link to this image">#</a></p>
</figcaption>
</figure>
<p>The operation of the circuit is relatively simple <a class="reference internal" href="#cmos-nand-demonstration"><span class="std std-ref">NAND gate operation demonstration</span></a>. If one of the two inputs is not equal to <code class="docutils literal notranslate"><span class="pre">1</span></code>, the output voltage <em>Y</em> is equal to VDD, i.e. <code class="docutils literal notranslate"><span class="pre">1</span></code>. Only when both transistors are turned on does the output voltage drop to <code class="docutils literal notranslate"><span class="pre">0</span></code>.</p>
<figure class="align-center" id="cmos-nand-demonstration">
<a class="reference internal image-reference" href="../../_images/CMOS_NAND_demonstration.svg"><img alt="../../_images/CMOS_NAND_demonstration.svg" src="../../_images/CMOS_NAND_demonstration.svg" style="width: 600px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 89 </span><span class="caption-text">NAND gate operation demonstration</span><a class="headerlink" href="#cmos-nand-demonstration" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
<section id="nand-gate-simulation">
<h4>NAND Gate – Simulation<a class="headerlink" href="#nand-gate-simulation" title="Link to this heading">#</a></h4>
<p>In the next part, the goal is to build the corresponding electronic circuit for simulation. The electrical schematic is shown in <a class="reference internal" href="#cmos-nand-spice"><span class="std std-ref">SPICE schematic of a CMOS NAND gate using four transistors</span></a>. This schematic is relatively standard.</p>
<figure class="align-center" id="cmos-nand-spice">
<a class="reference internal image-reference" href="../../_images/CMOS_NAND_spice.svg"><img alt="../../_images/CMOS_NAND_spice.svg" src="../../_images/CMOS_NAND_spice.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 90 </span><span class="caption-text">SPICE schematic of a CMOS NAND gate using four transistors</span><a class="headerlink" href="#cmos-nand-spice" title="Link to this image">#</a></p>
</figcaption>
</figure>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># CMOS NAND Gate </span>
<span class="c1"># Technology: PTM 65 nm</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the circuit object</span>
<span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="s1">&#39;CMOS NAND&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Model Libraries</span>
<span class="c1"># Include NMOS and PMOS transistor models</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Power Supply Definition</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Supply voltage</span>
<span class="n">VDD</span> <span class="o">=</span> <span class="mf">1.2</span>

<span class="c1"># DC power supply (VDD)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Input Signal Definitions</span>
<span class="c1"># Two pulse voltage sources are used to test all logic states</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Input A: faster pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;A&#39;</span><span class="p">,</span>
    <span class="s1">&#39;va&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">5</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># Input B: slower pulse</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;B&#39;</span><span class="p">,</span>
    <span class="s1">&#39;vb&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># CMOS Logic Core</span>
<span class="c1"># NAND gate implementation</span>
<span class="c1"># ============================================================</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># PMOS Pull-Up Network (PUN)</span>
<span class="c1"># PMOS transistors are connected in parallel</span>
<span class="c1"># ----------------------------</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">1</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">2</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ----------------------------</span>
<span class="c1"># NMOS Pull-Down Network (PDN)</span>
<span class="c1"># NMOS transistors are connected in series</span>
<span class="c1"># ----------------------------</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">3</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">4</span><span class="p">,</span>
    <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Simulation Setup</span>
<span class="c1"># Transient analysis of the CMOS logic gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the simulator instance</span>
<span class="c1"># Temperature parameters are set to nominal operating conditions</span>
<span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">(</span>
    <span class="n">temperature</span><span class="o">=</span><span class="mi">25</span><span class="p">,</span>
    <span class="n">nominal_temperature</span><span class="o">=</span><span class="mi">25</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Transient Analysis</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Perform a transient simulation to observe the dynamic behavior</span>
<span class="c1"># of the inputs (A, B) and the output (Vout)</span>
<span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">transient</span><span class="p">(</span>
    <span class="n">step_time</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">end_time</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>
</pre></div>
</div>
</div>
</div>
</section>
<section id="chronogram-nand-gate">
<h4>Chronogram NAND Gate<a class="headerlink" href="#chronogram-nand-gate" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Plot the transient waveforms</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Temporal waveform of a NAND gate&quot;</span><span class="p">)</span>

<span class="c1"># Input signals (shifted vertically for clarity)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;va&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input A&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vb&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input B&quot;</span><span class="p">)</span>

<span class="c1"># Output signal</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vout&quot;</span><span class="p">],</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Output&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and legend</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Time / ns&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">legend</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/9bc506b927bb2ffbf9f4e29cfbdaba38379c342311cb05067ec8c9dc67984166.png" src="../../_images/9bc506b927bb2ffbf9f4e29cfbdaba38379c342311cb05067ec8c9dc67984166.png" />
</div>
</div>
<p>It is possible to observe several things in this timing diagram. First, the truth table of a NAND gate can be clearly identified: both inputs <em>A</em> and <em>B</em> must be at <code class="docutils literal notranslate"><span class="pre">1</span></code> for the output to be <code class="docutils literal notranslate"><span class="pre">0</span></code>. In all other cases, the output remains at <code class="docutils literal notranslate"><span class="pre">1</span></code>.</p>
<p>Another important point is that during transitions of inputs <em>A</em> and <em>B</em>, fluctuations can be observed at the output. These effects are due to switching phenomena in the transistors. In the next part of the report, the objective will be to correct or mitigate these fluctuations.</p>
<p>Before addressing this issue, the next goal is to obtain a clearer representation of the truth table. For now, there are only two inputs, but in cases with more inputs, it becomes much more difficult to visualize all possible responses using a simple timing diagram.</p>
</section>
<section id="nand-gate-logic-visualization">
<h4>NAND Gate Logic Visualization<a class="headerlink" href="#nand-gate-logic-visualization" title="Link to this heading">#</a></h4>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="k">def</span><span class="w"> </span><span class="nf">logic</span><span class="p">(</span><span class="n">level</span><span class="p">):</span>
    <span class="k">return</span> <span class="n">VDD</span><span class="o">@</span> <span class="n">u_V</span> <span class="k">if</span> <span class="n">level</span> <span class="k">else</span> <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Store simulation results</span>
<span class="n">results</span> <span class="o">=</span> <span class="p">[]</span>

<span class="c1"># Iterate over all input combinations (truth table)</span>
<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span> <span class="ow">in</span> <span class="n">itertools</span><span class="o">.</span><span class="n">product</span><span class="p">([</span><span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">],</span> <span class="n">repeat</span><span class="o">=</span><span class="mi">2</span><span class="p">):</span>

    <span class="c1"># Create a new circuit for each input combination</span>
    <span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="sa">f</span><span class="s1">&#39;CMOS AND A=</span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s1"> B=</span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s1">&#39;</span><span class="p">)</span>

    <span class="c1"># Include transistor models</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>
    
    <span class="c1"># Power supply</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span><span class="p">)</span>

    <span class="c1"># Logic inputs (DC values)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;A&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">A</span><span class="p">))</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;B&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">logic</span><span class="p">(</span><span class="n">B</span><span class="p">))</span>

    <span class="c1"># ========================================================</span>
    <span class="c1"># CMOS NAND gate</span>
    <span class="c1"># ========================================================</span>

    <span class="c1"># PMOS pull-up network (parallel)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">1</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">2</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="c1"># NMOS pull-down network (series)</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">3</span><span class="p">,</span>
        <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>
    
    <span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
        <span class="mi">4</span><span class="p">,</span>
        <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
        <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
        <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
        <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
    <span class="p">)</span>

    <span class="c1"># ========================================================</span>
    <span class="c1"># DC operating point analysis</span>
    <span class="c1"># ========================================================</span>

    <span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">()</span>
    <span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">operating_point</span><span class="p">()</span>

    <span class="c1"># Store output voltage</span>
    <span class="n">Vout</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s1">&#39;vout&#39;</span><span class="p">][</span><span class="mi">0</span><span class="p">])</span>
    <span class="n">results</span><span class="o">.</span><span class="n">append</span><span class="p">((</span><span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span><span class="p">))</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Truth Table Verification</span>
<span class="c1"># ============================================================</span>

<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;Truth Table Verification&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot;------------------------&quot;</span><span class="p">)</span>
<span class="nb">print</span><span class="p">(</span><span class="s2">&quot; A  B   Vout (V)   Y&quot;</span><span class="p">)</span>

<span class="c1"># Logic threshold: midpoint of VDD</span>
<span class="n">Vth</span> <span class="o">=</span> <span class="nb">float</span><span class="p">(</span><span class="n">VDD</span><span class="p">)</span> <span class="o">/</span> <span class="mi">2</span>

<span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">:</span>
    <span class="c1"># Convert analog output voltage to logical value</span>
    <span class="n">Y</span> <span class="o">=</span> <span class="mi">1</span> <span class="k">if</span> <span class="n">Vout</span> <span class="o">&gt;</span> <span class="n">Vth</span> <span class="k">else</span> <span class="mi">0</span>
    <span class="nb">print</span><span class="p">(</span><span class="sa">f</span><span class="s2">&quot; </span><span class="si">{</span><span class="n">A</span><span class="si">}</span><span class="s2">  </span><span class="si">{</span><span class="n">B</span><span class="si">}</span><span class="s2">   </span><span class="si">{</span><span class="n">Vout</span><span class="si">:</span><span class="s2">.3f</span><span class="si">}</span><span class="s2">     </span><span class="si">{</span><span class="n">Y</span><span class="si">}</span><span class="s2">&quot;</span><span class="p">)</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<div class="output stream highlight-myst-ansi notranslate"><div class="highlight"><pre><span></span>Truth Table Verification
------------------------
 A  B   Vout (V)   Y
 0  0   1.200     1
 0  1   1.200     1
 1  0   1.200     1
 1  1   0.001     0
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Plot CMOS simulation output for all input combinations</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Labels for each input combination (A,B)</span>
<span class="n">labels</span> <span class="o">=</span> <span class="p">[</span><span class="sa">f</span><span class="s2">&quot;</span><span class="si">{</span><span class="n">A</span><span class="si">}{</span><span class="n">B</span><span class="si">}</span><span class="s2">&quot;</span> <span class="k">for</span> <span class="n">A</span><span class="p">,</span> <span class="n">B</span><span class="p">,</span> <span class="n">_</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Corresponding output voltages</span>
<span class="n">Vouts</span> <span class="o">=</span> <span class="p">[</span><span class="n">Vout</span> <span class="k">for</span> <span class="n">_</span><span class="p">,</span> <span class="n">_</span><span class="p">,</span> <span class="n">Vout</span> <span class="ow">in</span> <span class="n">results</span><span class="p">]</span>

<span class="c1"># Stem plot for visualizing discrete logic states</span>
<span class="n">plt</span><span class="o">.</span><span class="n">stem</span><span class="p">(</span>
    <span class="n">labels</span><span class="p">,</span>
    <span class="n">Vouts</span><span class="p">,</span>
    <span class="n">markerfmt</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span>
    <span class="n">linefmt</span><span class="o">=</span><span class="s2">&quot;grey&quot;</span><span class="p">,</span>
    <span class="n">basefmt</span><span class="o">=</span><span class="s1">&#39;black&#39;</span><span class="p">,</span>
    <span class="n">bottom</span><span class="o">=-</span><span class="mf">0.3</span>  <span class="c1"># shift baseline for clarity</span>
<span class="p">)</span>

<span class="c1"># Logic threshold line</span>
<span class="n">plt</span><span class="o">.</span><span class="n">axhline</span><span class="p">(</span><span class="n">Vth</span><span class="p">,</span> <span class="n">linestyle</span><span class="o">=</span><span class="s1">&#39;--&#39;</span><span class="p">,</span> <span class="n">color</span><span class="o">=</span><span class="s2">&quot;black&quot;</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Logic Threshold&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and title</span>
<span class="n">plt</span><span class="o">.</span><span class="n">ylabel</span><span class="p">(</span><span class="s2">&quot;Vout (V)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Inputs (A,B)&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Logic States from CMOS Simulation&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/5a94b6e9d900515c70f33d90964301cc2066464a4689f7ac3c032b634af42f81.png" src="../../_images/5a94b6e9d900515c70f33d90964301cc2066464a4689f7ac3c032b634af42f81.png" />
</div>
</div>
<p>The truth table of a <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate can be clearly observed from the simulation results.</p>
<p>This type of visualization makes it much easier to see all possible outcomes of a logic function.</p>
</section>
<section id="and-gate-simulation">
<h4>AND Gate Simulation<a class="headerlink" href="#and-gate-simulation" title="Link to this heading">#</a></h4>
<p>To implement an <code class="docutils literal notranslate"><span class="pre">AND</span></code> gate, it is sufficient to add an inverter at the output of the <code class="docutils literal notranslate"><span class="pre">NAND</span></code> gate. The corresponding electronic circuit is shown below:</p>
<figure class="align-center" id="cmos-and-spice">
<a class="reference internal image-reference" href="../../_images/CMOS_AND_spice.svg"><img alt="../../_images/CMOS_AND_spice.svg" src="../../_images/CMOS_AND_spice.svg" style="width: 400px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 91 </span><span class="caption-text">SPICE schematic of a CMOS AND gate using four transistors</span><a class="headerlink" href="#cmos-and-spice" title="Link to this image">#</a></p>
</figcaption>
</figure>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># CMOS AND Gate</span>
<span class="c1"># Implemented as NAND gate followed by an inverter</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the circuit</span>
<span class="n">circuit</span> <span class="o">=</span> <span class="n">Circuit</span><span class="p">(</span><span class="s1">&#39;CMOS AND&#39;</span><span class="p">)</span>

<span class="c1"># Include transistor models</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_nmos_bulk.mod&#39;</span><span class="p">)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">include</span><span class="p">(</span><span class="s1">&#39;lib/ptm_65nm_pmos_bulk.mod&#39;</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Power Supply</span>
<span class="c1"># ============================================================</span>

<span class="n">VDD</span> <span class="o">=</span> <span class="mf">1.2</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">V</span><span class="p">(</span><span class="s1">&#39;dd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Input Signal Definitions</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;A&#39;</span><span class="p">,</span>
    <span class="s1">&#39;va&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">5</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">PulseVoltageSource</span><span class="p">(</span>
    <span class="s1">&#39;B&#39;</span><span class="p">,</span>
    <span class="s1">&#39;vb&#39;</span><span class="p">,</span>
    <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="mi">0</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span> <span class="n">VDD</span> <span class="o">@</span> <span class="n">u_V</span><span class="p">,</span>
    <span class="n">pulse_width</span><span class="o">=</span><span class="mi">10</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">period</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># CMOS NAND Gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># PMOS pull-up network (parallel)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">1</span><span class="p">,</span>
    <span class="s1">&#39;vnand&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">2</span><span class="p">,</span>
    <span class="s1">&#39;vnand&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># NMOS pull-down network (series)</span>
<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">3</span><span class="p">,</span>
    <span class="s1">&#39;vnand&#39;</span><span class="p">,</span> <span class="s1">&#39;va&#39;</span><span class="p">,</span> <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">4</span><span class="p">,</span>
    <span class="s1">&#39;inter&#39;</span><span class="p">,</span> <span class="s1">&#39;vb&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># CMOS Inverter</span>
<span class="c1"># Converts NAND output into AND output</span>
<span class="c1"># ============================================================</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">5</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vnand&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span> <span class="s1">&#39;vdd&#39;</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_pmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">)</span>

<span class="n">circuit</span><span class="o">.</span><span class="n">MOSFET</span><span class="p">(</span>
    <span class="mi">6</span><span class="p">,</span>
    <span class="s1">&#39;vout&#39;</span><span class="p">,</span> <span class="s1">&#39;vnand&#39;</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span> <span class="n">circuit</span><span class="o">.</span><span class="n">gnd</span><span class="p">,</span>
    <span class="n">model</span><span class="o">=</span><span class="s1">&#39;ptm65nm_nmos&#39;</span><span class="p">,</span>
    <span class="n">l</span><span class="o">=</span><span class="mf">0.35</span> <span class="o">@</span> <span class="n">u_um</span><span class="p">,</span>
    <span class="n">w</span><span class="o">=</span><span class="mf">0.5</span> <span class="o">@</span> <span class="n">u_um</span>
<span class="p">);</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># ============================================================</span>
<span class="c1"># Simulation Setup</span>
<span class="c1"># Transient analysis of the CMOS logic gate</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Create the simulator instance</span>
<span class="c1"># Temperature parameters are set to nominal operating conditions</span>
<span class="n">simulator</span> <span class="o">=</span> <span class="n">circuit</span><span class="o">.</span><span class="n">simulator</span><span class="p">(</span>
    <span class="n">temperature</span><span class="o">=</span><span class="mi">25</span><span class="p">,</span>
    <span class="n">nominal_temperature</span><span class="o">=</span><span class="mi">25</span>
<span class="p">)</span>

<span class="c1"># ============================================================</span>
<span class="c1"># Transient Analysis</span>
<span class="c1"># ============================================================</span>

<span class="c1"># Perform a transient simulation to observe the dynamic behavior</span>
<span class="c1"># of the inputs (A, B) and the output (Vout)</span>
<span class="n">analysis</span> <span class="o">=</span> <span class="n">simulator</span><span class="o">.</span><span class="n">transient</span><span class="p">(</span>
    <span class="n">step_time</span><span class="o">=</span><span class="mf">0.1</span> <span class="o">@</span> <span class="n">u_ns</span><span class="p">,</span>
    <span class="n">end_time</span><span class="o">=</span><span class="mi">20</span> <span class="o">@</span> <span class="n">u_ns</span>
<span class="p">)</span>
</pre></div>
</div>
</div>
</div>
<div class="cell docutils container">
<div class="cell_input docutils container">
<div class="highlight-ipython3 notranslate"><div class="highlight"><pre><span></span><span class="c1"># Plot the transient waveforms</span>
<span class="n">plt</span><span class="o">.</span><span class="n">figure</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">title</span><span class="p">(</span><span class="s2">&quot;Temporal waveform of a AND gate&quot;</span><span class="p">)</span>

<span class="c1"># Input signals (shifted vertically for clarity)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;va&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">3.5</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input A&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">np</span><span class="o">.</span><span class="n">array</span><span class="p">(</span><span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vb&quot;</span><span class="p">])</span> <span class="o">+</span> <span class="mf">2.0</span><span class="p">,</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Input B&quot;</span><span class="p">)</span>

<span class="c1"># Output signal</span>
<span class="n">plt</span><span class="o">.</span><span class="n">plot</span><span class="p">(</span><span class="n">analysis</span><span class="o">.</span><span class="n">time</span> <span class="o">*</span> <span class="mf">1e8</span><span class="p">,</span> <span class="n">analysis</span><span class="p">[</span><span class="s2">&quot;vout&quot;</span><span class="p">],</span> <span class="n">label</span><span class="o">=</span><span class="s2">&quot;Output&quot;</span><span class="p">)</span>

<span class="c1"># Axis labels and legend</span>
<span class="n">plt</span><span class="o">.</span><span class="n">xlabel</span><span class="p">(</span><span class="s2">&quot;Time / ns&quot;</span><span class="p">)</span>
<span class="n">plt</span><span class="o">.</span><span class="n">legend</span><span class="p">()</span>
<span class="n">plt</span><span class="o">.</span><span class="n">show</span><span class="p">()</span>
</pre></div>
</div>
</div>
<div class="cell_output docutils container">
<img alt="../../_images/7fe29d89acce251f8ff9358b73bc0fe9e7452d2f2664c8565ab0a9e3bf8953e6.png" src="../../_images/7fe29d89acce251f8ff9358b73bc0fe9e7452d2f2664c8565ab0a9e3bf8953e6.png" />
</div>
</div>
</section>
</section>
</section>
<section id="microelectronics">
<h2>Microelectronics<a class="headerlink" href="#microelectronics" title="Link to this heading">#</a></h2>
<p>The objective of this section is to <strong>reconstruct and understand the layout (layer view) of a NAND gate</strong>.
The NAND gate is the <strong>simplest CMOS logic gate</strong>, which makes it an ideal starting point for understanding CMOS layout principles.</p>
<section id="layout-representation">
<h3>Layout Representation<a class="headerlink" href="#layout-representation" title="Link to this heading">#</a></h3>
<p>At first glance, the layout shown in <a class="reference internal" href="#cmos-layer-nand"><span class="std std-ref">CMOS layout of a NAND gate</span></a> may look very different from the corresponding CMOS schematic <a class="reference internal" href="#circuit-electronique-cmos-nand"><span class="std std-ref">Electronic circuit of a CMOS NAND gate</span></a>.</p>
<p>To understand this layout, the first step is to <strong>identify the input and the output</strong>.</p>
<ul class="simple">
<li><p>The <strong>input <code class="docutils literal notranslate"><span class="pre">A</span></code> and <code class="docutils literal notranslate"><span class="pre">B</span></code></strong> are located on the <strong>red vertical line</strong>.
This line connects the gates of both CMOS transistors: the PMOS and the NMOS.</p></li>
<li><p>The <strong>output <code class="docutils literal notranslate"><span class="pre">Y</span></code></strong> is located on the <strong>right side of the layout</strong>.
It corresponds to the <strong>drain connection shared by both transistors</strong>.</p></li>
</ul>
</section>
<section id="identification-of-the-transistors">
<h3>Identification of the Transistors<a class="headerlink" href="#identification-of-the-transistors" title="Link to this heading">#</a></h3>
<p>From the layout, we can clearly identify the two CMOS transistors:</p>
<ul class="simple">
<li><p>The <strong>PMOS transistor (pull-up transistor)</strong> is located in the <strong>upper part</strong> of the layout.</p></li>
<li><p>The <strong>NMOS transistor (pull-down transistor)</strong> is located in the <strong>lower part</strong> of the layout.</p></li>
</ul>
<p>This vertical arrangement is typical in CMOS design and reflects the logical function of the inverter:</p>
<ul class="simple">
<li><p>PMOS connects the output to <strong>VDD</strong> when the input is low</p></li>
<li><p>NMOS connects the output to <strong>GND</strong> when the input is high</p></li>
</ul>
</section>
<section id="doping-regions-and-substrate">
<h3>Doping Regions and Substrate<a class="headerlink" href="#doping-regions-and-substrate" title="Link to this heading">#</a></h3>
<p>To fully understand the layout, it is also important to identify the doping regions:</p>
<ul class="simple">
<li><p>The <strong>green area</strong> represents the <strong>substrate (bulk)</strong>, which is <strong>positively doped</strong>.</p></li>
<li><p>The <strong>orange regions</strong> correspond to <strong>negatively doped areas</strong>, where the source and drain regions of the transistors are formed.</p></li>
</ul>
<p>These doping regions define the electrical behavior of the transistors and allow current to flow when the devices are activated.</p>
<figure class="align-center" id="cmos-layer-nand">
<a class="reference internal image-reference" href="../../_images/layer_nand1.svg"><img alt="../../_images/layer_nand1.svg" src="../../_images/layer_nand1.svg" style="width: 200px;" />
</a>
<figcaption>
<p><span class="caption-number">Fig. 92 </span><span class="caption-text">CMOS layout of a NAND gate</span><a class="headerlink" href="#cmos-layer-nand" title="Link to this image">#</a></p>
</figcaption>
</figure>
</section>
</section>
<section id="reference">
<h2>Reference<a class="headerlink" href="#reference" title="Link to this heading">#</a></h2>
</section>
<section id="writing-matrix">
<h2>Writing Matrix<a class="headerlink" href="#writing-matrix" title="Link to this heading">#</a></h2>
<div class="pst-scrollable-table-container"><table class="table">
<thead>
<tr class="row-odd"><th class="head"><p>Author</p></th>
<th class="head"><p>Reviewer</p></th>
<th class="head"><p>Approver</p></th>
<th class="head"><p>Section</p></th>
<th class="head"><p>Date 1</p></th>
<th class="head"><p>Date 2</p></th>
<th class="head"><p>Date 3</p></th>
<th class="head"><p>General Remarks</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>Sacha</p></td>
<td><p>/</p></td>
<td><p>/</p></td>
<td><p>Entire document</p></td>
<td><p>2026-01-05</p></td>
<td><p>/</p></td>
<td><p>/</p></td>
<td><p>Initial draft of the full document</p></td>
</tr>
</tbody>
</table>
</div>
</section>
</section>

    <script type="text/x-thebe-config">
    {
        requestKernel: true,
        binderOptions: {
            repo: "binder-examples/jupyter-stacks-datascience",
            ref: "master",
        },
        codeMirrorConfig: {
            theme: "abcdef",
            mode: "python"
        },
        kernelOptions: {
            name: "python3",
            path: "./Logicol\Porte"
        },
        predefinedOutput: true
    }
    </script>
    <script>kernelName = 'python3'</script>

                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="NOT.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Porte NOT</p>
      </div>
    </a>
    <a class="right-next"
       href="OR.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">OR and NOR Gate</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#import-and-formatting">Import and Formatting</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#import">Import</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#formatting">Formatting</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#objective">Objective</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electrical-symbol">Electrical Symbol</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#truth-table">Truth Table</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#electronic-circuit">Electronic Circuit</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#cmos">CMOS</a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-demonstration">NAND Gate – Demonstration</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-simulation">NAND Gate – Simulation</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#chronogram-nand-gate">Chronogram NAND Gate</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#nand-gate-logic-visualization">NAND Gate Logic Visualization</a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#and-gate-simulation">AND Gate Simulation</a></li>
</ul>
</li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#microelectronics">Microelectronics</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#layout-representation">Layout Representation</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#identification-of-the-transistors">Identification of the Transistors</a></li>
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#doping-regions-and-substrate">Doping Regions and Substrate</a></li>
</ul>
</li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#reference">Reference</a></li>
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#writing-matrix">Writing Matrix</a></li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Sacha COMTE
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
      © Copyright 2023.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>