
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 52 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 52 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9544140 heartbeat IPC: 1.80247 cumulative IPC: 1.80247 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14559267 heartbeat IPC: 1.99397 cumulative IPC: 1.89339 (Simulation time: 0 hr 3 min 21 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 20665256 heartbeat IPC: 1.63774 cumulative IPC: 1.79974 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 26855445 heartbeat IPC: 1.61546 cumulative IPC: 1.74984 (Simulation time: 0 hr 6 min 0 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 32369287 heartbeat IPC: 1.81362 cumulative IPC: 1.76223 (Simulation time: 0 hr 7 min 15 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 37137902 heartbeat IPC: 2.09705 cumulative IPC: 1.81041 (Simulation time: 0 hr 8 min 26 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 41570963 heartbeat IPC: 2.25578 cumulative IPC: 1.86295 (Simulation time: 0 hr 9 min 33 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 45931491 heartbeat IPC: 2.2933 cumulative IPC: 1.9077 (Simulation time: 0 hr 10 min 42 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 50267193 heartbeat IPC: 2.30643 cumulative IPC: 1.94506 (Simulation time: 0 hr 11 min 49 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 54614687 heartbeat IPC: 2.30018 cumulative IPC: 1.97556 (Simulation time: 0 hr 12 min 56 sec) 
Finished CPU 0 instructions: 100000001 cycles: 50618498 cumulative IPC: 1.97556 (Simulation time: 0 hr 12 min 56 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.97556 instructions: 100000001 cycles: 50618498
cpu0_DTLB TOTAL     ACCESS:   40467607  HIT:   40459657  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32303302  HIT:   32300432  MISS:       2870
cpu0_DTLB RFO       ACCESS:    8164305  HIT:    8159225  MISS:       5080
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 26.2719 cycles
cpu0_ITLB TOTAL     ACCESS:     790837  HIT:     790730  MISS:        107
cpu0_ITLB LOAD      ACCESS:     790837  HIT:     790730  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 81.7664 cycles
cpu0_L1I TOTAL     ACCESS:      64595  HIT:      64259  MISS:        336
cpu0_L1I LOAD      ACCESS:      64595  HIT:      64259  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 258.229 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2977  HIT:       2810  MISS:        167
cpu0_STLB RFO       ACCESS:       5080  HIT:       4467  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 185.933 cycles
cpu0_L1D TOTAL     ACCESS:   32325251  HIT:   31859671  MISS:     465580
cpu0_L1D LOAD      ACCESS:   28660468  HIT:   28504058  MISS:     156410
cpu0_L1D RFO       ACCESS:    3664013  HIT:    3355028  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        770  HIT:        585  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 558.456 cycles
cpu0_L2C TOTAL     ACCESS:     769458  HIT:     482260  MISS:     287198
cpu0_L2C LOAD      ACCESS:     156746  HIT:     142058  MISS:      14688
cpu0_L2C RFO       ACCESS:     308985  HIT:      36529  MISS:     272456
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     303542  HIT:     303505  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 887.762 cycles
LLC TOTAL     ACCESS:     554800  HIT:     399959  MISS:     154841
LLC LOAD      ACCESS:      14688  HIT:       9045  MISS:       5643
LLC RFO       ACCESS:     272306  HIT:     123130  MISS:     149176
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     267789  HIT:     267778  MISS:         11
LLC TRANSLATION ACCESS:         17  HIT:          6  MISS:         11
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1607.69 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1934  ROW_BUFFER_MISS:     152892
 DBUS AVG_CONGESTED_CYCLE:    3.99768
 WQ ROW_BUFFER_HIT:       4360  ROW_BUFFER_MISS:     137408  FULL:          0


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 250.313
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

