int32 input_0
int32 input_1
int32 input_2
int32 input_3
stack32 input_4
stack32 input_5
stack32 input_6
stack32 input_7
int32 caller_r4
int32 caller_r5
int32 caller_r6
int32 caller_r7
int32 caller_r8
int32 caller_r9
int32 caller_r10
int32 caller_r11
int32 caller_r14
reg128 caller_q4
reg128 caller_q5
reg128 caller_q6
reg128 caller_q7
startcode
int32 t0
int32 t1
int32 t2
int32 t3
int32 t4
int32 t5
int32 t6
int32 t7
int32 s0
int32 s1
int32 s2
int32 s3
int32 s4
int32 s5
int32 s6
int32 s7
int32 r0
int32 r1
int32 r2
int32 r3
int32 r4
int32 r5
int32 r6
int32 r7
int32 w0
int32 w1
int32 w2
int32 w3
int32 w4
int32 w5
int32 w6
int32 w7
int32 w8
int32 w9
int32 w10
int32 w11
int32 w12
int32 w13
int32 w14
int32 w15
stack32 s0_stack
stack32 s1_stack
stack32 s2_stack
stack32 s3_stack
stack32 s4_stack
stack32 s5_stack
stack32 s6_stack
stack32 s7_stack
stack32 r0_stack
stack32 r1_stack
stack32 r2_stack
stack32 r3_stack
stack32 r4_stack
stack32 r5_stack
stack32 r6_stack
stack32 r7_stack
stack32 w0_stack
stack32 w1_stack
stack32 w2_stack
stack32 w3_stack
stack32 w4_stack
stack32 w5_stack
stack32 w6_stack
stack32 w7_stack
stack32 w8_stack
stack32 w9_stack
stack32 w10_stack
stack32 w11_stack
stack32 w12_stack
stack32 w13_stack
stack32 w14_stack
stack32 w15_stack
int32 len
stack32 state_stack
stack32 len_stack
stack32 caller_r4_stack
stack32 caller_r5_stack
stack32 caller_r6_stack
stack32 caller_r7_stack
stack32 caller_r8_stack
stack32 caller_r9_stack
stack32 caller_r10_stack
stack32 caller_r11_stack
stack32 caller_r14_stack
enter crypto_hashblocks_sha256_arm11_core
caller_r4_stack = caller_r4
caller_r5_stack = caller_r5
caller_r6_stack = caller_r6
caller_r7_stack = caller_r7
caller_r8_stack = caller_r8
caller_r9_stack = caller_r9
caller_r10_stack = caller_r10
caller_r11_stack = caller_r11
caller_r14_stack = caller_r14
bigendian
r0 = mem32[input_0 + 0]
r1 = mem32[input_0 + 4]
r2 = mem32[input_0 + 8]
r3 = mem32[input_0 + 12]
r4 = mem32[input_0 + 16]
r5 = mem32[input_0 + 20]
r6 = mem32[input_0 + 24]
r7 = mem32[input_0 + 28]
littleendian
s0_stack = r0
s1_stack = r1
s2_stack = r2
s3_stack = r3
s4_stack = r4
s5_stack = r5
s6_stack = r6
s7_stack = r7
state_stack = input_0
len_stack = input_2
mainloop:
len = len_stack
unsigned<? len -= 64
len_stack = len
goto end if unsigned<
bigendian
w0 = mem32[input_1 + 0]
w1 = mem32[input_1 + 4]
w2 = mem32[input_1 + 8]
w3 = mem32[input_1 + 12]
littleendian
w0_stack = w0
w1_stack = w1
w2_stack = w2
w3_stack = w3
bigendian
w4 = mem32[input_1 + 16]
w5 = mem32[input_1 + 20]
w6 = mem32[input_1 + 24]
w7 = mem32[input_1 + 28]
littleendian
w4_stack = w4
w5_stack = w5
w6_stack = w6
w7_stack = w7
bigendian
w8 = mem32[input_1 + 32]
w9 = mem32[input_1 + 36]
w10 = mem32[input_1 + 40]
w11 = mem32[input_1 + 44]
littleendian
w8_stack = w8
w9_stack = w9
w10_stack = w10
w11_stack = w11
bigendian
w12 = mem32[input_1 + 48]
w13 = mem32[input_1 + 52]
w14 = mem32[input_1 + 56]
w15 = mem32[input_1 + 60]
littleendian
w12_stack = w12
w13_stack = w13
w14_stack = w14
w15_stack = w15
w0 = w0_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 0]
t0 += w0
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w1 = w1_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 4]
t0 += w1
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w2 = w2_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 8]
t0 += w2
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w3 = w3_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 12]
t0 += w3
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w4 = w4_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 16]
t0 += w4
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w5 = w5_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 20]
t0 += w5
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w6 = w6_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 24]
t0 += w6
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w7 = w7_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 28]
t0 += w7
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
w8 = w8_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 32]
t0 += w8
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w9 = w9_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 36]
t0 += w9
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w10 = w10_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 40]
t0 += w10
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w11 = w11_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 44]
t0 += w11
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w12 = w12_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 48]
t0 += w12
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w13 = w13_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 52]
t0 += w13
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w14 = w14_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 56]
t0 += w14
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w15 = w15_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 60]
t0 += w15
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
r0_stack = r0
r1_stack = r1
r2_stack = r2
r3_stack = r3
r4_stack = r4
r5_stack = r5
r6_stack = r6
r7_stack = r7
w0 = w0_stack
w1 = w1_stack
w2 = w2_stack
w3 = w3_stack
w4 = w4_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w14 = w14_stack
w15 = w15_stack
w0 += w9
t0 = (w14 >>> 17)
t0 ^= (w14 >>> 19)
t0 ^= (w14 unsigned>> 10)
w0 += t0
t0 = (w1 >>> 7)
t0 ^= (w1 >>> 18)
t0 ^= (w1 unsigned>> 3)
w0 += t0
w1 += w10
t0 = (w15 >>> 17)
t0 ^= (w15 >>> 19)
t0 ^= (w15 unsigned>> 10)
w1 += t0
t0 = (w2 >>> 7)
t0 ^= (w2 >>> 18)
t0 ^= (w2 unsigned>> 3)
w1 += t0
w2 += w11
t0 = (w0 >>> 17)
t0 ^= (w0 >>> 19)
t0 ^= (w0 unsigned>> 10)
w2 += t0
t0 = (w3 >>> 7)
t0 ^= (w3 >>> 18)
t0 ^= (w3 unsigned>> 3)
w2 += t0
w3 += w12
t0 = (w1 >>> 17)
t0 ^= (w1 >>> 19)
t0 ^= (w1 unsigned>> 10)
w3 += t0
t0 = (w4 >>> 7)
t0 ^= (w4 >>> 18)
t0 ^= (w4 unsigned>> 3)
w3 += t0
w1_stack = w1
w9_stack = w9
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13 = w13_stack
w5 = w5_stack
w6 = w6_stack
w7 = w7_stack
w8 = w8_stack
w4 += w13
t0 = (w2 >>> 17)
t0 ^= (w2 >>> 19)
t0 ^= (w2 unsigned>> 10)
w4 += t0
t0 = (w5 >>> 7)
t0 ^= (w5 >>> 18)
t0 ^= (w5 unsigned>> 3)
w4 += t0
w5 += w14
t0 = (w3 >>> 17)
t0 ^= (w3 >>> 19)
t0 ^= (w3 unsigned>> 10)
w5 += t0
t0 = (w6 >>> 7)
t0 ^= (w6 >>> 18)
t0 ^= (w6 unsigned>> 3)
w5 += t0
w6 += w15
t0 = (w4 >>> 17)
t0 ^= (w4 >>> 19)
t0 ^= (w4 unsigned>> 10)
w6 += t0
t0 = (w7 >>> 7)
t0 ^= (w7 >>> 18)
t0 ^= (w7 unsigned>> 3)
w6 += t0
w7 += w0
t0 = (w5 >>> 17)
t0 ^= (w5 >>> 19)
t0 ^= (w5 unsigned>> 10)
w7 += t0
t0 = (w8 >>> 7)
t0 ^= (w8 >>> 18)
t0 ^= (w8 unsigned>> 3)
w7 += t0
w5_stack = w5
w13_stack = w13
w14_stack = w14
w15_stack = w15
w0_stack = w0
w1 = w1_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w8 += w1
t0 = (w6 >>> 17)
t0 ^= (w6 >>> 19)
t0 ^= (w6 unsigned>> 10)
w8 += t0
t0 = (w9 >>> 7)
t0 ^= (w9 >>> 18)
t0 ^= (w9 unsigned>> 3)
w8 += t0
w9 += w2
t0 = (w7 >>> 17)
t0 ^= (w7 >>> 19)
t0 ^= (w7 unsigned>> 10)
w9 += t0
t0 = (w10 >>> 7)
t0 ^= (w10 >>> 18)
t0 ^= (w10 unsigned>> 3)
w9 += t0
w10 += w3
t0 = (w8 >>> 17)
t0 ^= (w8 >>> 19)
t0 ^= (w8 unsigned>> 10)
w10 += t0
t0 = (w11 >>> 7)
t0 ^= (w11 >>> 18)
t0 ^= (w11 unsigned>> 3)
w10 += t0
w11 += w4
t0 = (w9 >>> 17)
t0 ^= (w9 >>> 19)
t0 ^= (w9 unsigned>> 10)
w11 += t0
t0 = (w12 >>> 7)
t0 ^= (w12 >>> 18)
t0 ^= (w12 unsigned>> 3)
w11 += t0
w9_stack = w9
w1_stack = w1
w2_stack = w2
w3_stack = w3
w4_stack = w4
w5 = w5_stack
w13 = w13_stack
w14 = w14_stack
w15 = w15_stack
w0 = w0_stack
w12 += w5
t0 = (w10 >>> 17)
t0 ^= (w10 >>> 19)
t0 ^= (w10 unsigned>> 10)
w12 += t0
t0 = (w13 >>> 7)
t0 ^= (w13 >>> 18)
t0 ^= (w13 unsigned>> 3)
w12 += t0
w13 += w6
t0 = (w11 >>> 17)
t0 ^= (w11 >>> 19)
t0 ^= (w11 unsigned>> 10)
w13 += t0
t0 = (w14 >>> 7)
t0 ^= (w14 >>> 18)
t0 ^= (w14 unsigned>> 3)
w13 += t0
w14 += w7
t0 = (w12 >>> 17)
t0 ^= (w12 >>> 19)
t0 ^= (w12 unsigned>> 10)
w14 += t0
t0 = (w15 >>> 7)
t0 ^= (w15 >>> 18)
t0 ^= (w15 unsigned>> 3)
w14 += t0
w15 += w8
t0 = (w13 >>> 17)
t0 ^= (w13 >>> 19)
t0 ^= (w13 unsigned>> 10)
w15 += t0
t0 = (w0 >>> 7)
t0 ^= (w0 >>> 18)
t0 ^= (w0 unsigned>> 3)
w15 += t0
w0_stack = w0
w5_stack = w5
w6_stack = w6
w7_stack = w7
w8_stack = w8
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13_stack = w13
w14_stack = w14
w15_stack = w15
r0 = r0_stack
r1 = r1_stack
r2 = r2_stack
r3 = r3_stack
r4 = r4_stack
r5 = r5_stack
r6 = r6_stack
r7 = r7_stack
w0 = w0_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 64]
t0 += w0
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w1 = w1_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 68]
t0 += w1
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w2 = w2_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 72]
t0 += w2
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w3 = w3_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 76]
t0 += w3
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w4 = w4_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 80]
t0 += w4
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w5 = w5_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 84]
t0 += w5
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w6 = w6_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 88]
t0 += w6
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w7 = w7_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 92]
t0 += w7
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
w8 = w8_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 96]
t0 += w8
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w9 = w9_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 100]
t0 += w9
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w10 = w10_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 104]
t0 += w10
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w11 = w11_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 108]
t0 += w11
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w12 = w12_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 112]
t0 += w12
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w13 = w13_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 116]
t0 += w13
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w14 = w14_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 120]
t0 += w14
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w15 = w15_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 124]
t0 += w15
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
r0_stack = r0
r1_stack = r1
r2_stack = r2
r3_stack = r3
r4_stack = r4
r5_stack = r5
r6_stack = r6
r7_stack = r7
w0 = w0_stack
w1 = w1_stack
w2 = w2_stack
w3 = w3_stack
w4 = w4_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w14 = w14_stack
w15 = w15_stack
w0 += w9
t0 = (w14 >>> 17)
t0 ^= (w14 >>> 19)
t0 ^= (w14 unsigned>> 10)
w0 += t0
t0 = (w1 >>> 7)
t0 ^= (w1 >>> 18)
t0 ^= (w1 unsigned>> 3)
w0 += t0
w1 += w10
t0 = (w15 >>> 17)
t0 ^= (w15 >>> 19)
t0 ^= (w15 unsigned>> 10)
w1 += t0
t0 = (w2 >>> 7)
t0 ^= (w2 >>> 18)
t0 ^= (w2 unsigned>> 3)
w1 += t0
w2 += w11
t0 = (w0 >>> 17)
t0 ^= (w0 >>> 19)
t0 ^= (w0 unsigned>> 10)
w2 += t0
t0 = (w3 >>> 7)
t0 ^= (w3 >>> 18)
t0 ^= (w3 unsigned>> 3)
w2 += t0
w3 += w12
t0 = (w1 >>> 17)
t0 ^= (w1 >>> 19)
t0 ^= (w1 unsigned>> 10)
w3 += t0
t0 = (w4 >>> 7)
t0 ^= (w4 >>> 18)
t0 ^= (w4 unsigned>> 3)
w3 += t0
w1_stack = w1
w9_stack = w9
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13 = w13_stack
w5 = w5_stack
w6 = w6_stack
w7 = w7_stack
w8 = w8_stack
w4 += w13
t0 = (w2 >>> 17)
t0 ^= (w2 >>> 19)
t0 ^= (w2 unsigned>> 10)
w4 += t0
t0 = (w5 >>> 7)
t0 ^= (w5 >>> 18)
t0 ^= (w5 unsigned>> 3)
w4 += t0
w5 += w14
t0 = (w3 >>> 17)
t0 ^= (w3 >>> 19)
t0 ^= (w3 unsigned>> 10)
w5 += t0
t0 = (w6 >>> 7)
t0 ^= (w6 >>> 18)
t0 ^= (w6 unsigned>> 3)
w5 += t0
w6 += w15
t0 = (w4 >>> 17)
t0 ^= (w4 >>> 19)
t0 ^= (w4 unsigned>> 10)
w6 += t0
t0 = (w7 >>> 7)
t0 ^= (w7 >>> 18)
t0 ^= (w7 unsigned>> 3)
w6 += t0
w7 += w0
t0 = (w5 >>> 17)
t0 ^= (w5 >>> 19)
t0 ^= (w5 unsigned>> 10)
w7 += t0
t0 = (w8 >>> 7)
t0 ^= (w8 >>> 18)
t0 ^= (w8 unsigned>> 3)
w7 += t0
w5_stack = w5
w13_stack = w13
w14_stack = w14
w15_stack = w15
w0_stack = w0
w1 = w1_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w8 += w1
t0 = (w6 >>> 17)
t0 ^= (w6 >>> 19)
t0 ^= (w6 unsigned>> 10)
w8 += t0
t0 = (w9 >>> 7)
t0 ^= (w9 >>> 18)
t0 ^= (w9 unsigned>> 3)
w8 += t0
w9 += w2
t0 = (w7 >>> 17)
t0 ^= (w7 >>> 19)
t0 ^= (w7 unsigned>> 10)
w9 += t0
t0 = (w10 >>> 7)
t0 ^= (w10 >>> 18)
t0 ^= (w10 unsigned>> 3)
w9 += t0
w10 += w3
t0 = (w8 >>> 17)
t0 ^= (w8 >>> 19)
t0 ^= (w8 unsigned>> 10)
w10 += t0
t0 = (w11 >>> 7)
t0 ^= (w11 >>> 18)
t0 ^= (w11 unsigned>> 3)
w10 += t0
w11 += w4
t0 = (w9 >>> 17)
t0 ^= (w9 >>> 19)
t0 ^= (w9 unsigned>> 10)
w11 += t0
t0 = (w12 >>> 7)
t0 ^= (w12 >>> 18)
t0 ^= (w12 unsigned>> 3)
w11 += t0
w9_stack = w9
w1_stack = w1
w2_stack = w2
w3_stack = w3
w4_stack = w4
w5 = w5_stack
w13 = w13_stack
w14 = w14_stack
w15 = w15_stack
w0 = w0_stack
w12 += w5
t0 = (w10 >>> 17)
t0 ^= (w10 >>> 19)
t0 ^= (w10 unsigned>> 10)
w12 += t0
t0 = (w13 >>> 7)
t0 ^= (w13 >>> 18)
t0 ^= (w13 unsigned>> 3)
w12 += t0
w13 += w6
t0 = (w11 >>> 17)
t0 ^= (w11 >>> 19)
t0 ^= (w11 unsigned>> 10)
w13 += t0
t0 = (w14 >>> 7)
t0 ^= (w14 >>> 18)
t0 ^= (w14 unsigned>> 3)
w13 += t0
w14 += w7
t0 = (w12 >>> 17)
t0 ^= (w12 >>> 19)
t0 ^= (w12 unsigned>> 10)
w14 += t0
t0 = (w15 >>> 7)
t0 ^= (w15 >>> 18)
t0 ^= (w15 unsigned>> 3)
w14 += t0
w15 += w8
t0 = (w13 >>> 17)
t0 ^= (w13 >>> 19)
t0 ^= (w13 unsigned>> 10)
w15 += t0
t0 = (w0 >>> 7)
t0 ^= (w0 >>> 18)
t0 ^= (w0 unsigned>> 3)
w15 += t0
w0_stack = w0
w5_stack = w5
w6_stack = w6
w7_stack = w7
w8_stack = w8
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13_stack = w13
w14_stack = w14
w15_stack = w15
r0 = r0_stack
r1 = r1_stack
r2 = r2_stack
r3 = r3_stack
r4 = r4_stack
r5 = r5_stack
r6 = r6_stack
r7 = r7_stack
w0 = w0_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 128]
t0 += w0
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w1 = w1_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 132]
t0 += w1
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w2 = w2_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 136]
t0 += w2
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w3 = w3_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 140]
t0 += w3
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w4 = w4_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 144]
t0 += w4
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w5 = w5_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 148]
t0 += w5
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w6 = w6_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 152]
t0 += w6
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w7 = w7_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 156]
t0 += w7
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
w8 = w8_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 160]
t0 += w8
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w9 = w9_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 164]
t0 += w9
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w10 = w10_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 168]
t0 += w10
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w11 = w11_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 172]
t0 += w11
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w12 = w12_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 176]
t0 += w12
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w13 = w13_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 180]
t0 += w13
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w14 = w14_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 184]
t0 += w14
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w15 = w15_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 188]
t0 += w15
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
r0_stack = r0
r1_stack = r1
r2_stack = r2
r3_stack = r3
r4_stack = r4
r5_stack = r5
r6_stack = r6
r7_stack = r7
w0 = w0_stack
w1 = w1_stack
w2 = w2_stack
w3 = w3_stack
w4 = w4_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w14 = w14_stack
w15 = w15_stack
w0 += w9
t0 = (w14 >>> 17)
t0 ^= (w14 >>> 19)
t0 ^= (w14 unsigned>> 10)
w0 += t0
t0 = (w1 >>> 7)
t0 ^= (w1 >>> 18)
t0 ^= (w1 unsigned>> 3)
w0 += t0
w1 += w10
t0 = (w15 >>> 17)
t0 ^= (w15 >>> 19)
t0 ^= (w15 unsigned>> 10)
w1 += t0
t0 = (w2 >>> 7)
t0 ^= (w2 >>> 18)
t0 ^= (w2 unsigned>> 3)
w1 += t0
w2 += w11
t0 = (w0 >>> 17)
t0 ^= (w0 >>> 19)
t0 ^= (w0 unsigned>> 10)
w2 += t0
t0 = (w3 >>> 7)
t0 ^= (w3 >>> 18)
t0 ^= (w3 unsigned>> 3)
w2 += t0
w3 += w12
t0 = (w1 >>> 17)
t0 ^= (w1 >>> 19)
t0 ^= (w1 unsigned>> 10)
w3 += t0
t0 = (w4 >>> 7)
t0 ^= (w4 >>> 18)
t0 ^= (w4 unsigned>> 3)
w3 += t0
w1_stack = w1
w9_stack = w9
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13 = w13_stack
w5 = w5_stack
w6 = w6_stack
w7 = w7_stack
w8 = w8_stack
w4 += w13
t0 = (w2 >>> 17)
t0 ^= (w2 >>> 19)
t0 ^= (w2 unsigned>> 10)
w4 += t0
t0 = (w5 >>> 7)
t0 ^= (w5 >>> 18)
t0 ^= (w5 unsigned>> 3)
w4 += t0
w5 += w14
t0 = (w3 >>> 17)
t0 ^= (w3 >>> 19)
t0 ^= (w3 unsigned>> 10)
w5 += t0
t0 = (w6 >>> 7)
t0 ^= (w6 >>> 18)
t0 ^= (w6 unsigned>> 3)
w5 += t0
w6 += w15
t0 = (w4 >>> 17)
t0 ^= (w4 >>> 19)
t0 ^= (w4 unsigned>> 10)
w6 += t0
t0 = (w7 >>> 7)
t0 ^= (w7 >>> 18)
t0 ^= (w7 unsigned>> 3)
w6 += t0
w7 += w0
t0 = (w5 >>> 17)
t0 ^= (w5 >>> 19)
t0 ^= (w5 unsigned>> 10)
w7 += t0
t0 = (w8 >>> 7)
t0 ^= (w8 >>> 18)
t0 ^= (w8 unsigned>> 3)
w7 += t0
w5_stack = w5
w13_stack = w13
w14_stack = w14
w15_stack = w15
w0_stack = w0
w1 = w1_stack
w9 = w9_stack
w10 = w10_stack
w11 = w11_stack
w12 = w12_stack
w8 += w1
t0 = (w6 >>> 17)
t0 ^= (w6 >>> 19)
t0 ^= (w6 unsigned>> 10)
w8 += t0
t0 = (w9 >>> 7)
t0 ^= (w9 >>> 18)
t0 ^= (w9 unsigned>> 3)
w8 += t0
w9 += w2
t0 = (w7 >>> 17)
t0 ^= (w7 >>> 19)
t0 ^= (w7 unsigned>> 10)
w9 += t0
t0 = (w10 >>> 7)
t0 ^= (w10 >>> 18)
t0 ^= (w10 unsigned>> 3)
w9 += t0
w10 += w3
t0 = (w8 >>> 17)
t0 ^= (w8 >>> 19)
t0 ^= (w8 unsigned>> 10)
w10 += t0
t0 = (w11 >>> 7)
t0 ^= (w11 >>> 18)
t0 ^= (w11 unsigned>> 3)
w10 += t0
w11 += w4
t0 = (w9 >>> 17)
t0 ^= (w9 >>> 19)
t0 ^= (w9 unsigned>> 10)
w11 += t0
t0 = (w12 >>> 7)
t0 ^= (w12 >>> 18)
t0 ^= (w12 unsigned>> 3)
w11 += t0
w9_stack = w9
w1_stack = w1
w2_stack = w2
w3_stack = w3
w4_stack = w4
w5 = w5_stack
w13 = w13_stack
w14 = w14_stack
w15 = w15_stack
w0 = w0_stack
w12 += w5
t0 = (w10 >>> 17)
t0 ^= (w10 >>> 19)
t0 ^= (w10 unsigned>> 10)
w12 += t0
t0 = (w13 >>> 7)
t0 ^= (w13 >>> 18)
t0 ^= (w13 unsigned>> 3)
w12 += t0
w13 += w6
t0 = (w11 >>> 17)
t0 ^= (w11 >>> 19)
t0 ^= (w11 unsigned>> 10)
w13 += t0
t0 = (w14 >>> 7)
t0 ^= (w14 >>> 18)
t0 ^= (w14 unsigned>> 3)
w13 += t0
w14 += w7
t0 = (w12 >>> 17)
t0 ^= (w12 >>> 19)
t0 ^= (w12 unsigned>> 10)
w14 += t0
t0 = (w15 >>> 7)
t0 ^= (w15 >>> 18)
t0 ^= (w15 unsigned>> 3)
w14 += t0
w15 += w8
t0 = (w13 >>> 17)
t0 ^= (w13 >>> 19)
t0 ^= (w13 unsigned>> 10)
w15 += t0
t0 = (w0 >>> 7)
t0 ^= (w0 >>> 18)
t0 ^= (w0 unsigned>> 3)
w15 += t0
w0_stack = w0
w5_stack = w5
w6_stack = w6
w7_stack = w7
w8_stack = w8
w10_stack = w10
w11_stack = w11
w12_stack = w12
w13_stack = w13
w14_stack = w14
w15_stack = w15
r0 = r0_stack
r1 = r1_stack
r2 = r2_stack
r3 = r3_stack
r4 = r4_stack
r5 = r5_stack
r6 = r6_stack
r7 = r7_stack
w0 = w0_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 192]
t0 += w0
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w1 = w1_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 196]
t0 += w1
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w2 = w2_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 200]
t0 += w2
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w3 = w3_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 204]
t0 += w3
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w4 = w4_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 208]
t0 += w4
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w5 = w5_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 212]
t0 += w5
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w6 = w6_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 216]
t0 += w6
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w7 = w7_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 220]
t0 += w7
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
w8 = w8_stack
t0 = r4 & r5
t1 = r6 & ~r4
t0 ^= t1
t1 = r4 ^ (r4 >>> 5)
t1 ^= (r4 >>> 19)
t2 = mem32[input_3 + 224]
t0 += w8
t0 += (t1 >>> 6)
t0 += t2
r7 += t0
r3 += r7
t0 = r0 & r1
t2 = r0 & r2
t0 ^= t2
t2 = r1 & r2
t3 = r0 ^ (r0 >>> 11)
t3 ^= (r0 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r7 += t0
w9 = w9_stack
t0 = r3 & r4
t1 = r5 & ~r3
t0 ^= t1
t1 = r3 ^ (r3 >>> 5)
t1 ^= (r3 >>> 19)
t2 = mem32[input_3 + 228]
t0 += w9
t0 += (t1 >>> 6)
t0 += t2
r6 += t0
r2 += r6
t0 = r7 & r0
t2 = r7 & r1
t0 ^= t2
t2 = r0 & r1
t3 = r7 ^ (r7 >>> 11)
t3 ^= (r7 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r6 += t0
w10 = w10_stack
t0 = r2 & r3
t1 = r4 & ~r2
t0 ^= t1
t1 = r2 ^ (r2 >>> 5)
t1 ^= (r2 >>> 19)
t2 = mem32[input_3 + 232]
t0 += w10
t0 += (t1 >>> 6)
t0 += t2
r5 += t0
r1 += r5
t0 = r6 & r7
t2 = r6 & r0
t0 ^= t2
t2 = r7 & r0
t3 = r6 ^ (r6 >>> 11)
t3 ^= (r6 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r5 += t0
w11 = w11_stack
t0 = r1 & r2
t1 = r3 & ~r1
t0 ^= t1
t1 = r1 ^ (r1 >>> 5)
t1 ^= (r1 >>> 19)
t2 = mem32[input_3 + 236]
t0 += w11
t0 += (t1 >>> 6)
t0 += t2
r4 += t0
r0 += r4
t0 = r5 & r6
t2 = r5 & r7
t0 ^= t2
t2 = r6 & r7
t3 = r5 ^ (r5 >>> 11)
t3 ^= (r5 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r4 += t0
w12 = w12_stack
t0 = r0 & r1
t1 = r2 & ~r0
t0 ^= t1
t1 = r0 ^ (r0 >>> 5)
t1 ^= (r0 >>> 19)
t2 = mem32[input_3 + 240]
t0 += w12
t0 += (t1 >>> 6)
t0 += t2
r3 += t0
r7 += r3
t0 = r4 & r5
t2 = r4 & r6
t0 ^= t2
t2 = r5 & r6
t3 = r4 ^ (r4 >>> 11)
t3 ^= (r4 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r3 += t0
w13 = w13_stack
t0 = r7 & r0
t1 = r1 & ~r7
t0 ^= t1
t1 = r7 ^ (r7 >>> 5)
t1 ^= (r7 >>> 19)
t2 = mem32[input_3 + 244]
t0 += w13
t0 += (t1 >>> 6)
t0 += t2
r2 += t0
r6 += r2
t0 = r3 & r4
t2 = r3 & r5
t0 ^= t2
t2 = r4 & r5
t3 = r3 ^ (r3 >>> 11)
t3 ^= (r3 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r2 += t0
w14 = w14_stack
t0 = r6 & r7
t1 = r0 & ~r6
t0 ^= t1
t1 = r6 ^ (r6 >>> 5)
t1 ^= (r6 >>> 19)
t2 = mem32[input_3 + 248]
t0 += w14
t0 += (t1 >>> 6)
t0 += t2
r1 += t0
r5 += r1
t0 = r2 & r3
t2 = r2 & r4
t0 ^= t2
t2 = r3 & r4
t3 = r2 ^ (r2 >>> 11)
t3 ^= (r2 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r1 += t0
w15 = w15_stack
t0 = r5 & r6
t1 = r7 & ~r5
t0 ^= t1
t1 = r5 ^ (r5 >>> 5)
t1 ^= (r5 >>> 19)
t2 = mem32[input_3 + 252]
t0 += w15
t0 += (t1 >>> 6)
t0 += t2
r0 += t0
r4 += r0
t0 = r1 & r2
t2 = r1 & r3
t0 ^= t2
t2 = r2 & r3
t3 = r1 ^ (r1 >>> 11)
t3 ^= (r1 >>> 20)
t0 ^= t2
t0 += (t3 >>> 2)
r0 += t0
s0 = s0_stack
s1 = s1_stack
r0 += s0
r1 += s1
s0_stack = r0
s1_stack = r1
s2 = s2_stack
s3 = s3_stack
r2 += s2
r3 += s3
s2_stack = r2
s3_stack = r3
s4 = s4_stack
s5 = s5_stack
r4 += s4
r5 += s5
s4_stack = r4
s5_stack = r5
s6 = s6_stack
s7 = s7_stack
input_1 += 64
r6 += s6
r7 += s7
s6_stack = r6
s7_stack = r7
goto mainloop
end:
t0 = state_stack
bigendian
mem32[t0 + 0] = r0
mem32[t0 + 4] = r1
mem32[t0 + 8] = r2
mem32[t0 + 12] = r3
mem32[t0 + 16] = r4
mem32[t0 + 20] = r5
mem32[t0 + 24] = r6
mem32[t0 + 28] = r7
littleendian
caller_r4 = caller_r4_stack
caller_r5 = caller_r5_stack
caller_r6 = caller_r6_stack
caller_r7 = caller_r7_stack
caller_r8 = caller_r8_stack
caller_r9 = caller_r9_stack
caller_r10 = caller_r10_stack
caller_r11 = caller_r11_stack
caller_r14 = caller_r14_stack
return
