# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_whole_syst_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst.psp.
new_impl -name lab10_whole_syst_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s50tq144".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_arbiter_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/decode_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab6_decode_pipeline_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/exe_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd" ...
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:52:40
# Info: [44512]: Initializing...
# Info: [44522]: Root Module CAD_lib.lab10_whole_syst(struct): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_arbiter(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab5_rv32i_decoder(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.decode_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Pre-processing...
# Info: [44506]: Module CAD_lib.func_reg(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.exe_proc(behav): Pre-processing...
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Warning: [45531]: ".\auxi\packages\IEEE\IEEE_2008\numeric_std.vhdl", line 1128: Incorrect usage of built-in pragma inside function TO_INTEGER.
# Info: [44506]: Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_mem_stage_proc(behav): Pre-processing...
# Info: [44506]: Module CAD_lib.lab8_writeback(mixed): Pre-processing...
# Info: [44506]: Module CAD_lib.lab9_reg_tracker(behav): Pre-processing...
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab3_fetch_behave.vhd", line 28: signal internal_pc has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 27: signal bits_check has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/exe_proc_behav.vhd", line 28: signal data_bit has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_struc.vhd", line 39: signal wire_Data_to_wback has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 17: Input port DataOut has never been used.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 19: Output port MemSyst_Dout has never been assigned a value.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 19: Output port MemSyst_Addr has never been assigned a value.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 20: Output port MemSyst_read has never been assigned a value.
# Warning: [45731]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 20: Output port MemSyst_we has never been assigned a value.
# Warning: [45730]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 27: signal wire_MemSyst_DataOut[31:0] has no drivers, will be treated as don't care.
# Warning: [45730]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 29: signal wire_Fetch_addr_to_arb[31:0] has no drivers, will be treated as don't care.
# Warning: [45730]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 30: signal wire_Fetch_r has no drivers, will be treated as don't care.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 31: signal wire_arb_out_to_MemSyst has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 31: signal wire_arb_addr_to_MemSyst has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 34: signal wire_fetch_read_MemSyst has never been used.
# Warning: [45730]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 38: signal wire_DataA[31:0] has no drivers, will be treated as don't care.
# Warning: [45730]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 38: signal wire_DataB[31:0] has no drivers, will be treated as don't care.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 45: signal wire_EXE_Jaddr has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 46: signal wire_overf_junk has never been used.
# Warning: [45729]: "C:/HDS/CAD/CAD_lib/hdl/lab10_whole_syst_struct.vhd", line 53: signal wire_wback_Dout_to_tracker has never been used.
# Info: [44508]: Module CAD_lib.lab8_arbiter(behav): Compiling...
# Warning: [45784]: "C:/HDS/CAD/CAD_lib/hdl/lab8_arbiter_behav.vhd", line 28: Module CAD_lib.lab8_arbiter(behav), Net(s) Fetch_addr[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module CAD_lib.lab3_fetch(behave){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab5_rv32i_decoder(behav): Compiling...
# Info: [44508]: Module CAD_lib.decode_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab6_decode_pipeline(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.reg(mixed){generic map (width => 5)}: Compiling...
# Info: [44508]: Module CAD_lib.func_reg(behav): Compiling...
# Info: [44508]: Module CAD_lib.exe_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab7_exe(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab8_mem_stage_proc(behav): Compiling...
# Info: [44508]: Module CAD_lib.lab8_mem_stage_struc(struc){generic map (width => 32)}: Compiling...
# Info: [44508]: Module CAD_lib.lab8_writeback(mixed): Compiling...
# Info: [44508]: Module CAD_lib.lab9_reg_tracker(behav): Compiling...
# Warning: [45784]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 30: Module CAD_lib.lab9_reg_tracker(behav), Net(s) tracker[31:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 27: Initial value for tracker[31:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "C:/HDS/CAD/CAD_lib/hdl/lab9_reg_tracker_behav.vhd", line 30: Initial value for stall_flag is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44523]: Root Module CAD_lib.lab10_whole_syst(struct): Compiling...
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab5_rv32i_decoder_behav.vhd", line 175: Inferred rom instance 'rtlcI4' of type 'rom_2_7_128_40'.
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 79: The driving logic for the net r has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 80: The driving logic for the net w has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: The driving logic for the net stall has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_mem_stage_proc_behav.vhd", line 77: Inferred rom instance 'rtlcI5' of type 'rom_3_6_64_41'.
# Info: [45307]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd", line 60: The driving logic for the net w has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45252]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd", line 60: Inferred rom instance 'rtlcI6' of type 'rom_1_6_64_42'.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[0]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[1]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[2]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[3]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[4]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[5]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[6]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[7]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[8]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[9]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[10]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[11]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[12]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[13]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[14]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[15]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[16]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[17]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[18]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[19]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[20]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[21]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[22]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[23]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[24]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[25]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[26]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[27]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[28]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[29]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[30]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) MemSyst_Din[31]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[0]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[1]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[2]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[3]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[4]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[5]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[6]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[7]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[8]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[9]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[10]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[11]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[12]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[13]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[14]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[15]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[16]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[17]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[18]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[19]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[20]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[21]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[22]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[23]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[24]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[25]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[26]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[27]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[28]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[29]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[30]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_addr[31]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance arb, Net(s) Fetch_r: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[0]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[1]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[2]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[3]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[4]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[5]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[6]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[7]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[8]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[9]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[10]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[11]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[12]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[13]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[14]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[15]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[16]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[17]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[18]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[19]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[20]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[21]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[22]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[23]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[24]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[25]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[26]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[27]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[28]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[29]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[30]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataA[31]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[0]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[1]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[2]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[3]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[4]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[5]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[6]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[7]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[8]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[9]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[10]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[11]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[12]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[13]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[14]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[15]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[16]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[17]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[18]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[19]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[20]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[21]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[22]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[23]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[24]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[25]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[26]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[27]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[28]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[29]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[30]: This input has no drivers, driving zero.
# Warning: [45438]: Module CAD_lib.lab10_whole_syst(struct), Instance dec, Net(s) DataB[31]: This input has no drivers, driving zero.
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 1568.
# Info: [44835]: Total CPU time for compilation: 2.9 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1.
# Info: [15332]: Doing rtl optimizations.
# Info: [665]: Finished compiling design.
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1.
# Info: [15002]: Optimizing design view:.cad_lib.lab10_whole_syst.struct
# Warning: [1621]: Port MemSyst_Dout(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(8) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(9) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(10) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(11) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(12) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(13) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(14) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(15) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(16) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(17) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(18) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(19) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(20) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(21) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(22) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(23) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(24) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(25) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(26) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(27) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(28) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(29) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(30) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Dout(31) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(0) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(1) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(2) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(3) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(4) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(5) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(6) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(7) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(8) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(9) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(10) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(11) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(12) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(13) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(14) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(15) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(16) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(17) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(18) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(19) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(20) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(21) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(22) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(23) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(24) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(25) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(26) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(27) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(28) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(29) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(30) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_Addr(31) is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_read is connected to a disabled tristate, possibly unconnected Port in design.
# Warning: [1621]: Port MemSyst_we is connected to a disabled tristate, possibly unconnected Port in design.
# Info: [8010]: Gated clock transformations: Begin...
# Info: [8010]: Gated clock transformations: End...
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/lab10_whole_syst.edf.
# Info: [3027]: Writing file: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/lab10_whole_syst.ucf.
# Info: ***********************************************
# Info: Device Utilization for 3S50tq144
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               100     97      103.09%
# Info: Global Buffers                    0       8         0.00%
# Info: LUTs                              0       1536      0.00%
# Info: CLB Slices                        0       768       0.00%
# Info: Dffs or Latches                   0       1827      0.00%
# Info: Block RAMs                        0       4         0.00%
# Info: Block Multipliers                 0       4         0.00%
# Info: Block Multiplier Dffs             0       144       0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device 3S200ft256
# Info: ***********************************************
# Info: [665]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab10_whole_syst_impl_1.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab10_whole_syst_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst_impl_2.
# Info: [9557]: Created implementation lab10_whole_syst_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab10_whole_syst/lab10_whole_syst.psp.
