// Seed: 4004365999
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  assign id_3 = -1'b0;
  wire id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wand id_2,
    input supply0 id_3,
    input logic id_4,
    input tri1 id_5,
    input tri id_6,
    input wire id_7,
    output logic id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    input tri0 id_12,
    output uwire id_13,
    output tri0 id_14,
    input wor id_15
);
  wire id_17;
  always id_8 = 1;
  wire id_18;
  id_19(
      -1'b0, 1
  );
  module_0 modCall_1 (
      id_18,
      id_17,
      id_17
  );
  wire id_20;
  wire id_21;
  always id_8 <= id_4;
endmodule
