{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 02 09:52:28 2021 " "Info: Processing started: Fri Apr 02 09:52:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MC -c MC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MC -c MC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dcoder3_8-rtl " "Info: Found design unit 1: dcoder3_8-rtl" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dcoder3_8 " "Info: Found entity 1: dcoder3_8" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshi1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshi1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 xianshi1 " "Info: Found entity 1: xianshi1" {  } { { "xianshi1.bdf" "" { Schematic "E:/quartus sy/MC/xianshi1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rom/rom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rom/rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Info: Found design unit 1: rom-SYN" {  } { { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Info: Found entity 1: rom" {  } { { "../rom/rom.vhd" "" { Text "E:/quartus sy/rom/rom.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ccq/sw_pc_ar.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ccq/sw_pc_ar.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sw_pc_ar-rtl " "Info: Found design unit 1: sw_pc_ar-rtl" {  } { { "../ccq/sw_pc_ar.vhd" "" { Text "E:/quartus sy/ccq/sw_pc_ar.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sw_pc_ar " "Info: Found entity 1: sw_pc_ar" {  } { { "../ccq/sw_pc_ar.vhd" "" { Text "E:/quartus sy/ccq/sw_pc_ar.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ccq/ccq.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../ccq/ccq.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ccq " "Info: Found entity 1: ccq" {  } { { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../ysq/ysq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../ysq/ysq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ysq-rtl " "Info: Found design unit 1: ysq-rtl" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ysq " "Info: Found entity 1: ysq" {  } { { "../ysq/ysq.vhd" "" { Text "E:/quartus sy/ysq/ysq.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sxdl/sxdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../sxdl/sxdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sxdl-BEHAVIOR " "Info: Found design unit 1: sxdl-BEHAVIOR" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sxdl " "Info: Found entity 1: sxdl" {  } { { "../sxdl/sxdl.vhd" "" { Text "E:/quartus sy/sxdl/sxdl.vhd" 21 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../sxdl/KZQ.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../sxdl/KZQ.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KZQ " "Info: Found entity 1: KZQ" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../SJTL/SJTL.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../SJTL/SJTL.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SJTL " "Info: Found entity 1: SJTL" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MC.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file MC.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MC " "Info: Found entity 1: MC" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MC " "Info: Elaborating entity \"MC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KZQ KZQ:inst1 " "Info: Elaborating entity \"KZQ\" for hierarchy \"KZQ:inst1\"" {  } { { "MC.bdf" "inst1" { Schematic "E:/quartus sy/MC/MC.bdf" { { 144 512 648 720 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sxdl KZQ:inst1\|sxdl:inst9 " "Info: Elaborating entity \"sxdl\" for hierarchy \"KZQ:inst1\|sxdl:inst9\"" {  } { { "../sxdl/KZQ.bdf" "inst9" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 488 560 656 616 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 KZQ:inst1\|7474:inst1 " "Info: Elaborating entity \"7474\" for hierarchy \"KZQ:inst1\|7474:inst1\"" {  } { { "../sxdl/KZQ.bdf" "inst1" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -48 352 472 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KZQ:inst1\|7474:inst1 " "Info: Elaborated megafunction instantiation \"KZQ:inst1\|7474:inst1\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { -48 352 472 112 "inst1" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom KZQ:inst1\|rom:inst5 " "Info: Elaborating entity \"rom\" for hierarchy \"KZQ:inst1\|rom:inst5\"" {  } { { "../sxdl/KZQ.bdf" "inst5" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 200 704 856 296 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 KZQ:inst1\|74244:inst4 " "Info: Elaborating entity \"74244\" for hierarchy \"KZQ:inst1\|74244:inst4\"" {  } { { "../sxdl/KZQ.bdf" "inst4" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 136 536 640 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KZQ:inst1\|74244:inst4 " "Info: Elaborated megafunction instantiation \"KZQ:inst1\|74244:inst4\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 136 536 640 328 "inst4" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 KZQ:inst1\|74273:inst8 " "Info: Elaborating entity \"74273\" for hierarchy \"KZQ:inst1\|74273:inst8\"" {  } { { "../sxdl/KZQ.bdf" "inst8" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 312 952 1072 504 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KZQ:inst1\|74273:inst8 " "Info: Elaborated megafunction instantiation \"KZQ:inst1\|74273:inst8\"" {  } { { "../sxdl/KZQ.bdf" "" { Schematic "E:/quartus sy/sxdl/KZQ.bdf" { { 312 952 1072 504 "inst8" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SJTL SJTL:inst " "Info: Elaborating entity \"SJTL\" for hierarchy \"SJTL:inst\"" {  } { { "MC.bdf" "inst" { Schematic "E:/quartus sy/MC/MC.bdf" { { 336 816 1008 560 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK 74161 inst2 " "Warning: Port \"CLK\" of type 74161 and instance \"inst2\" is missing source signal" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 280 968 1088 464 "inst2" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK 74161 inst3 " "Warning: Port \"CLK\" of type 74161 and instance \"inst3\" is missing source signal" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 464 968 1088 648 "inst3" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ENCDU " "Warning: Pin \"ENCDU\" not connected" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 424 704 872 440 "ENCDU" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CLRCDU " "Warning: Pin \"CLRCDU\" not connected" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 392 704 872 408 "CLRCDU" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "CLKCDU " "Warning: Pin \"CLKCDU\" not connected" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 456 704 872 472 "CLKCDU" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccq SJTL:inst\|ccq:inst1 " "Info: Elaborating entity \"ccq\" for hierarchy \"SJTL:inst\|ccq:inst1\"" {  } { { "../SJTL/SJTL.bdf" "inst1" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 224 496 656 480 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_pc_ar SJTL:inst\|ccq:inst1\|sw_pc_ar:inst4 " "Info: Elaborating entity \"sw_pc_ar\" for hierarchy \"SJTL:inst\|ccq:inst1\|sw_pc_ar:inst4\"" {  } { { "../ccq/ccq.bdf" "inst4" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 216 528 688 408 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\"" {  } { { "../ccq/ccq.bdf" "inst" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 224 800 928 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\"" {  } { { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 224 800 928 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst " "Info: Instantiated megafunction \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE E:/quartus sy/MC/MC.mif " "Info: Parameter \"LPM_FILE\" = \"E:/quartus sy/MC/MC.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 224 800 928 352 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices " "Warning: Assertion warning: altram does not support Cyclone II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone II devices" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 208 800 928 336 "inst" "" } } } } { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 224 496 648 480 "inst1" "" } } } } { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 336 888 1048 528 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 224 800 928 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "../ccq/ccq.bdf" "" { Schematic "E:/quartus sy/ccq/ccq.bdf" { { 224 800 928 352 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3qa1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3qa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3qa1 " "Info: Found entity 1: altsyncram_3qa1" {  } { { "db/altsyncram_3qa1.tdf" "" { Text "E:/quartus sy/MC/db/altsyncram_3qa1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3qa1 SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_3qa1:auto_generated " "Info: Elaborating entity \"altsyncram_3qa1\" for hierarchy \"SJTL:inst\|ccq:inst1\|LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_3qa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/90sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ysq SJTL:inst\|ysq:inst " "Info: Elaborating entity \"ysq\" for hierarchy \"SJTL:inst\|ysq:inst\"" {  } { { "../SJTL/SJTL.bdf" "inst" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 224 240 376 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 SJTL:inst\|74161:inst2 " "Info: Elaborating entity \"74161\" for hierarchy \"SJTL:inst\|74161:inst2\"" {  } { { "../SJTL/SJTL.bdf" "inst2" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 280 968 1088 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SJTL:inst\|74161:inst2 " "Info: Elaborated megafunction instantiation \"SJTL:inst\|74161:inst2\"" {  } { { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 280 968 1088 464 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 SJTL:inst\|74161:inst2\|f74161:sub " "Info: Elaborating entity \"f74161\" for hierarchy \"SJTL:inst\|74161:inst2\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "SJTL:inst\|74161:inst2\|f74161:sub SJTL:inst\|74161:inst2 " "Info: Elaborated megafunction instantiation \"SJTL:inst\|74161:inst2\|f74161:sub\", which is child of megafunction instantiation \"SJTL:inst\|74161:inst2\"" {  } { { "74161.tdf" "" { Text "c:/altera/90sp1/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "../SJTL/SJTL.bdf" "" { Schematic "E:/quartus sy/SJTL/SJTL.bdf" { { 280 968 1088 464 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xianshi1 xianshi1:inst3 " "Info: Elaborating entity \"xianshi1\" for hierarchy \"xianshi1:inst3\"" {  } { { "MC.bdf" "inst3" { Schematic "E:/quartus sy/MC/MC.bdf" { { 336 1128 1296 528 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcoder3_8 xianshi1:inst3\|dcoder3_8:inst1 " "Info: Elaborating entity \"dcoder3_8\" for hierarchy \"xianshi1:inst3\|dcoder3_8:inst1\"" {  } { { "xianshi1.bdf" "inst1" { Schematic "E:/quartus sy/MC/xianshi1.bdf" { { 88 552 696 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bsg decoder3_8.vhd(10) " "Warning (10631): VHDL Process Statement warning at decoder3_8.vhd(10): inferring latch(es) for signal or variable \"bsg\", which holds its previous value in one or more paths through the process" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[0\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[0\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[1\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[1\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[2\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[2\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[3\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[3\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[4\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[4\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[5\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[5\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[6\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[6\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bsg\[7\] decoder3_8.vhd(10) " "Info (10041): Inferred latch for \"bsg\[7\]\" at decoder3_8.vhd(10)" {  } { { "decoder3_8.vhd" "" { Text "E:/quartus sy/MC/decoder3_8.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count8.bdf 1 1 " "Warning: Using design file count8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 count8 " "Info: Found entity 1: count8" {  } { { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count8 xianshi1:inst3\|count8:inst " "Info: Elaborating entity \"count8\" for hierarchy \"xianshi1:inst3\|count8:inst\"" {  } { { "xianshi1.bdf" "inst" { Schematic "E:/quartus sy/MC/xianshi1.bdf" { { 88 288 400 184 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 xianshi1:inst3\|count8:inst\|74161:inst " "Info: Elaborating entity \"74161\" for hierarchy \"xianshi1:inst3\|count8:inst\|74161:inst\"" {  } { { "count8.bdf" "inst" { Schematic "E:/quartus sy/MC/count8.bdf" { { 104 384 504 288 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "xianshi1:inst3\|count8:inst\|74161:inst " "Info: Elaborated megafunction instantiation \"xianshi1:inst3\|count8:inst\|74161:inst\"" {  } { { "count8.bdf" "" { Schematic "E:/quartus sy/MC/count8.bdf" { { 104 384 504 288 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "new_yima.vhd 2 1 " "Warning: Using design file new_yima.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_yima-rtl " "Info: Found design unit 1: new_yima-rtl" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 new_yima " "Info: Found entity 1: new_yima" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_yima xianshi1:inst3\|new_yima:inst2 " "Info: Elaborating entity \"new_yima\" for hierarchy \"xianshi1:inst3\|new_yima:inst2\"" {  } { { "xianshi1.bdf" "inst2" { Schematic "E:/quartus sy/MC/xianshi1.bdf" { { 280 560 688 376 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dx new_yima.vhd(9) " "Warning (10631): VHDL Process Statement warning at new_yima.vhd(9): inferring latch(es) for signal or variable \"dx\", which holds its previous value in one or more paths through the process" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[0\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[0\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[1\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[1\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[2\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[2\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[3\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[3\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[4\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[4\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[5\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[5\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dx\[6\] new_yima.vhd(9) " "Info (10041): Inferred latch for \"dx\[6\]\" at new_yima.vhd(9)" {  } { { "new_yima.vhd" "" { Text "E:/quartus sy/MC/new_yima.vhd" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux4_8_1.vhd 2 1 " "Warning: Using design file mux4_8_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_8_1-rtl " "Info: Found design unit 1: mux4_8_1-rtl" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux4_8_1 " "Info: Found entity 1: mux4_8_1" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_8_1 xianshi1:inst3\|mux4_8_1:inst3 " "Info: Elaborating entity \"mux4_8_1\" for hierarchy \"xianshi1:inst3\|mux4_8_1:inst3\"" {  } { { "xianshi1.bdf" "inst3" { Schematic "E:/quartus sy/MC/xianshi1.bdf" { { 280 288 432 472 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[0\] mux4_8_1.vhd(10) " "Info (10041): Inferred latch for \"dout\[0\]\" at mux4_8_1.vhd(10)" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[1\] mux4_8_1.vhd(10) " "Info (10041): Inferred latch for \"dout\[1\]\" at mux4_8_1.vhd(10)" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[2\] mux4_8_1.vhd(10) " "Info (10041): Inferred latch for \"dout\[2\]\" at mux4_8_1.vhd(10)" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dout\[3\] mux4_8_1.vhd(10) " "Info (10041): Inferred latch for \"dout\[3\]\" at mux4_8_1.vhd(10)" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "2 " "Info: Ignored 2 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_CARRY" "2 " "Info: Ignored 2 CARRY buffer(s)" {  } {  } 0 0 "Ignored %1!d! CARRY buffer(s)" 0 0 "" 0 -1}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "KZQ:inst1\|74244:inst4\|36 " "Warning: Converted tri-state buffer \"KZQ:inst1\|74244:inst4\|36\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 288 296 344 320 "36" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "KZQ:inst1\|74244:inst4\|1 " "Warning: Converted tri-state buffer \"KZQ:inst1\|74244:inst4\|1\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 64 296 344 96 "1" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "KZQ:inst1\|74244:inst4\|6 " "Warning: Converted tri-state buffer \"KZQ:inst1\|74244:inst4\|6\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 112 296 344 144 "6" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "KZQ:inst1\|74244:inst4\|10 " "Warning: Converted tri-state buffer \"KZQ:inst1\|74244:inst4\|10\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 160 296 344 192 "10" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "KZQ:inst1\|74244:inst4\|11 " "Warning: Converted tri-state buffer \"KZQ:inst1\|74244:inst4\|11\" feeding internal logic into a wire" {  } { { "74244.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/74244.bdf" { { 208 296 344 240 "11" "" } } } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xianshi1:inst3\|mux4_8_1:inst3\|dout\[1\] " "Warning: LATCH primitive \"xianshi1:inst3\|mux4_8_1:inst3\|dout\[1\]\" is permanently enabled" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xianshi1:inst3\|mux4_8_1:inst3\|dout\[0\] " "Warning: LATCH primitive \"xianshi1:inst3\|mux4_8_1:inst3\|dout\[0\]\" is permanently enabled" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xianshi1:inst3\|mux4_8_1:inst3\|dout\[2\] " "Warning: LATCH primitive \"xianshi1:inst3\|mux4_8_1:inst3\|dout\[2\]\" is permanently enabled" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\] " "Warning: LATCH primitive \"xianshi1:inst3\|mux4_8_1:inst3\|dout\[3\]\" is permanently enabled" {  } { { "mux4_8_1.vhd" "" { Text "E:/quartus sy/MC/mux4_8_1.vhd" 10 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "KZQ:inst1\|7474:inst1\|9 KZQ:inst1\|7474:inst1\|9~_emulated KZQ:inst1\|7474:inst1\|9~latch " "Warning (13310): Register \"KZQ:inst1\|7474:inst1\|9\" is converted into an equivalent circuit using register \"KZQ:inst1\|7474:inst1\|9~_emulated\" and latch \"KZQ:inst1\|7474:inst1\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "KZQ:inst1\|7474:inst1\|10 KZQ:inst1\|7474:inst1\|10~_emulated KZQ:inst1\|7474:inst1\|10~latch " "Warning (13310): Register \"KZQ:inst1\|7474:inst1\|10\" is converted into an equivalent circuit using register \"KZQ:inst1\|7474:inst1\|10~_emulated\" and latch \"KZQ:inst1\|7474:inst1\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "KZQ:inst1\|7474:inst2\|9 KZQ:inst1\|7474:inst2\|9~_emulated KZQ:inst1\|7474:inst2\|9~latch " "Warning (13310): Register \"KZQ:inst1\|7474:inst2\|9\" is converted into an equivalent circuit using register \"KZQ:inst1\|7474:inst2\|9~_emulated\" and latch \"KZQ:inst1\|7474:inst2\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "KZQ:inst1\|7474:inst2\|10 KZQ:inst1\|7474:inst2\|10~_emulated KZQ:inst1\|7474:inst2\|10~latch " "Warning (13310): Register \"KZQ:inst1\|7474:inst2\|10\" is converted into an equivalent circuit using register \"KZQ:inst1\|7474:inst2\|10~_emulated\" and latch \"KZQ:inst1\|7474:inst2\|10~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "KZQ:inst1\|7474:inst3\|9 KZQ:inst1\|7474:inst3\|9~_emulated KZQ:inst1\|7474:inst3\|9~latch " "Warning (13310): Register \"KZQ:inst1\|7474:inst3\|9\" is converted into an equivalent circuit using register \"KZQ:inst1\|7474:inst3\|9~_emulated\" and latch \"KZQ:inst1\|7474:inst3\|9~latch\"" {  } { { "7474.bdf" "" { Schematic "c:/altera/90sp1/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLRCDU " "Warning (15610): No output dependent on input pin \"CLRCDU\"" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 512 232 400 528 "CLRCDU" "" } { 504 400 464 520 "CLRCDU" "" } { 480 728 816 496 "CLRCDU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENCDU " "Warning (15610): No output dependent on input pin \"ENCDU\"" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 488 232 400 504 "ENCDU" "" } { 480 400 464 496 "ENCDU" "" } { 496 728 816 512 "ENCDU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLKCDU " "Warning (15610): No output dependent on input pin \"CLKCDU\"" {  } { { "MC.bdf" "" { Schematic "E:/quartus sy/MC/MC.bdf" { { 536 232 400 552 "CLKCDU" "" } { 528 400 464 544 "CLKCDU" "" } { 512 736 816 528 "CLKCDU" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "388 " "Info: Implemented 388 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Info: Implemented 20 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Info: Implemented 26 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "326 " "Info: Implemented 326 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 02 09:52:32 2021 " "Info: Processing ended: Fri Apr 02 09:52:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
