--------------------------------------------------------------------------------
Release 12.3 Trace  (nt64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

D:\Xilinx\12.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml CPU.twx CPU.ncd -o CPU.twr CPU.pcf -ucf CPU.ucf

Design file:              CPU.ncd
Physical constraint file: CPU.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2010-09-15)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
L<0>        |   16.398(R)|clk_BUFGP         |   0.000|
L<1>        |   16.425(R)|clk_BUFGP         |   0.000|
L<2>        |   15.883(R)|clk_BUFGP         |   0.000|
L<3>        |   16.704(R)|clk_BUFGP         |   0.000|
L<4>        |   15.694(R)|clk_BUFGP         |   0.000|
L<5>        |   16.121(R)|clk_BUFGP         |   0.000|
L<6>        |   17.435(R)|clk_BUFGP         |   0.000|
L<7>        |   17.595(R)|clk_BUFGP         |   0.000|
L<8>        |   16.946(R)|clk_BUFGP         |   0.000|
L<9>        |   15.536(R)|clk_BUFGP         |   0.000|
L<10>       |   18.911(R)|clk_BUFGP         |   0.000|
L<11>       |   18.143(R)|clk_BUFGP         |   0.000|
L<12>       |   17.183(R)|clk_BUFGP         |   0.000|
L<13>       |   16.591(R)|clk_BUFGP         |   0.000|
L<14>       |   17.428(R)|clk_BUFGP         |   0.000|
L<15>       |   16.958(R)|clk_BUFGP         |   0.000|
Ram2OE      |    9.083(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.903|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SW<0>          |L<0>           |   15.268|
SW<0>          |L<1>           |   15.835|
SW<0>          |L<2>           |   15.412|
SW<0>          |L<3>           |   16.445|
SW<0>          |L<4>           |   15.172|
SW<0>          |L<5>           |   16.605|
SW<0>          |L<6>           |   15.001|
SW<0>          |L<7>           |   15.202|
SW<0>          |L<8>           |   16.389|
SW<0>          |L<9>           |   16.108|
SW<0>          |L<10>          |   17.377|
SW<0>          |L<11>          |   16.167|
SW<0>          |L<12>          |   15.690|
SW<0>          |L<13>          |   15.337|
SW<0>          |L<14>          |   16.508|
SW<0>          |L<15>          |   16.798|
SW<1>          |L<0>           |   15.602|
SW<1>          |L<1>           |   15.774|
SW<1>          |L<2>           |   15.095|
SW<1>          |L<3>           |   15.716|
SW<1>          |L<4>           |   15.055|
SW<1>          |L<5>           |   15.574|
SW<1>          |L<6>           |   15.234|
SW<1>          |L<7>           |   15.098|
SW<1>          |L<8>           |   16.319|
SW<1>          |L<9>           |   15.157|
SW<1>          |L<10>          |   17.278|
SW<1>          |L<11>          |   16.580|
SW<1>          |L<12>          |   15.824|
SW<1>          |L<13>          |   15.911|
SW<1>          |L<14>          |   16.020|
SW<1>          |L<15>          |   15.238|
SW<2>          |L<0>           |   14.720|
SW<2>          |L<1>           |   14.378|
SW<2>          |L<2>           |   13.856|
SW<2>          |L<3>           |   14.703|
SW<2>          |L<4>           |   13.214|
SW<2>          |L<5>           |   14.655|
SW<2>          |L<6>           |   14.234|
SW<2>          |L<7>           |   14.627|
SW<2>          |L<8>           |   14.337|
SW<2>          |L<9>           |   13.461|
SW<2>          |L<10>          |   15.955|
SW<2>          |L<11>          |   14.997|
SW<2>          |L<12>          |   14.228|
SW<2>          |L<13>          |   14.310|
SW<2>          |L<14>          |   14.807|
SW<2>          |L<15>          |   14.577|
SW<12>         |L<0>           |   13.036|
SW<12>         |L<1>           |   13.485|
SW<12>         |L<2>           |   12.587|
SW<12>         |L<3>           |   14.020|
SW<12>         |L<4>           |   13.085|
SW<12>         |L<5>           |   13.433|
SW<12>         |L<6>           |   13.931|
SW<12>         |L<7>           |   14.384|
SW<12>         |L<8>           |   13.411|
SW<12>         |L<9>           |   13.341|
SW<12>         |L<10>          |   14.764|
SW<12>         |L<11>          |   15.358|
SW<12>         |L<12>          |   13.882|
SW<12>         |L<13>          |   13.110|
SW<12>         |L<14>          |   14.937|
SW<12>         |L<15>          |   15.263|
SW<13>         |L<0>           |   13.875|
SW<13>         |L<1>           |   13.475|
SW<13>         |L<2>           |   12.471|
SW<13>         |L<3>           |   12.184|
SW<13>         |L<4>           |   11.499|
SW<13>         |L<5>           |   12.728|
SW<13>         |L<6>           |   12.095|
SW<13>         |L<7>           |   13.111|
SW<13>         |L<8>           |   12.713|
SW<13>         |L<9>           |   12.023|
SW<13>         |L<10>          |   13.876|
SW<13>         |L<11>          |   13.730|
SW<13>         |L<12>          |   12.630|
SW<13>         |L<13>          |   12.713|
SW<13>         |L<14>          |   14.272|
SW<13>         |L<15>          |   13.427|
SW<14>         |L<0>           |   13.903|
SW<14>         |L<1>           |   13.472|
SW<14>         |L<2>           |   12.071|
SW<14>         |L<3>           |   12.257|
SW<14>         |L<4>           |   11.455|
SW<14>         |L<5>           |   13.224|
SW<14>         |L<6>           |   12.380|
SW<14>         |L<7>           |   12.396|
SW<14>         |L<8>           |   12.031|
SW<14>         |L<9>           |   12.131|
SW<14>         |L<10>          |   13.896|
SW<14>         |L<11>          |   13.758|
SW<14>         |L<12>          |   12.661|
SW<14>         |L<13>          |   13.125|
SW<14>         |L<14>          |   14.300|
SW<14>         |L<15>          |   13.506|
SW<15>         |L<0>           |   10.498|
SW<15>         |L<1>           |   10.297|
SW<15>         |L<2>           |   10.024|
SW<15>         |L<3>           |   10.037|
SW<15>         |L<4>           |    9.627|
SW<15>         |L<5>           |    9.859|
SW<15>         |L<6>           |   10.424|
SW<15>         |L<7>           |   10.680|
SW<15>         |L<8>           |   10.071|
SW<15>         |L<9>           |    9.238|
SW<15>         |L<10>          |   11.297|
SW<15>         |L<11>          |   11.162|
SW<15>         |L<12>          |   10.347|
SW<15>         |L<13>          |   10.627|
SW<15>         |L<14>          |   11.712|
SW<15>         |L<15>          |   10.808|
---------------+---------------+---------+


Analysis completed Sun Dec 07 05:50:04 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



