#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56014d0e06b0 .scope module, "PC" "PC" 2 1;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "nextPC"
    .port_info 3 /INPUT 1 "clk"
o0x7f891bb10018 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56014d0f4da0_0 .net "PC", 63 0, o0x7f891bb10018;  0 drivers
o0x7f891bb10048 .functor BUFZ 1, C4<z>; HiZ drive
v0x56014d0ee090_0 .net "clk", 0 0, o0x7f891bb10048;  0 drivers
v0x56014d12a010_0 .var "nextPC", 63 0;
o0x7f891bb100a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56014d12a0d0_0 .net "reset", 0 0, o0x7f891bb100a8;  0 drivers
E_0x56014d0ce140 .event posedge, v0x56014d0ee090_0;
S_0x56014d0e4730 .scope module, "Sum4" "Sum4" 2 23;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /OUTPUT 64 "sum"
o0x7f891bb10198 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56014d12a250_0 .net "PC", 63 0, o0x7f891bb10198;  0 drivers
v0x56014d12a350_0 .var "sum", 63 0;
E_0x56014d0cded0 .event edge, v0x56014d12a250_0;
S_0x56014d0e40d0 .scope module, "testbench" "testbench" 3 4;
 .timescale -9 -10;
v0x56014d132b10_0 .net "ALUResult", 63 0, v0x56014d12b080_0;  1 drivers
v0x56014d132bf0_0 .net "PC", 63 0, v0x56014d12f420_0;  1 drivers
v0x56014d132d40_0 .var "clk", 0 0;
v0x56014d132e70_0 .net "instruction", 31 0, v0x56014d12ec50_0;  1 drivers
v0x56014d132f10_0 .var "reset", 0 0;
S_0x56014d12a490 .scope module, "Call" "datapath" 3 11, 4 10 0, S_0x56014d0e40d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 64 "nextPC"
    .port_info 3 /OUTPUT 64 "ALUResult"
    .port_info 4 /OUTPUT 32 "instruction"
v0x56014d1314b0_0 .net "ALUCtrl", 3 0, v0x56014d12a870_0;  1 drivers
v0x56014d1315e0_0 .net "ALUOp", 1 0, v0x56014d12bd50_0;  1 drivers
v0x56014d1316f0_0 .net "ALUResult", 63 0, v0x56014d12b080_0;  alias, 1 drivers
v0x56014d131790_0 .net "ALUSrc", 0 0, v0x56014d12be60_0;  1 drivers
v0x56014d131880_0 .net "ANDResult", 0 0, v0x56014d12b720_0;  1 drivers
v0x56014d131970_0 .net "Branch", 0 0, v0x56014d12bf00_0;  1 drivers
v0x56014d131a60_0 .net "MemRead", 0 0, v0x56014d12c000_0;  1 drivers
v0x56014d131b50_0 .net "MemWrite", 0 0, v0x56014d12c0a0_0;  1 drivers
v0x56014d131c40_0 .net "MemtoReg", 0 0, v0x56014d12c190_0;  1 drivers
v0x56014d131d70_0 .net "ReadData", 63 0, v0x56014d12d0c0_0;  1 drivers
v0x56014d131e60_0 .net "ReadData1", 63 0, v0x56014d12f9f0_0;  1 drivers
v0x56014d131f70_0 .net "ReadData2", 63 0, v0x56014d12fad0_0;  1 drivers
v0x56014d132030_0 .net "RegWrite", 0 0, v0x56014d12c330_0;  1 drivers
v0x56014d132120_0 .net "Zero", 0 0, v0x56014d12b230_0;  1 drivers
v0x56014d132210_0 .net "clk", 0 0, v0x56014d132d40_0;  1 drivers
v0x56014d1322b0_0 .net "instruction", 31 0, v0x56014d12ec50_0;  alias, 1 drivers
v0x56014d1323c0_0 .net "muxDataResult", 63 0, v0x56014d131390_0;  1 drivers
v0x56014d1325e0_0 .net "muxResult", 63 0, v0x56014d130ba0_0;  1 drivers
v0x56014d1326f0_0 .net "nextPC", 63 0, v0x56014d12f420_0;  alias, 1 drivers
v0x56014d1327b0_0 .net "reset", 0 0, v0x56014d132f10_0;  1 drivers
v0x56014d1328a0_0 .net "shiftValue", 63 0, v0x56014d12e600_0;  1 drivers
v0x56014d1329b0_0 .net "signExtend", 63 0, v0x56014d12e260_0;  1 drivers
L_0x56014d132fb0 .part v0x56014d12ec50_0, 0, 7;
L_0x56014d133910 .part v0x56014d12ec50_0, 0, 7;
L_0x56014d1339b0 .part v0x56014d12ec50_0, 15, 5;
L_0x56014d133a50 .part v0x56014d12ec50_0, 20, 5;
L_0x56014d133af0 .part v0x56014d12ec50_0, 7, 5;
L_0x56014d133b90 .part v0x56014d12ec50_0, 25, 7;
L_0x56014d133c70 .part v0x56014d12ec50_0, 12, 3;
S_0x56014d12a690 .scope module, "ALUControl" "ALUControl" 4 52, 5 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "Funct7"
    .port_info 1 /INPUT 3 "Funct3"
    .port_info 2 /INPUT 2 "ALUOp"
    .port_info 3 /OUTPUT 4 "ALUCtrl"
v0x56014d12a870_0 .var "ALUCtrl", 3 0;
v0x56014d12a970_0 .net "ALUOp", 1 0, v0x56014d12bd50_0;  alias, 1 drivers
v0x56014d12aa50_0 .net "Funct3", 2 0, L_0x56014d133c70;  1 drivers
v0x56014d12ab40_0 .net "Funct7", 6 0, L_0x56014d133b90;  1 drivers
E_0x56014d065cd0 .event edge, v0x56014d12a970_0, v0x56014d12ab40_0, v0x56014d12aa50_0;
S_0x56014d12acd0 .scope module, "ALUValues" "ALUValues" 4 51, 6 16 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData1"
    .port_info 1 /INPUT 64 "muxResult"
    .port_info 2 /INPUT 4 "ALUCtrl"
    .port_info 3 /OUTPUT 64 "ALUResult"
    .port_info 4 /OUTPUT 1 "Zero"
v0x56014d12af70_0 .net "ALUCtrl", 3 0, v0x56014d12a870_0;  alias, 1 drivers
v0x56014d12b080_0 .var "ALUResult", 63 0;
v0x56014d12b140_0 .net "ReadData1", 63 0, v0x56014d12f9f0_0;  alias, 1 drivers
v0x56014d12b230_0 .var "Zero", 0 0;
v0x56014d12b2f0_0 .net "muxResult", 63 0, v0x56014d130ba0_0;  alias, 1 drivers
E_0x56014d10ee90 .event edge, v0x56014d12a870_0, v0x56014d12b140_0, v0x56014d12b2f0_0, v0x56014d12b080_0;
S_0x56014d12b4c0 .scope module, "BranchAND" "BranchAND" 4 31, 2 43 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "Zero"
    .port_info 1 /INPUT 1 "Branch"
    .port_info 2 /OUTPUT 1 "ANDResult"
v0x56014d12b720_0 .var "ANDResult", 0 0;
v0x56014d12b800_0 .net "Branch", 0 0, v0x56014d12bf00_0;  alias, 1 drivers
v0x56014d12b8c0_0 .net "Zero", 0 0, v0x56014d12b230_0;  alias, 1 drivers
E_0x56014d10f2b0 .event edge, v0x56014d12b230_0, v0x56014d12b800_0;
S_0x56014d12ba00 .scope module, "Control_Values" "Control" 4 39, 7 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "OpCode"
    .port_info 1 /OUTPUT 1 "ALUSrc"
    .port_info 2 /OUTPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 1 "RegWrite"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "Branch"
    .port_info 7 /OUTPUT 2 "ALUOp"
v0x56014d12bd50_0 .var "ALUOp", 1 0;
v0x56014d12be60_0 .var "ALUSrc", 0 0;
v0x56014d12bf00_0 .var "Branch", 0 0;
v0x56014d12c000_0 .var "MemRead", 0 0;
v0x56014d12c0a0_0 .var "MemWrite", 0 0;
v0x56014d12c190_0 .var "MemtoReg", 0 0;
v0x56014d12c250_0 .net "OpCode", 6 0, L_0x56014d132fb0;  1 drivers
v0x56014d12c330_0 .var "RegWrite", 0 0;
E_0x56014d12bcf0 .event edge, v0x56014d12c250_0;
S_0x56014d12c540 .scope module, "DataMemory" "DataMemory" 4 57, 8 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ALUResult"
    .port_info 1 /INPUT 64 "ReadData2"
    .port_info 2 /INPUT 1 "MemWrite"
    .port_info 3 /INPUT 1 "MemRead"
    .port_info 4 /OUTPUT 64 "ReadData"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
v0x56014d12c9e0_0 .net "ALUResult", 63 0, v0x56014d12b080_0;  alias, 1 drivers
v0x56014d12cac0_0 .net "MemRead", 0 0, v0x56014d12c000_0;  alias, 1 drivers
v0x56014d12cb60 .array "MemReg", 0 31, 63 0;
v0x56014d12cff0_0 .net "MemWrite", 0 0, v0x56014d12c0a0_0;  alias, 1 drivers
v0x56014d12d0c0_0 .var "ReadData", 63 0;
v0x56014d12d1d0_0 .net "ReadData2", 63 0, v0x56014d12fad0_0;  alias, 1 drivers
v0x56014d12d2b0_0 .net "clk", 0 0, v0x56014d132d40_0;  alias, 1 drivers
v0x56014d12d370_0 .var/i "i", 31 0;
v0x56014d12d450_0 .net "reset", 0 0, v0x56014d132f10_0;  alias, 1 drivers
v0x56014d12cb60_0 .array/port v0x56014d12cb60, 0;
v0x56014d12cb60_1 .array/port v0x56014d12cb60, 1;
E_0x56014d12c800/0 .event edge, v0x56014d12c000_0, v0x56014d12b080_0, v0x56014d12cb60_0, v0x56014d12cb60_1;
v0x56014d12cb60_2 .array/port v0x56014d12cb60, 2;
v0x56014d12cb60_3 .array/port v0x56014d12cb60, 3;
v0x56014d12cb60_4 .array/port v0x56014d12cb60, 4;
v0x56014d12cb60_5 .array/port v0x56014d12cb60, 5;
E_0x56014d12c800/1 .event edge, v0x56014d12cb60_2, v0x56014d12cb60_3, v0x56014d12cb60_4, v0x56014d12cb60_5;
v0x56014d12cb60_6 .array/port v0x56014d12cb60, 6;
v0x56014d12cb60_7 .array/port v0x56014d12cb60, 7;
v0x56014d12cb60_8 .array/port v0x56014d12cb60, 8;
v0x56014d12cb60_9 .array/port v0x56014d12cb60, 9;
E_0x56014d12c800/2 .event edge, v0x56014d12cb60_6, v0x56014d12cb60_7, v0x56014d12cb60_8, v0x56014d12cb60_9;
v0x56014d12cb60_10 .array/port v0x56014d12cb60, 10;
v0x56014d12cb60_11 .array/port v0x56014d12cb60, 11;
v0x56014d12cb60_12 .array/port v0x56014d12cb60, 12;
v0x56014d12cb60_13 .array/port v0x56014d12cb60, 13;
E_0x56014d12c800/3 .event edge, v0x56014d12cb60_10, v0x56014d12cb60_11, v0x56014d12cb60_12, v0x56014d12cb60_13;
v0x56014d12cb60_14 .array/port v0x56014d12cb60, 14;
v0x56014d12cb60_15 .array/port v0x56014d12cb60, 15;
v0x56014d12cb60_16 .array/port v0x56014d12cb60, 16;
v0x56014d12cb60_17 .array/port v0x56014d12cb60, 17;
E_0x56014d12c800/4 .event edge, v0x56014d12cb60_14, v0x56014d12cb60_15, v0x56014d12cb60_16, v0x56014d12cb60_17;
v0x56014d12cb60_18 .array/port v0x56014d12cb60, 18;
v0x56014d12cb60_19 .array/port v0x56014d12cb60, 19;
v0x56014d12cb60_20 .array/port v0x56014d12cb60, 20;
v0x56014d12cb60_21 .array/port v0x56014d12cb60, 21;
E_0x56014d12c800/5 .event edge, v0x56014d12cb60_18, v0x56014d12cb60_19, v0x56014d12cb60_20, v0x56014d12cb60_21;
v0x56014d12cb60_22 .array/port v0x56014d12cb60, 22;
v0x56014d12cb60_23 .array/port v0x56014d12cb60, 23;
v0x56014d12cb60_24 .array/port v0x56014d12cb60, 24;
v0x56014d12cb60_25 .array/port v0x56014d12cb60, 25;
E_0x56014d12c800/6 .event edge, v0x56014d12cb60_22, v0x56014d12cb60_23, v0x56014d12cb60_24, v0x56014d12cb60_25;
v0x56014d12cb60_26 .array/port v0x56014d12cb60, 26;
v0x56014d12cb60_27 .array/port v0x56014d12cb60, 27;
v0x56014d12cb60_28 .array/port v0x56014d12cb60, 28;
v0x56014d12cb60_29 .array/port v0x56014d12cb60, 29;
E_0x56014d12c800/7 .event edge, v0x56014d12cb60_26, v0x56014d12cb60_27, v0x56014d12cb60_28, v0x56014d12cb60_29;
v0x56014d12cb60_30 .array/port v0x56014d12cb60, 30;
v0x56014d12cb60_31 .array/port v0x56014d12cb60, 31;
E_0x56014d12c800/8 .event edge, v0x56014d12cb60_30, v0x56014d12cb60_31, v0x56014d12d370_0;
E_0x56014d12c800 .event/or E_0x56014d12c800/0, E_0x56014d12c800/1, E_0x56014d12c800/2, E_0x56014d12c800/3, E_0x56014d12c800/4, E_0x56014d12c800/5, E_0x56014d12c800/6, E_0x56014d12c800/7, E_0x56014d12c800/8;
E_0x56014d12c980 .event posedge, v0x56014d12d2b0_0;
S_0x56014d12d630 .scope module, "ImmGen" "SignExtend" 4 43, 9 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "OpCode"
    .port_info 1 /INPUT 32 "instruction"
    .port_info 2 /OUTPUT 64 "signExtend"
v0x56014d12d870_0 .net "OpCode", 6 0, L_0x56014d133910;  1 drivers
v0x56014d12d970_0 .net *"_s10", 4 0, L_0x56014d1332c0;  1 drivers
v0x56014d12da50_0 .net *"_s14", 0 0, L_0x56014d133360;  1 drivers
v0x56014d12db10_0 .net *"_s18", 0 0, L_0x56014d133510;  1 drivers
v0x56014d12dbf0_0 .net *"_s22", 5 0, L_0x56014d1335f0;  1 drivers
v0x56014d12dd20_0 .net *"_s27", 3 0, L_0x56014d133820;  1 drivers
v0x56014d12de00_0 .net *"_s5", 6 0, L_0x56014d133180;  1 drivers
v0x56014d12dee0_0 .net "immBeq", 11 0, L_0x56014d133690;  1 drivers
v0x56014d12dfc0_0 .net "immLd", 11 0, L_0x56014d1330e0;  1 drivers
v0x56014d12e0a0_0 .net "immSd", 11 0, L_0x56014d133220;  1 drivers
v0x56014d12e180_0 .net "instruction", 31 0, v0x56014d12ec50_0;  alias, 1 drivers
v0x56014d12e260_0 .var "signExtend", 63 0;
E_0x56014d12c710/0 .event edge, v0x56014d12d870_0, v0x56014d12e180_0, v0x56014d12dfc0_0, v0x56014d12e0a0_0;
E_0x56014d12c710/1 .event edge, v0x56014d12dee0_0;
E_0x56014d12c710 .event/or E_0x56014d12c710/0, E_0x56014d12c710/1;
L_0x56014d1330e0 .part v0x56014d12ec50_0, 20, 12;
L_0x56014d133180 .part v0x56014d12ec50_0, 25, 7;
L_0x56014d133220 .concat8 [ 5 7 0 0], L_0x56014d1332c0, L_0x56014d133180;
L_0x56014d1332c0 .part v0x56014d12ec50_0, 7, 5;
L_0x56014d133360 .part v0x56014d12ec50_0, 31, 1;
L_0x56014d133510 .part v0x56014d12ec50_0, 7, 1;
L_0x56014d1335f0 .part v0x56014d12ec50_0, 25, 6;
L_0x56014d133690 .concat8 [ 4 6 1 1], L_0x56014d133820, L_0x56014d1335f0, L_0x56014d133510, L_0x56014d133360;
L_0x56014d133820 .part v0x56014d12ec50_0, 8, 4;
S_0x56014d12e3c0 .scope module, "ImmShiftedOneLeft" "ShiftLeft" 4 30, 2 34 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "signExtend"
    .port_info 1 /OUTPUT 64 "result"
v0x56014d12e600_0 .var "result", 63 0;
v0x56014d12e700_0 .net "signExtend", 63 0, v0x56014d12e260_0;  alias, 1 drivers
E_0x56014d12e580 .event edge, v0x56014d12e260_0;
S_0x56014d12e800 .scope module, "InstructionMemory" "InstructionMemory" 4 35, 10 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /OUTPUT 32 "instruction"
v0x56014d12ea90 .array "MemInstr", 0 12, 31 0;
v0x56014d12eb70_0 .net "PC", 63 0, v0x56014d12f420_0;  alias, 1 drivers
v0x56014d12ec50_0 .var "instruction", 31 0;
E_0x56014d12ea10 .event edge, v0x56014d12eb70_0;
S_0x56014d12ed90 .scope module, "PC_Branch" "ResultPC" 4 29, 2 53 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "PC"
    .port_info 1 /INPUT 64 "shiftValue"
    .port_info 2 /OUTPUT 64 "sum"
    .port_info 3 /INPUT 1 "ANDBranch"
    .port_info 4 /INPUT 1 "clk"
L_0x7f891bac7018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56014d12f0a0_0 .net "ANDBranch", 0 0, L_0x7f891bac7018;  1 drivers
v0x56014d12f160_0 .net "PC", 63 0, v0x56014d12f420_0;  alias, 1 drivers
v0x56014d12f250_0 .net "clk", 0 0, v0x56014d132d40_0;  alias, 1 drivers
v0x56014d12f350_0 .net "shiftValue", 63 0, v0x56014d12e600_0;  alias, 1 drivers
v0x56014d12f420_0 .var "sum", 63 0;
S_0x56014d12f570 .scope module, "Regs" "Registers" 4 47, 11 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "ReadReg1"
    .port_info 1 /INPUT 5 "ReadReg2"
    .port_info 2 /INPUT 5 "RegWrite"
    .port_info 3 /OUTPUT 64 "ReadData1"
    .port_info 4 /OUTPUT 64 "ReadData2"
    .port_info 5 /INPUT 1 "WriteReg"
    .port_info 6 /INPUT 64 "WriteData"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /INPUT 1 "reset"
v0x56014d12f9f0_0 .var "ReadData1", 63 0;
v0x56014d12fad0_0 .var "ReadData2", 63 0;
v0x56014d12fb70_0 .net "ReadReg1", 4 0, L_0x56014d1339b0;  1 drivers
v0x56014d12fc40_0 .net "ReadReg2", 4 0, L_0x56014d133a50;  1 drivers
v0x56014d12fd20_0 .net "RegWrite", 4 0, L_0x56014d133af0;  1 drivers
v0x56014d12fe50_0 .net "WriteData", 63 0, v0x56014d131390_0;  alias, 1 drivers
v0x56014d12ff30_0 .net "WriteReg", 0 0, v0x56014d12c330_0;  alias, 1 drivers
v0x56014d12ffd0_0 .net "clk", 0 0, v0x56014d132d40_0;  alias, 1 drivers
v0x56014d1300c0 .array "regs", 0 31, 63 0;
v0x56014d1305f0_0 .net "reset", 0 0, v0x56014d132f10_0;  alias, 1 drivers
v0x56014d1300c0_0 .array/port v0x56014d1300c0, 0;
v0x56014d1300c0_1 .array/port v0x56014d1300c0, 1;
v0x56014d1300c0_2 .array/port v0x56014d1300c0, 2;
E_0x56014d12f870/0 .event edge, v0x56014d12fb70_0, v0x56014d1300c0_0, v0x56014d1300c0_1, v0x56014d1300c0_2;
v0x56014d1300c0_3 .array/port v0x56014d1300c0, 3;
v0x56014d1300c0_4 .array/port v0x56014d1300c0, 4;
v0x56014d1300c0_5 .array/port v0x56014d1300c0, 5;
v0x56014d1300c0_6 .array/port v0x56014d1300c0, 6;
E_0x56014d12f870/1 .event edge, v0x56014d1300c0_3, v0x56014d1300c0_4, v0x56014d1300c0_5, v0x56014d1300c0_6;
v0x56014d1300c0_7 .array/port v0x56014d1300c0, 7;
v0x56014d1300c0_8 .array/port v0x56014d1300c0, 8;
v0x56014d1300c0_9 .array/port v0x56014d1300c0, 9;
v0x56014d1300c0_10 .array/port v0x56014d1300c0, 10;
E_0x56014d12f870/2 .event edge, v0x56014d1300c0_7, v0x56014d1300c0_8, v0x56014d1300c0_9, v0x56014d1300c0_10;
v0x56014d1300c0_11 .array/port v0x56014d1300c0, 11;
v0x56014d1300c0_12 .array/port v0x56014d1300c0, 12;
v0x56014d1300c0_13 .array/port v0x56014d1300c0, 13;
v0x56014d1300c0_14 .array/port v0x56014d1300c0, 14;
E_0x56014d12f870/3 .event edge, v0x56014d1300c0_11, v0x56014d1300c0_12, v0x56014d1300c0_13, v0x56014d1300c0_14;
v0x56014d1300c0_15 .array/port v0x56014d1300c0, 15;
v0x56014d1300c0_16 .array/port v0x56014d1300c0, 16;
v0x56014d1300c0_17 .array/port v0x56014d1300c0, 17;
v0x56014d1300c0_18 .array/port v0x56014d1300c0, 18;
E_0x56014d12f870/4 .event edge, v0x56014d1300c0_15, v0x56014d1300c0_16, v0x56014d1300c0_17, v0x56014d1300c0_18;
v0x56014d1300c0_19 .array/port v0x56014d1300c0, 19;
v0x56014d1300c0_20 .array/port v0x56014d1300c0, 20;
v0x56014d1300c0_21 .array/port v0x56014d1300c0, 21;
v0x56014d1300c0_22 .array/port v0x56014d1300c0, 22;
E_0x56014d12f870/5 .event edge, v0x56014d1300c0_19, v0x56014d1300c0_20, v0x56014d1300c0_21, v0x56014d1300c0_22;
v0x56014d1300c0_23 .array/port v0x56014d1300c0, 23;
v0x56014d1300c0_24 .array/port v0x56014d1300c0, 24;
v0x56014d1300c0_25 .array/port v0x56014d1300c0, 25;
v0x56014d1300c0_26 .array/port v0x56014d1300c0, 26;
E_0x56014d12f870/6 .event edge, v0x56014d1300c0_23, v0x56014d1300c0_24, v0x56014d1300c0_25, v0x56014d1300c0_26;
v0x56014d1300c0_27 .array/port v0x56014d1300c0, 27;
v0x56014d1300c0_28 .array/port v0x56014d1300c0, 28;
v0x56014d1300c0_29 .array/port v0x56014d1300c0, 29;
v0x56014d1300c0_30 .array/port v0x56014d1300c0, 30;
E_0x56014d12f870/7 .event edge, v0x56014d1300c0_27, v0x56014d1300c0_28, v0x56014d1300c0_29, v0x56014d1300c0_30;
v0x56014d1300c0_31 .array/port v0x56014d1300c0, 31;
E_0x56014d12f870/8 .event edge, v0x56014d1300c0_31, v0x56014d12fc40_0;
E_0x56014d12f870 .event/or E_0x56014d12f870/0, E_0x56014d12f870/1, E_0x56014d12f870/2, E_0x56014d12f870/3, E_0x56014d12f870/4, E_0x56014d12f870/5, E_0x56014d12f870/6, E_0x56014d12f870/7, E_0x56014d12f870/8;
S_0x56014d130790 .scope module, "muxALU" "muxALU" 4 53, 6 1 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData2"
    .port_info 1 /INPUT 64 "signExtend"
    .port_info 2 /INPUT 1 "ALUSrc"
    .port_info 3 /OUTPUT 64 "muxResult"
v0x56014d1309c0_0 .net "ALUSrc", 0 0, v0x56014d12be60_0;  alias, 1 drivers
v0x56014d130ab0_0 .net "ReadData2", 63 0, v0x56014d12fad0_0;  alias, 1 drivers
v0x56014d130ba0_0 .var "muxResult", 63 0;
v0x56014d130c70_0 .net "signExtend", 63 0, v0x56014d12e260_0;  alias, 1 drivers
E_0x56014d130940 .event edge, v0x56014d12be60_0, v0x56014d12e260_0, v0x56014d12d1d0_0;
S_0x56014d130de0 .scope module, "muxDataMem" "muxDataMem" 4 58, 8 89 0, S_0x56014d12a490;
 .timescale -9 -10;
    .port_info 0 /INPUT 64 "ReadData"
    .port_info 1 /INPUT 64 "ALUResult"
    .port_info 2 /INPUT 1 "MemtoReg"
    .port_info 3 /OUTPUT 64 "muxDataResult"
v0x56014d1310a0_0 .net "ALUResult", 63 0, v0x56014d12b080_0;  alias, 1 drivers
v0x56014d1311d0_0 .net "MemtoReg", 0 0, v0x56014d12c190_0;  alias, 1 drivers
v0x56014d131290_0 .net "ReadData", 63 0, v0x56014d12d0c0_0;  alias, 1 drivers
v0x56014d131390_0 .var "muxDataResult", 63 0;
E_0x56014d131020 .event edge, v0x56014d12c190_0, v0x56014d12d0c0_0, v0x56014d12b080_0;
    .scope S_0x56014d0e06b0;
T_0 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56014d12a010_0, 0, 64;
    %end;
    .thread T_0;
    .scope S_0x56014d0e06b0;
T_1 ;
    %wait E_0x56014d0ce140;
    %load/vec4 v0x56014d12a0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x56014d12a010_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56014d0f4da0_0;
    %assign/vec4 v0x56014d12a010_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56014d0e4730;
T_2 ;
    %wait E_0x56014d0cded0;
    %load/vec4 v0x56014d12a250_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x56014d12a350_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56014d12ed90;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x56014d12f420_0, 0, 64;
    %end;
    .thread T_3;
    .scope S_0x56014d12ed90;
T_4 ;
    %wait E_0x56014d12c980;
    %load/vec4 v0x56014d12f0a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x56014d12f160_0;
    %load/vec4 v0x56014d12f350_0;
    %add;
    %assign/vec4 v0x56014d12f420_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56014d12f0a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56014d12f160_0;
    %addi 4, 0, 64;
    %assign/vec4 v0x56014d12f420_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56014d12e3c0;
T_5 ;
    %wait E_0x56014d12e580;
    %load/vec4 v0x56014d12e700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0x56014d12e600_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x56014d12b4c0;
T_6 ;
    %wait E_0x56014d10f2b0;
    %load/vec4 v0x56014d12b8c0_0;
    %load/vec4 v0x56014d12b800_0;
    %and;
    %assign/vec4 v0x56014d12b720_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x56014d12e800;
T_7 ;
    %vpi_call 10 8 "$readmemb", "binario.asm", v0x56014d12ea90 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56014d12e800;
T_8 ;
    %wait E_0x56014d12ea10;
    %load/vec4 v0x56014d12eb70_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x56014d12ea90, 4;
    %store/vec4 v0x56014d12ec50_0, 0, 32;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x56014d12ba00;
T_9 ;
    %wait E_0x56014d12bcf0;
    %load/vec4 v0x56014d12c250_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12bf00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x56014d12bd50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56014d12c250_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12be60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12c190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12c330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12bf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56014d12bd50_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x56014d12c250_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12c0a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12bf00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x56014d12bd50_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56014d12c250_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12be60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12c0a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12bf00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x56014d12bd50_0, 0;
T_9.6 ;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56014d12d630;
T_10 ;
    %wait E_0x56014d12c710;
    %load/vec4 v0x56014d12d870_0;
    %cmpi/e 3, 0, 7;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x56014d12e180_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x56014d12dfc0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56014d12e260_0, 0, 64;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56014d12d870_0;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_10.2, 4;
    %load/vec4 v0x56014d12e180_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x56014d12e0a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56014d12e260_0, 0, 64;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x56014d12d870_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_10.4, 4;
    %load/vec4 v0x56014d12e180_0;
    %parti/s 1, 31, 6;
    %replicate 52;
    %load/vec4 v0x56014d12dee0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56014d12e260_0, 0, 64;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x56014d12f570;
T_11 ;
    %vpi_call 11 11 "$readmemb", "regs.txt", v0x56014d1300c0 {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x56014d12f570;
T_12 ;
    %wait E_0x56014d12c980;
    %load/vec4 v0x56014d1305f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 26, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x56014d12ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x56014d12fe50_0;
    %load/vec4 v0x56014d12fd20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d1300c0, 0, 4;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56014d12f570;
T_13 ;
    %wait E_0x56014d12f870;
    %load/vec4 v0x56014d12fb70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56014d1300c0, 4;
    %assign/vec4 v0x56014d12f9f0_0, 0;
    %load/vec4 v0x56014d12fc40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x56014d1300c0, 4;
    %assign/vec4 v0x56014d12fad0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56014d12acd0;
T_14 ;
    %wait E_0x56014d10ee90;
    %load/vec4 v0x56014d12af70_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x56014d12b140_0;
    %load/vec4 v0x56014d12b2f0_0;
    %add;
    %assign/vec4 v0x56014d12b080_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x56014d12af70_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0x56014d12b140_0;
    %load/vec4 v0x56014d12b2f0_0;
    %and;
    %assign/vec4 v0x56014d12b080_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x56014d12af70_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x56014d12b140_0;
    %load/vec4 v0x56014d12b2f0_0;
    %or;
    %assign/vec4 v0x56014d12b080_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x56014d12af70_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_14.6, 4;
    %load/vec4 v0x56014d12b140_0;
    %load/vec4 v0x56014d12b2f0_0;
    %sub;
    %assign/vec4 v0x56014d12b080_0, 0;
T_14.6 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %load/vec4 v0x56014d12b080_0;
    %cmpi/e 0, 0, 64;
    %jmp/0xz  T_14.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56014d12b230_0, 0;
    %jmp T_14.9;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56014d12b230_0, 0;
T_14.9 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x56014d12a690;
T_15 ;
    %wait E_0x56014d065cd0;
    %load/vec4 v0x56014d12a970_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56014d12a970_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_15.2, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x56014d12ab40_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56014d12aa50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56014d12a970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x56014d12ab40_0;
    %pushi/vec4 32, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56014d12aa50_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56014d12a970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x56014d12ab40_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56014d12aa50_0;
    %pushi/vec4 7, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56014d12a970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x56014d12ab40_0;
    %pushi/vec4 0, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x56014d12aa50_0;
    %pushi/vec4 6, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56014d12a970_0;
    %pushi/vec4 2, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x56014d12a870_0, 0;
T_15.11 ;
T_15.9 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x56014d130790;
T_16 ;
    %wait E_0x56014d130940;
    %load/vec4 v0x56014d1309c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %jmp T_16.2;
T_16.0 ;
    %load/vec4 v0x56014d130ab0_0;
    %assign/vec4 v0x56014d130ba0_0, 0;
    %jmp T_16.2;
T_16.1 ;
    %load/vec4 v0x56014d130c70_0;
    %assign/vec4 v0x56014d130ba0_0, 0;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x56014d12c540;
T_17 ;
    %vpi_call 8 21 "$readmemb", "data.txt", v0x56014d12cb60 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x56014d12c540;
T_18 ;
    %wait E_0x56014d12c980;
    %load/vec4 v0x56014d12d450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 64;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 1, 0, 64;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 2, 0, 64;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 3, 0, 64;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 4, 0, 64;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 5, 0, 64;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 6, 0, 64;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 7, 0, 64;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 8, 0, 64;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 9, 0, 64;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 10, 0, 64;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 11, 0, 64;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 12, 0, 64;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 13, 0, 64;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 14, 0, 64;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 15, 0, 64;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 17, 0, 64;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 18, 0, 64;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 19, 0, 64;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 20, 0, 64;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 21, 0, 64;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 22, 0, 64;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 16, 0, 64;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 24, 0, 64;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 25, 0, 64;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 26, 0, 64;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 27, 0, 64;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 28, 0, 64;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 29, 0, 64;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 30, 0, 64;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %pushi/vec4 31, 0, 64;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x56014d12cff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x56014d12d1d0_0;
    %load/vec4 v0x56014d12c9e0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56014d12cb60, 0, 4;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56014d12c540;
T_19 ;
    %wait E_0x56014d12c800;
    %load/vec4 v0x56014d12cac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x56014d12c9e0_0;
    %ix/load 5, 3, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v0x56014d12cb60, 4;
    %assign/vec4 v0x56014d12d0c0_0, 0;
T_19.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56014d12d370_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x56014d12d370_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_19.3, 5;
    %vpi_call 8 81 "$display", "Mem[%0d] = %0b", v0x56014d12d370_0, &A<v0x56014d12cb60, v0x56014d12d370_0 > {0 0 0};
    %load/vec4 v0x56014d12d370_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x56014d12d370_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
    %vpi_call 8 83 "$display", "\012" {0 0 0};
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x56014d130de0;
T_20 ;
    %wait E_0x56014d131020;
    %load/vec4 v0x56014d1311d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x56014d131290_0;
    %assign/vec4 v0x56014d131390_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56014d1310a0_0;
    %assign/vec4 v0x56014d131390_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x56014d0e40d0;
T_21 ;
    %vpi_call 3 14 "$dumpfile", "datapath.vcd" {0 0 0};
    %vpi_call 3 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56014d0e40d0 {0 0 0};
    %vpi_call 3 16 "$display", "Exibindo os resultados:" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56014d132d40_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 3 21 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x56014d0e40d0;
T_22 ;
    %delay 100, 0;
    %load/vec4 v0x56014d132d40_0;
    %inv;
    %store/vec4 v0x56014d132d40_0, 0, 1;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "./PC.v";
    "testbench.v";
    "./datapath.v";
    "./ALUControl.v";
    "./ALU.v";
    "./Control.v";
    "./DataMemory.v";
    "./SignExtend.v";
    "./InstructionMemory.v";
    "./Registers.v";
