<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='410' type='const llvm::BitVector &amp; llvm::CodeGenRegisterClass::getSubClasses() const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='407'>// getSubClasses - Returns a constant BitVector of subclasses indexed by
    // EnumValue.
    // The SubClasses vector includes an entry for this class.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='961' u='c' c='_ZN4llvm20CodeGenRegisterClass17computeSubClassesERNS_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='996' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1324' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1643' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9debugDumpERN4llvm11raw_ostreamE'/>
