Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 20 23:34:08 2024
| Host         : LAPTOP-JUA6D9DK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_greedy_snake_timing_summary_routed.rpt -pb top_greedy_snake_timing_summary_routed.pb -rpx top_greedy_snake_timing_summary_routed.rpx -warn_on_violation
| Design       : top_greedy_snake
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: u_clock/clk_4Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/x_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/x_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/x_pos_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/y_pos_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/y_pos_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/y_pos_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/y_pos_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vga_control/VGA/y_pos_reg[9]/Q (HIGH)

 There are 110 register/latch pins with no clock driven by root clock pin: u_vga_control/myclk/clk_n_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_control/myclk/clk_tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 801 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.871        0.000                      0                 1084        0.010        0.000                      0                 1084        4.500        0.000                       0                   612  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.871        0.000                      0                 1084        0.010        0.000                      0                 1084        4.500        0.000                       0                   612  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.200ns (17.510%)  route 5.653ns (82.490%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.581    11.920    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X39Y23         FDPE                                         r  u_snake_moving/cube_x_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X39Y23         FDPE                                         r  u_snake_moving/cube_x_reg[0][1]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDPE (Setup_fdpe_C_CE)      -0.205    14.791    u_snake_moving/cube_x_reg[0][1]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.200ns (17.510%)  route 5.653ns (82.490%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.581    11.920    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X39Y23         FDCE                                         r  u_snake_moving/cube_x_reg[0][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  u_snake_moving/cube_x_reg[0][4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.791    u_snake_moving/cube_x_reg[0][4]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.871ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.853ns  (logic 1.200ns (17.510%)  route 5.653ns (82.490%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.581    11.920    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X39Y23         FDCE                                         r  u_snake_moving/cube_x_reg[0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X39Y23         FDCE                                         r  u_snake_moving/cube_x_reg[0][5]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X39Y23         FDCE (Setup_fdce_C_CE)      -0.205    14.791    u_snake_moving/cube_x_reg[0][5]
  -------------------------------------------------------------------
                         required time                         14.791    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                  2.871    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.200ns (17.626%)  route 5.608ns (82.374%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.536    11.875    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][0]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X40Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.827    u_snake_moving/cube_x_reg[0][0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.200ns (17.626%)  route 5.608ns (82.374%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.536    11.875    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X40Y25         FDCE (Setup_fdce_C_CE)      -0.205    14.827    u_snake_moving/cube_x_reg[0][2]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             2.952ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[0][3]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.200ns (17.626%)  route 5.608ns (82.374%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.740    10.659    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I5_O)        0.124    10.783 r  u_snake_moving/cube_x[0][5]_i_3/O
                         net (fo=1, routed)           0.432    11.215    u_snake_moving/cube_x[0][5]_i_3_n_0
    SLICE_X39Y23         LUT6 (Prop_lut6_I0_O)        0.124    11.339 r  u_snake_moving/cube_x[0][5]_i_1/O
                         net (fo=6, routed)           0.536    11.875    u_snake_moving/cube_x[0][5]_i_1_n_0
    SLICE_X40Y25         FDPE                                         r  u_snake_moving/cube_x_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.430    14.771    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDPE                                         r  u_snake_moving/cube_x_reg[0][3]/C
                         clock pessimism              0.296    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X40Y25         FDPE (Setup_fdpe_C_CE)      -0.205    14.827    u_snake_moving/cube_x_reg[0][3]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -11.875    
  -------------------------------------------------------------------
                         slack                                  2.952    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[13][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.076ns (16.118%)  route 5.600ns (83.882%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.576    10.495    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.619 r  u_snake_moving/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.124    11.743    u_snake_moving/cube_y[1][5]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  u_snake_moving/cube_x_reg[13][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.437    14.778    u_snake_moving/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  u_snake_moving/cube_x_reg[13][4]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.798    u_snake_moving/cube_x_reg[13][4]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.055ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_x_reg[6][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.076ns (16.118%)  route 5.600ns (83.882%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.576    10.495    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.619 r  u_snake_moving/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.124    11.743    u_snake_moving/cube_y[1][5]_i_1_n_0
    SLICE_X36Y32         FDCE                                         r  u_snake_moving/cube_x_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.437    14.778    u_snake_moving/clk_IBUF_BUFG
    SLICE_X36Y32         FDCE                                         r  u_snake_moving/cube_x_reg[6][3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X36Y32         FDCE (Setup_fdce_C_CE)      -0.205    14.798    u_snake_moving/cube_x_reg[6][3]
  -------------------------------------------------------------------
                         required time                         14.798    
                         arrival time                         -11.743    
  -------------------------------------------------------------------
                         slack                                  3.055    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_y_reg[13][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.076ns (16.153%)  route 5.585ns (83.847%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.576    10.495    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.619 r  u_snake_moving/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.110    11.729    u_snake_moving/cube_y[1][5]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  u_snake_moving/cube_y_reg[13][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.441    14.782    u_snake_moving/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  u_snake_moving/cube_y_reg[13][0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.816    u_snake_moving/cube_y_reg[13][0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.087    

Slack (MET) :             3.087ns  (required time - arrival time)
  Source:                 u_snake_moving/cube_x_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_y_reg[5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.076ns (16.153%)  route 5.585ns (83.847%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.546     5.067    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y25         FDCE                                         r  u_snake_moving/cube_x_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y25         FDCE (Prop_fdce_C_Q)         0.456     5.523 r  u_snake_moving/cube_x_reg[0][2]/Q
                         net (fo=24, routed)          1.459     6.982    u_snake_moving/head_x[2]
    SLICE_X39Y30         LUT6 (Prop_lut6_I1_O)        0.124     7.106 f  u_snake_moving/cube_y[1][5]_i_40/O
                         net (fo=1, routed)           0.816     7.922    u_snake_moving/cube_y[1][5]_i_40_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I1_O)        0.124     8.046 f  u_snake_moving/cube_y[1][5]_i_12/O
                         net (fo=1, routed)           0.669     8.715    u_snake_moving/hit_wall974_out
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     8.839 f  u_snake_moving/cube_y[1][5]_i_6/O
                         net (fo=1, routed)           0.955     9.795    u_snake_moving/cube_y[1][5]_i_6_n_0
    SLICE_X40Y30         LUT6 (Prop_lut6_I0_O)        0.124     9.919 f  u_snake_moving/cube_y[1][5]_i_3/O
                         net (fo=6, routed)           0.576    10.495    u_snake_moving/cube_y[1][5]_i_3_n_0
    SLICE_X41Y23         LUT6 (Prop_lut6_I1_O)        0.124    10.619 r  u_snake_moving/cube_y[1][5]_i_1/O
                         net (fo=180, routed)         1.110    11.729    u_snake_moving/cube_y[1][5]_i_1_n_0
    SLICE_X41Y34         FDCE                                         r  u_snake_moving/cube_y_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         1.441    14.782    u_snake_moving/clk_IBUF_BUFG
    SLICE_X41Y34         FDCE                                         r  u_snake_moving/cube_y_reg[5][0]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X41Y34         FDCE (Setup_fdce_C_CE)      -0.205    14.816    u_snake_moving/cube_y_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                         -11.729    
  -------------------------------------------------------------------
                         slack                                  3.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_key_ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_random_generator/random_ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.700%)  route 0.158ns (55.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[0]/Q
                         net (fo=1, routed)           0.158     1.722    u_reward_logic/u_reward_random_generator/random_key_ypos[0]
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[0]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.016     1.712    u_reward_logic/u_reward_random_generator/random_ypos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_random_generator/random_ypos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.230ns (55.524%)  route 0.184ns (44.476%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/Q
                         net (fo=2, routed)           0.184     1.748    u_reward_logic/u_reward_random_generator/random_key_ypos[2]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.102     1.850 r  u_reward_logic/u_reward_random_generator/random_ypos[3]_i_1/O
                         net (fo=1, routed)           0.000     1.850    u_reward_logic/u_reward_random_generator/random_ypos[3]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[3]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.107     1.803    u_reward_logic/u_reward_random_generator/random_ypos_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_random_generator/random_ypos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.226ns (55.091%)  route 0.184ns (44.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[2]/Q
                         net (fo=2, routed)           0.184     1.748    u_reward_logic/u_reward_random_generator/random_key_ypos[2]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.098     1.846 r  u_reward_logic/u_reward_random_generator/random_ypos[2]_i_1/O
                         net (fo=1, routed)           0.000     1.846    u_reward_logic/u_reward_random_generator/random_ypos[2]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[2]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.092     1.788    u_reward_logic/u_reward_random_generator/random_ypos_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_key_ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.226ns (47.285%)  route 0.252ns (52.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.128     1.564 f  u_reward_logic/u_reward_random_generator/random_key_ypos_reg[1]/Q
                         net (fo=3, routed)           0.252     1.816    u_reward_logic/u_reward_random_generator/random_key_ypos[1]
    SLICE_X35Y22         LUT1 (Prop_lut1_I0_O)        0.098     1.914 r  u_reward_logic/u_reward_random_generator/random_ypos[1]_i_1/O
                         net (fo=1, routed)           0.000     1.914    u_reward_logic/u_reward_random_generator/random_ypos[1]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.091     1.787    u_reward_logic/u_reward_random_generator/random_ypos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_buttons/down_key_last_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_buttons/down_key_press_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.816%)  route 0.115ns (38.184%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.558     1.441    u_buttons/clk_IBUF_BUFG
    SLICE_X29Y16         FDCE                                         r  u_buttons/down_key_last_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  u_buttons/down_key_last_reg/Q
                         net (fo=1, routed)           0.115     1.697    u_buttons/down_key_last
    SLICE_X30Y16         LUT5 (Prop_lut5_I2_O)        0.045     1.742 r  u_buttons/down_key_press_i_1/O
                         net (fo=1, routed)           0.000     1.742    u_buttons/down_key_press_i_1_n_0
    SLICE_X30Y16         FDCE                                         r  u_buttons/down_key_press_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.825     1.952    u_buttons/clk_IBUF_BUFG
    SLICE_X30Y16         FDCE                                         r  u_buttons/down_key_press_reg/C
                         clock pessimism             -0.478     1.474    
    SLICE_X30Y16         FDCE (Hold_fdce_C_D)         0.121     1.595    u_buttons/down_key_press_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_key_xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_random_generator/random_xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.961%)  route 0.346ns (71.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X36Y21         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_key_xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y21         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u_reward_logic/u_reward_random_generator/random_key_xpos_reg[1]/Q
                         net (fo=1, routed)           0.346     1.923    u_reward_logic/u_reward_random_generator/random_key_xpos[1]
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_xpos_reg[1]/C
                         clock pessimism             -0.249     1.696    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.075     1.771    u_reward_logic/u_reward_random_generator/random_xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_reward_logic/u_reward_display/VGA_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.552     1.435    u_reward_logic/u_reward_random_generator/clk_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  u_reward_logic/u_reward_random_generator/random_ypos_reg[1]/Q
                         net (fo=2, routed)           0.099     1.675    u_reward_logic/u_reward_random_generator/VGA_data_reg[7]_0[1]
    SLICE_X34Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  u_reward_logic/u_reward_random_generator/VGA_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.720    u_reward_logic/u_reward_display/y_pos_reg[5]
    SLICE_X34Y22         FDRE                                         r  u_reward_logic/u_reward_display/VGA_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.818     1.945    u_reward_logic/u_reward_display/clk_IBUF_BUFG
    SLICE_X34Y22         FDRE                                         r  u_reward_logic/u_reward_display/VGA_data_reg[7]/C
                         clock pessimism             -0.497     1.448    
    SLICE_X34Y22         FDRE (Hold_fdre_C_D)         0.120     1.568    u_reward_logic/u_reward_display/VGA_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_clock/cnt_4Hz_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clock/clk_4Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.458%)  route 0.082ns (30.542%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.563     1.446    u_clock/clk_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  u_clock/cnt_4Hz_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  u_clock/cnt_4Hz_reg[22]/Q
                         net (fo=3, routed)           0.082     1.669    u_clock/cnt_4Hz_reg[22]
    SLICE_X32Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.714 r  u_clock/clk_4Hz_i_1/O
                         net (fo=1, routed)           0.000     1.714    u_clock/p_0_in
    SLICE_X32Y44         FDRE                                         r  u_clock/clk_4Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.832     1.959    u_clock/clk_IBUF_BUFG
    SLICE_X32Y44         FDRE                                         r  u_clock/clk_4Hz_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X32Y44         FDRE (Hold_fdre_C_D)         0.091     1.550    u_clock/clk_4Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u_reward_logic/reward_slowly_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/speedValue_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.765%)  route 0.334ns (64.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.553     1.436    u_reward_logic/clk_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  u_reward_logic/reward_slowly_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  u_reward_logic/reward_slowly_reg/Q
                         net (fo=38, routed)          0.334     1.911    u_game_status_control/reward_slowly
    SLICE_X45Y20         LUT6 (Prop_lut6_I3_O)        0.045     1.956 r  u_game_status_control/speedValue[23]_i_1/O
                         net (fo=1, routed)           0.000     1.956    u_snake_moving/reward_slowly_reg[20]
    SLICE_X45Y20         FDRE                                         r  u_snake_moving/speedValue_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.823     1.950    u_snake_moving/clk_IBUF_BUFG
    SLICE_X45Y20         FDRE                                         r  u_snake_moving/speedValue_reg[23]/C
                         clock pessimism             -0.249     1.701    
    SLICE_X45Y20         FDRE (Hold_fdre_C_D)         0.091     1.792    u_snake_moving/speedValue_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_snake_moving/cube_y_reg[2][0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_snake_moving/cube_y_reg[3][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.882%)  route 0.098ns (34.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.555     1.438    u_snake_moving/clk_IBUF_BUFG
    SLICE_X40Y30         FDPE                                         r  u_snake_moving/cube_y_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDPE (Prop_fdpe_C_Q)         0.141     1.579 r  u_snake_moving/cube_y_reg[2][0]/Q
                         net (fo=3, routed)           0.098     1.677    u_snake_moving/cube_y_reg[2]_1[0]
    SLICE_X41Y30         LUT2 (Prop_lut2_I0_O)        0.048     1.725 r  u_snake_moving/cube_y[3][0]_i_1/O
                         net (fo=1, routed)           0.000     1.725    u_snake_moving/cube_y[3][0]_i_1_n_0
    SLICE_X41Y30         FDCE                                         r  u_snake_moving/cube_y_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=611, routed)         0.823     1.950    u_snake_moving/clk_IBUF_BUFG
    SLICE_X41Y30         FDCE                                         r  u_snake_moving/cube_y_reg[3][0]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X41Y30         FDCE (Hold_fdce_C_D)         0.107     1.558    u_snake_moving/cube_y_reg[3][0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   u_reward_logic/u_reward_information/info_pic_grade/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y14   u_reward_logic/u_reward_information/info_pic_grade/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15   u_reward_logic/u_reward_information/info_pic_protected/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y15   u_reward_logic/u_reward_information/info_pic_protected/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   u_reward_logic/u_reward_information/info_pic_slowly/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14   u_reward_logic/u_reward_information/info_pic_slowly/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y13    u_reward_logic/u_reward_information/addr_protected_reg/CLK
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y16   u_apple_generator/add_cube_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X42Y22   u_apple_generator/apple_x_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X51Y14   u_apple_generator/clk_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y14   u_apple_generator/clk_cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14   u_apple_generator/clk_cnt_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y13   u_apple_generator/clk_cnt_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y14   u_apple_generator/clk_cnt_reg[13]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X49Y14   u_apple_generator/clk_cnt_reg[14]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15   u_apple_generator/clk_cnt_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y14   u_apple_generator/clk_cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y15   u_apple_generator/clk_cnt_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X50Y13   u_apple_generator/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22   u_apple_generator/apple_x_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22   u_apple_generator/apple_x_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X42Y22   u_apple_generator/apple_x_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X41Y22   u_apple_generator/apple_x_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X41Y22   u_apple_generator/apple_x_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   u_apple_generator/apple_y_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   u_apple_generator/apple_y_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X41Y22   u_apple_generator/apple_y_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   u_apple_generator/apple_y_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X40Y22   u_apple_generator/apple_y_reg[4]/C



