#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Feb 15 20:48:42 2024
# Process ID: 120824
# Current directory: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50580 D:\three_verilog\Eth_lwip\HW\Lwip_server_hw\Lwip_server_hw.xpr
# Log file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/vivado.log
# Journal file: D:/three_verilog/Eth_lwip/HW/Lwip_server_hw\vivado.jou
# Running On: LAPTOP-H1858A6E, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16828 MB
#-----------------------------------------------------------
start_gui
open_project D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.xpr
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
open_bd_design {D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd}
upgrade_ip [get_ips  {design_1_xlconstant_2_0 design_1_ps7_0_axi_periph_1 design_1_mult_gen_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_axi_mem_intercon_1 design_1_DMA_Loop_top_0_0 design_1_rst_ps7_0_200M_1 design_1_xlconstant_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_xlconstant_2_0 design_1_ps7_0_axi_periph_1 design_1_mult_gen_0_0 design_1_clk_wiz_0_0 design_1_xlconstant_1_0 design_1_axi_mem_intercon_1 design_1_DMA_Loop_top_0_0 design_1_rst_ps7_0_200M_1 design_1_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_200M_1] }
catch { config_ip_cache -export [get_ips -all design_1_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axilite_reg_deepth256_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_mult_gen_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_Mux_51_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_HDMI_Para_Cut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_DMA_Loop_top_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_DMA_Loop_top_0_0_synth_1 design_1_HDMI_Para_Cut_0_0_synth_1 design_1_Mux_51_0_1_synth_1 design_1_auto_pc_0_synth_1 design_1_auto_pc_1_synth_1 design_1_axilite_reg_deepth256_0_0_synth_1 design_1_clk_wiz_0_0_synth_1 design_1_mult_gen_0_0_synth_1 design_1_processing_system7_0_0_synth_1 design_1_rst_ps7_0_200M_1_synth_1 -jobs 20
wait_on_run design_1_DMA_Loop_top_0_0_synth_1
wait_on_run design_1_HDMI_Para_Cut_0_0_synth_1
wait_on_run design_1_Mux_51_0_1_synth_1
wait_on_run design_1_auto_pc_0_synth_1
wait_on_run design_1_auto_pc_1_synth_1
wait_on_run design_1_axilite_reg_deepth256_0_0_synth_1
wait_on_run design_1_clk_wiz_0_0_synth_1
wait_on_run design_1_mult_gen_0_0_synth_1
wait_on_run design_1_processing_system7_0_0_synth_1
wait_on_run design_1_rst_ps7_0_200M_1_synth_1
export_simulation -of_objects [get_files D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/sim_scripts -ip_user_files_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files -ipstatic_source_dir D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/modelsim} {questa=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/questa} {riviera=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/riviera} {activehdl=D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/Lwip_server_hw.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 20
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file D:/three_verilog/Eth_lwip/HW/Lwip_server_hw/design_1_wrapper.xsa
