$date
	Fri May 06 21:33:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadder_tb $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$scope module uut $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " carry $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
1#
1"
0!
$end
#20
0"
1!
0#
#40
0$
1#
#60
0!
0#
#80
