{
  "design": {
    "design_info": {
      "boundary_crc": "0xA9179B2011610FA6",
      "device": "xcvc1902-vsva2197-2MP-e-S",
      "gen_directory": "../../../../xm107_64b.gen/sources_1/bd/gty_txrx_8lanes_64b",
      "name": "gty_txrx_8lanes_64b",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "gt_bridge_ip_0": "",
      "gt_quad_base": "",
      "gt_quad_base_1": "",
      "bufg_gt": "",
      "bufg_gt_1": "",
      "urlp": "",
      "xlcp": "",
      "util_ds_buf": ""
    },
    "interface_ports": {
      "gt_bridge_ip_0_diff_gt_ref_clock": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "156250000"
          }
        }
      },
      "GT_Serial": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "GT_Serial_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "apb3clk_quad": {
        "direction": "I"
      },
      "gt_reset_gt_bridge_ip_0": {
        "direction": "I"
      },
      "link_status_gt_bridge_ip_0": {
        "direction": "O"
      },
      "txusrclk_gt_bridge_ip_0": {
        "direction": "O"
      },
      "rxusrclk_gt_bridge_ip_0": {
        "direction": "O"
      },
      "rpll_lock_gt_bridge_ip_0": {
        "direction": "O"
      },
      "lcpll_lock_gt_bridge_ip_0": {
        "direction": "O"
      },
      "tx_resetdone_out_gt_bridge_ip_0": {
        "direction": "O"
      },
      "rx_resetdone_out_gt_bridge_ip_0": {
        "direction": "O"
      },
      "rate_sel_gt_bridge_ip_0": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "apb3clk_gt_bridge_ip_0": {
        "direction": "I"
      },
      "reset_rx_pll_and_datapath_in": {
        "direction": "I"
      },
      "reset_rx_datapath_in": {
        "direction": "I"
      },
      "reset_tx_pll_and_datapath_in": {
        "direction": "I"
      },
      "reset_tx_datapath_in": {
        "direction": "I"
      },
      "ch0_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch0_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch1_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch1_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch2_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch2_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch3_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch3_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch4_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch4_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch5_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch5_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch6_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch6_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "ch7_rxdata_ext": {
        "direction": "O",
        "left": "127",
        "right": "0"
      },
      "ch7_txdata_ext": {
        "direction": "I",
        "left": "127",
        "right": "0"
      },
      "hsclk1_rplllock_0": {
        "direction": "O"
      },
      "hsclk1_lcplllock_0": {
        "direction": "O"
      },
      "hsclk0_rplllock_0": {
        "direction": "O"
      },
      "hsclk0_lcplllock_0": {
        "direction": "O"
      },
      "hsclk1_rplllock_1": {
        "direction": "O"
      },
      "hsclk0_rplllock_1": {
        "direction": "O"
      },
      "hsclk1_lcplllock_1": {
        "direction": "O"
      },
      "hsclk0_lcplllock_1": {
        "direction": "O"
      }
    },
    "components": {
      "gt_bridge_ip_0": {
        "vlnv": "xilinx.com:ip:gt_bridge_ip:1.1",
        "xci_name": "gty_txrx_8lanes_64b_gt_bridge_ip_0_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_gt_bridge_ip_0_0\\gty_txrx_8lanes_64b_gt_bridge_ip_0_0.xci",
        "inst_hier_path": "gt_bridge_ip_0",
        "parameters": {
          "BYPASS_MODE": {
            "value": "true"
          },
          "IP_LR0_SETTINGS": {
            "value": "PRESET None RX_PAM_SEL NRZ TX_PAM_SEL NRZ RX_GRAY_BYP true TX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true TX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true TX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false TX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None GT_TYPE GTY GT_DIRECTION DUPLEX TX_LINE_RATE 10.0 TX_PLL_TYPE LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 64 TX_INT_DATA_WIDTH 64 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPLLREFCLK TXPROGDIV_FREQ_ENABLE false TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 322.265625 TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A RX_LINE_RATE 10.0 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 RX_FRACN_ENABLED false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 64 RX_INT_DATA_WIDTH 64 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPLLREFCLK RXPROGDIV_FREQ_ENABLE false RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 322.265625 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE true PCIE_ENABLE false TX_LANE_DESKEW_HDMI_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM 0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 00000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 00000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2 00000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 00000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 00000000 RX_CB_K_1_0 false RX_CB_DISP_1_0 false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 00000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 00000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3 00000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 00000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false RX_CC_MASK_0_1 false RX_CC_VAL_0_1 00000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 00000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3 00000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 00000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 00000000 RX_CC_K_1_1 false RX_CC_DISP_1_1 false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 00000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 00000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ 250 RX_JTOL_FC 5.9988002 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE ENABLE TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 "
          },
          "IP_NO_OF_LANES": {
            "value": "8"
          }
        }
      },
      "gt_quad_base": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "xci_name": "gty_txrx_8lanes_64b_gt_quad_base_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_gt_quad_base_0\\gty_txrx_8lanes_64b_gt_quad_base_0.xci",
        "inst_hier_path": "gt_quad_base",
        "parameters": {
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "QUAD_USAGE": {
            "value": "TX_QUAD_CH {TXQuad_0_/gt_quad_base {/gt_quad_base gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH0,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH1,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH2,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1} TXQuad_1_/gt_quad_base_1 {/gt_quad_base_1 gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH4,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH5,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH6,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH7 MSTRCLK 0,0,0,0 IS_CURRENT_QUAD 0}} RX_QUAD_CH {RXQuad_0_/gt_quad_base {/gt_quad_base gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH0,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH1,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH2,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 1} RXQuad_1_/gt_quad_base_1 {/gt_quad_base_1 gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH4,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH5,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH6,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH7 MSTRCLK 0,0,0,0 IS_CURRENT_QUAD 0}}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "gt_quad_base_1": {
        "vlnv": "xilinx.com:ip:gt_quad_base:1.1",
        "xci_name": "gty_txrx_8lanes_64b_gt_quad_base_1_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_gt_quad_base_1_0\\gty_txrx_8lanes_64b_gt_quad_base_1_0.xci",
        "inst_hier_path": "gt_quad_base_1",
        "parameters": {
          "PORTS_INFO_DICT": {
            "value": "LANE_SEL_DICT {PROT0 {RX0 RX1 RX2 RX3 TX0 TX1 TX2 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }"
          },
          "QUAD_USAGE": {
            "value": "TX_QUAD_CH {TXQuad_-1_/gt_quad_base {/gt_quad_base gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH0,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH1,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH2,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 0} TXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH4,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH5,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH6,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH7 MSTRCLK 0,0,0,0 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_-1_/gt_quad_base {/gt_quad_base gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH0,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH1,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH2,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH3 MSTRCLK 1,0,0,0 IS_CURRENT_QUAD 0} RXQuad_0_/gt_quad_base_1 {/gt_quad_base_1 gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH4,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH5,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH6,gty_txrx_8lanes_64b_gt_bridge_ip_0_0.IP_CH7 MSTRCLK 0,0,0,0 IS_CURRENT_QUAD 1}}"
          },
          "REFCLK_STRING": {
            "value": "HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT0_R0_156.25_MHz_unique1"
          }
        },
        "interface_ports": {
          "APB3_INTF": {
            "vlnv": "xilinx.com:interface:apb_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "APB3_INTF"
          }
        },
        "addressing": {
          "memory_maps": {
            "APB3_INTF": {
              "address_blocks": {
                "Reg": {
                  "base_address": "0",
                  "range": "64K",
                  "width": "16",
                  "usage": "register"
                }
              }
            }
          }
        }
      },
      "bufg_gt": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "xci_name": "gty_txrx_8lanes_64b_bufg_gt_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_bufg_gt_0\\gty_txrx_8lanes_64b_bufg_gt_0.xci",
        "inst_hier_path": "bufg_gt"
      },
      "bufg_gt_1": {
        "vlnv": "xilinx.com:ip:bufg_gt:1.0",
        "xci_name": "gty_txrx_8lanes_64b_bufg_gt_1_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_bufg_gt_1_0\\gty_txrx_8lanes_64b_bufg_gt_1_0.xci",
        "inst_hier_path": "bufg_gt_1"
      },
      "urlp": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "gty_txrx_8lanes_64b_urlp_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_urlp_0\\gty_txrx_8lanes_64b_urlp_0.xci",
        "inst_hier_path": "urlp",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "xlcp": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "gty_txrx_8lanes_64b_xlcp_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_xlcp_0\\gty_txrx_8lanes_64b_xlcp_0.xci",
        "inst_hier_path": "xlcp",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "gty_txrx_8lanes_64b_util_ds_buf_0",
        "xci_path": "ip\\gty_txrx_8lanes_64b_util_ds_buf_0\\gty_txrx_8lanes_64b_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      }
    },
    "interface_nets": {
      "gt_bridge_ip_0_GT_RX0": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX0",
          "gt_quad_base/RX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX1": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX1",
          "gt_quad_base/RX1_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX2": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX2",
          "gt_quad_base/RX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX3": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX3",
          "gt_quad_base/RX3_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX4": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX4",
          "gt_quad_base_1/RX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX5": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX5",
          "gt_quad_base_1/RX1_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX6": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX6",
          "gt_quad_base_1/RX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_RX7": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_RX7",
          "gt_quad_base_1/RX3_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX0": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX0",
          "gt_quad_base/TX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX1": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX1",
          "gt_quad_base/TX1_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX2": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX2",
          "gt_quad_base/TX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX3": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX3",
          "gt_quad_base/TX3_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX4": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX4",
          "gt_quad_base_1/TX0_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX5": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX5",
          "gt_quad_base_1/TX1_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX6": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX6",
          "gt_quad_base_1/TX2_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_GT_TX7": {
        "interface_ports": [
          "gt_bridge_ip_0/GT_TX7",
          "gt_quad_base_1/TX3_GT_IP_Interface"
        ]
      },
      "gt_bridge_ip_0_diff_gt_ref_clock_1": {
        "interface_ports": [
          "gt_bridge_ip_0_diff_gt_ref_clock",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "gt_quad_base_1_GT_NORTHIN_SOUTHOUT": {
        "interface_ports": [
          "gt_quad_base/GT_NORTHOUT_SOUTHIN",
          "gt_quad_base_1/GT_NORTHIN_SOUTHOUT"
        ]
      },
      "gt_quad_base_1_GT_Serial": {
        "interface_ports": [
          "GT_Serial_1",
          "gt_quad_base_1/GT_Serial"
        ]
      },
      "gt_quad_base_GT_Serial": {
        "interface_ports": [
          "GT_Serial",
          "gt_quad_base/GT_Serial"
        ]
      }
    },
    "nets": {
      "apb3clk_gt_bridge_ip_0_1": {
        "ports": [
          "apb3clk_gt_bridge_ip_0",
          "gt_bridge_ip_0/apb3clk"
        ]
      },
      "apb3clk_quad_1": {
        "ports": [
          "apb3clk_quad",
          "gt_quad_base/apb3clk",
          "gt_quad_base_1/apb3clk"
        ]
      },
      "bufg_gt_1_usrclk": {
        "ports": [
          "bufg_gt_1/usrclk",
          "gt_bridge_ip_0/gt_txusrclk",
          "gt_quad_base/ch0_txusrclk",
          "gt_quad_base/ch1_txusrclk",
          "gt_quad_base/ch2_txusrclk",
          "gt_quad_base/ch3_txusrclk",
          "gt_quad_base_1/ch0_txusrclk",
          "gt_quad_base_1/ch1_txusrclk",
          "gt_quad_base_1/ch2_txusrclk",
          "gt_quad_base_1/ch3_txusrclk"
        ]
      },
      "bufg_gt_usrclk": {
        "ports": [
          "bufg_gt/usrclk",
          "gt_bridge_ip_0/gt_rxusrclk",
          "gt_quad_base/ch0_rxusrclk",
          "gt_quad_base/ch1_rxusrclk",
          "gt_quad_base/ch2_rxusrclk",
          "gt_quad_base/ch3_rxusrclk",
          "gt_quad_base_1/ch0_rxusrclk",
          "gt_quad_base_1/ch1_rxusrclk",
          "gt_quad_base_1/ch2_rxusrclk",
          "gt_quad_base_1/ch3_rxusrclk"
        ]
      },
      "ch0_txdata_ext_1": {
        "ports": [
          "ch0_txdata_ext",
          "gt_bridge_ip_0/ch0_txdata_ext"
        ]
      },
      "ch1_txdata_ext_1": {
        "ports": [
          "ch1_txdata_ext",
          "gt_bridge_ip_0/ch1_txdata_ext"
        ]
      },
      "ch2_txdata_ext_1": {
        "ports": [
          "ch2_txdata_ext",
          "gt_bridge_ip_0/ch2_txdata_ext"
        ]
      },
      "ch3_txdata_ext_1": {
        "ports": [
          "ch3_txdata_ext",
          "gt_bridge_ip_0/ch3_txdata_ext"
        ]
      },
      "ch4_txdata_ext_1": {
        "ports": [
          "ch4_txdata_ext",
          "gt_bridge_ip_0/ch4_txdata_ext"
        ]
      },
      "ch5_txdata_ext_1": {
        "ports": [
          "ch5_txdata_ext",
          "gt_bridge_ip_0/ch5_txdata_ext"
        ]
      },
      "ch6_txdata_ext_1": {
        "ports": [
          "ch6_txdata_ext",
          "gt_bridge_ip_0/ch6_txdata_ext"
        ]
      },
      "ch7_txdata_ext_1": {
        "ports": [
          "ch7_txdata_ext",
          "gt_bridge_ip_0/ch7_txdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch0_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch0_rxdata_ext",
          "ch0_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch1_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch1_rxdata_ext",
          "ch1_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch2_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch2_rxdata_ext",
          "ch2_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch3_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch3_rxdata_ext",
          "ch3_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch4_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch4_rxdata_ext",
          "ch4_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch5_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch5_rxdata_ext",
          "ch5_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch6_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch6_rxdata_ext",
          "ch6_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_ch7_rxdata_ext": {
        "ports": [
          "gt_bridge_ip_0/ch7_rxdata_ext",
          "ch7_rxdata_ext"
        ]
      },
      "gt_bridge_ip_0_lcpll_lock_out": {
        "ports": [
          "gt_bridge_ip_0/lcpll_lock_out",
          "lcpll_lock_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_link_status_out": {
        "ports": [
          "gt_bridge_ip_0/link_status_out",
          "link_status_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_rpll_lock_out": {
        "ports": [
          "gt_bridge_ip_0/rpll_lock_out",
          "rpll_lock_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_rx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_0/rx_resetdone_out",
          "rx_resetdone_out_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_rxusrclk_out": {
        "ports": [
          "gt_bridge_ip_0/rxusrclk_out",
          "rxusrclk_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_tx_resetdone_out": {
        "ports": [
          "gt_bridge_ip_0/tx_resetdone_out",
          "tx_resetdone_out_gt_bridge_ip_0"
        ]
      },
      "gt_bridge_ip_0_txusrclk_out": {
        "ports": [
          "gt_bridge_ip_0/txusrclk_out",
          "txusrclk_gt_bridge_ip_0"
        ]
      },
      "gt_quad_base_1_gtpowergood": {
        "ports": [
          "gt_quad_base_1/gtpowergood",
          "xlcp/In1"
        ]
      },
      "gt_quad_base_1_hsclk0_lcplllock": {
        "ports": [
          "gt_quad_base_1/hsclk0_lcplllock",
          "hsclk0_lcplllock_1"
        ]
      },
      "gt_quad_base_1_hsclk0_rplllock": {
        "ports": [
          "gt_quad_base_1/hsclk0_rplllock",
          "hsclk0_rplllock_1"
        ]
      },
      "gt_quad_base_1_hsclk1_lcplllock": {
        "ports": [
          "gt_quad_base_1/hsclk1_lcplllock",
          "hsclk1_lcplllock_1"
        ]
      },
      "gt_quad_base_1_hsclk1_rplllock": {
        "ports": [
          "gt_quad_base_1/hsclk1_rplllock",
          "hsclk1_rplllock_1"
        ]
      },
      "gt_quad_base_ch0_rxoutclk": {
        "ports": [
          "gt_quad_base/ch0_rxoutclk",
          "bufg_gt/outclk"
        ]
      },
      "gt_quad_base_ch0_txoutclk": {
        "ports": [
          "gt_quad_base/ch0_txoutclk",
          "bufg_gt_1/outclk"
        ]
      },
      "gt_quad_base_gtpowergood": {
        "ports": [
          "gt_quad_base/gtpowergood",
          "xlcp/In0"
        ]
      },
      "gt_quad_base_hsclk0_lcplllock": {
        "ports": [
          "gt_quad_base/hsclk0_lcplllock",
          "hsclk0_lcplllock_0"
        ]
      },
      "gt_quad_base_hsclk0_rplllock": {
        "ports": [
          "gt_quad_base/hsclk0_rplllock",
          "hsclk0_rplllock_0"
        ]
      },
      "gt_quad_base_hsclk1_lcplllock": {
        "ports": [
          "gt_quad_base/hsclk1_lcplllock",
          "hsclk1_lcplllock_0"
        ]
      },
      "gt_quad_base_hsclk1_rplllock": {
        "ports": [
          "gt_quad_base/hsclk1_rplllock",
          "hsclk1_rplllock_0"
        ]
      },
      "gt_reset_gt_bridge_ip_0_1": {
        "ports": [
          "gt_reset_gt_bridge_ip_0",
          "gt_bridge_ip_0/gtreset_in"
        ]
      },
      "rate_sel_gt_bridge_ip_0_1": {
        "ports": [
          "rate_sel_gt_bridge_ip_0",
          "gt_bridge_ip_0/rate_sel"
        ]
      },
      "reset_rx_datapath_in_1": {
        "ports": [
          "reset_rx_datapath_in",
          "gt_bridge_ip_0/reset_rx_datapath_in"
        ]
      },
      "reset_rx_pll_and_datapath_in_1": {
        "ports": [
          "reset_rx_pll_and_datapath_in",
          "gt_bridge_ip_0/reset_rx_pll_and_datapath_in"
        ]
      },
      "reset_tx_datapath_in_1": {
        "ports": [
          "reset_tx_datapath_in",
          "gt_bridge_ip_0/reset_tx_datapath_in"
        ]
      },
      "reset_tx_pll_and_datapath_in_1": {
        "ports": [
          "reset_tx_pll_and_datapath_in",
          "gt_bridge_ip_0/reset_tx_pll_and_datapath_in"
        ]
      },
      "urlp_Res": {
        "ports": [
          "urlp/Res",
          "gt_bridge_ip_0/gtpowergood"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "gt_quad_base/GT_REFCLK0",
          "gt_quad_base_1/GT_REFCLK0"
        ]
      },
      "xlcp_dout": {
        "ports": [
          "xlcp/dout",
          "urlp/Op1"
        ]
      }
    }
  }
}