{
  "name": "core_arch::x86::avx512f::_mm512_maskz_srli_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::avx512f::_mm512_setzero_si512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Returns vector of type `__m512i` with all elements set to zero.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_setzero_si512&expand=5024)\n",
      "adt": {
        "core_arch::x86::__m512i": "Constructor"
      }
    },
    "core_arch::x86::__m512i::as_u64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x8": "Constructor"
      }
    },
    "core_arch::simd::u64x8::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x8": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_select_bitmask": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a bitmask.\n\n `M` must be an unsigned integer or array of `u8`, matching `simd_bitmask`.\n\n `T` must be a vector.\n\n For each element, if the bit in `mask` is `1`, select the element from\n `if_true`.  If the corresponding bit in `mask` is `0`, select the element from\n `if_false`.\n The remaining bits of the mask are ignored.\n\n The bitmask bit order matches `simd_bitmask`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::u64x8": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512f::_mm512_maskz_srli_epi64"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:20003:1: 20013:2",
  "src": "pub fn _mm512_maskz_srli_epi64<const IMM8: u32>(k: __mmask8, a: __m512i) -> __m512i {\n    unsafe {\n        static_assert_uimm_bits!(IMM8, 8);\n        if IMM8 >= 64 {\n            _mm512_setzero_si512()\n        } else {\n            let shf = simd_shr(a.as_u64x8(), u64x8::splat(IMM8 as u64));\n            transmute(simd_select_bitmask(k, shf, u64x8::ZERO))\n        }\n    }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm512_maskz_srli_epi64(_1: u8, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _3: bool;\n    let  _4: core_arch::simd::u64x8;\n    let mut _5: core_arch::simd::u64x8;\n    let mut _6: core_arch::simd::u64x8;\n    let mut _7: u64;\n    let mut _8: core_arch::simd::u64x8;\n    debug k => _1;\n    debug a => _2;\n    debug shf => _4;\n    bb0: {\n        StorageLive(_3);\n        _3 = Ge(IMM8, 64_u32);\n        switchInt(move _3) -> [0: bb2, otherwise: bb1];\n    }\n    bb1: {\n        _0 = core_arch::x86::avx512f::_mm512_setzero_si512() -> [return: bb7, unwind unreachable];\n    }\n    bb2: {\n        StorageLive(_5);\n        _5 = core_arch::x86::__m512i::as_u64x8(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = IMM8 as u64;\n        _6 = core_arch::simd::u64x8::splat(move _7) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_7);\n        _4 = intrinsics::simd::simd_shr::<core_arch::simd::u64x8>(move _5, move _6) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageDead(_6);\n        StorageDead(_5);\n        StorageLive(_8);\n        _8 = intrinsics::simd::simd_select_bitmask::<u8, core_arch::simd::u64x8>(_1, _4, core_arch::simd::u64x8::ZERO) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _0 = move _8 as core_arch::x86::__m512i;\n        StorageDead(_8);\n        goto -> bb7;\n    }\n    bb7: {\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Shift packed 64-bit integers in a right by imm8 while shifting in zeros, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_maskz_srli_epi64&expand=5530)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}