
*** Running vivado
    with args -log UART.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART.tcl


****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source UART.tcl -notrace
Command: synth_design -top UART -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26765
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2428.883 ; gain = 0.000 ; free physical = 151 ; free virtual = 12598
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'UART' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:3]
INFO: [Synth 8-6157] synthesizing module 'MUX_2_To_1' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/MUX_2_To_1.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'MUX_2_To_1' (1#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/MUX_2_To_1.sv:3]
INFO: [Synth 8-6157] synthesizing module 'UART_Transmitter' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART_Transmitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Register_8_Bit' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Register_8_Bit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Register_8_Bit' (2#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Register_8_Bit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Shift_Register_8_Bit' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Shift_Register_8_Bit.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Flip_Flop' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Flip_Flop.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Flip_Flop' (3#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Flip_Flop.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Shift_Register_8_Bit' (4#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Shift_Register_8_Bit.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_Transmitter' (5#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART_Transmitter.sv:3]
INFO: [Synth 8-6157] synthesizing module 'UART_Receiver' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART_Receiver.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'UART_Receiver' (6#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART_Receiver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Four_Digit_Driver' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Digit_Logic' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Digit_Logic.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'Digit_Logic' (7#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Digit_Logic.sv:3]
WARNING: [Synth 8-567] referenced signal 'regNum' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:13]
WARNING: [Synth 8-567] referenced signal 'dataByte' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'Four_Digit_Driver' (8#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:3]
WARNING: [Synth 8-567] referenced signal 'r3' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 'r2' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 'r1' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 'r0' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 't3' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 't2' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 't1' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
WARNING: [Synth 8-567] referenced signal 't0' should be on the sensitivity list [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'UART' (9#1) [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/UART.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2428.883 ; gain = 0.000 ; free physical = 465 ; free virtual = 12610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.883 ; gain = 0.000 ; free physical = 1227 ; free virtual = 13372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2428.883 ; gain = 0.000 ; free physical = 1227 ; free virtual = 13372
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2428.883 ; gain = 0.000 ; free physical = 1251 ; free virtual = 13396
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Stage_4_Config/new/UART_Auto_Config.xdc]
Finished Parsing XDC File [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Stage_4_Config/new/UART_Auto_Config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/Stage_4_Config/new/UART_Auto_Config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/UART_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/UART_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.742 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13244
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.742 ; gain = 0.000 ; free physical = 1098 ; free virtual = 13244
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1173 ; free virtual = 13324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1173 ; free virtual = 13324
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1180 ; free virtual = 13330
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'anode_reg' in module 'Four_Digit_Driver'
WARNING: [Synth 8-327] inferring latch for variable 'eights_reg' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:10]
WARNING: [Synth 8-327] inferring latch for variable 'fours_reg' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:10]
WARNING: [Synth 8-327] inferring latch for variable 'twos_reg' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:10]
WARNING: [Synth 8-327] inferring latch for variable 'ones_reg' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:10]
WARNING: [Synth 8-327] inferring latch for variable 'isLetter_reg' [/home/huseyin/VivadoProjects/Term_Project/Term_Project.srcs/sources_1/new/Four_Digit_Driver.sv:10]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1175 ; free virtual = 13325
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	                8 Bit    Registers := 10    
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   7 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 37    
	   5 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1180 ; free virtual = 13334
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1070 ; free virtual = 13225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1057 ; free virtual = 13211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1049 ; free virtual = 13204
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|UART        | receptionModule/RXBUF3/out_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | receptionModule/RXBUF3/out_reg | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
+------------+--------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    24|
|3     |LUT1   |     6|
|4     |LUT2   |     3|
|5     |LUT3   |    15|
|6     |LUT4   |    21|
|7     |LUT5   |    25|
|8     |LUT6   |    39|
|9     |MUXF7  |     4|
|10    |SRL16E |    16|
|11    |FDRE   |   175|
|12    |FDSE   |     1|
|13    |LD     |     4|
|14    |LDC    |     1|
|15    |IBUF   |    16|
|16    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.742 ; gain = 31.859 ; free physical = 1068 ; free virtual = 13219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 2460.742 ; gain = 0.000 ; free physical = 1117 ; free virtual = 13268
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 2460.750 ; gain = 31.859 ; free physical = 1117 ; free virtual = 13268
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2460.750 ; gain = 0.000 ; free physical = 1209 ; free virtual = 13360
INFO: [Netlist 29-17] Analyzing 33 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.750 ; gain = 0.000 ; free physical = 1158 ; free virtual = 13313
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LD => LDCE: 4 instances
  LDC => LDCE (inverted pins: G): 1 instance 

Synth Design complete, checksum: 84ec3a7c
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:45 . Memory (MB): peak = 2460.750 ; gain = 32.023 ; free physical = 1240 ; free virtual = 13391
INFO: [Common 17-1381] The checkpoint '/home/huseyin/VivadoProjects/Term_Project/Term_Project.runs/synth_1/UART.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_utilization_synth.rpt -pb UART_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 04:25:49 2024...
