#-----------------------------------------------------------
# xsim v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul  5 18:26:42 2022
# Process ID: 21892
# Current directory: C:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/fisr/xsim_script.tcl}
# Log file: C:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/fisr/xsim_script.tcl
# xsim {fisr} -autoloadwcfg -tclbatch {fisr.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source fisr.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set y_group [add_wave_group y(wire) -into $coutputgroup]
## add_wave /apatb_fisr_top/AESL_inst_fisr/y_ap_vld -into $y_group -color #ffff00 -radix hex
## add_wave /apatb_fisr_top/AESL_inst_fisr/y -into $y_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set x_group [add_wave_group x(wire) -into $cinputgroup]
## add_wave /apatb_fisr_top/AESL_inst_fisr/x -into $x_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_start -into $blocksiggroup
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_done -into $blocksiggroup
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_idle -into $blocksiggroup
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fisr_top/AESL_inst_fisr/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fisr_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fisr_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fisr_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fisr_top/LENGTH_x -into $tb_portdepth_group -radix hex
## add_wave /apatb_fisr_top/LENGTH_y -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_y_group [add_wave_group y(wire) -into $tbcoutputgroup]
## add_wave /apatb_fisr_top/y_ap_vld -into $tb_y_group -color #ffff00 -radix hex
## add_wave /apatb_fisr_top/y -into $tb_y_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_x_group [add_wave_group x(wire) -into $tbcinputgroup]
## add_wave /apatb_fisr_top/x -into $tb_x_group -radix hex
## save_wave_config fisr.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_fisr_top/AESL_inst_fisr/fisr_fsub_32ns_32bkb_U1/fisr_ap_fsub_3_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.1\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 385 ns  Iteration: 1  Process: /apatb_fisr_top/generate_sim_done_proc  File: C:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/sim/vhdl/fisr.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 385 ns  Iteration: 1  Process: /apatb_fisr_top/generate_sim_done_proc  File: C:/Users/Kamil/Desktop/fisr/fisr_hls/solution1/sim/vhdl/fisr.autotb.vhd
$finish called at time : 385 ns
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul  5 18:26:51 2022...
