

================================================================
== Vitis HLS Report for 'pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_29_2'
================================================================
* Date:           Wed Feb 25 16:06:03 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        unet_pvm_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.422 ns|     0.50 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       34|       34|  0.170 us|  0.170 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_2  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     121|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      45|    -|
|Register         |        -|     -|     610|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     610|     186|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |sparsemux_9_2_18_1_1_U7  |sparsemux_9_2_18_1_1  |        0|   0|  0|  20|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   0|  0|  20|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_646_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln32_1_fu_957_p2   |         +|   0|  0|  26|          19|          19|
    |mean_1_fu_951_p2       |         +|   0|  0|  25|          18|          18|
    |and_ln32_fu_985_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln29_fu_640_p2    |      icmp|   0|  0|  14|           6|           7|
    |mean_2_fu_1005_p3      |    select|   0|  0|  17|           1|          18|
    |select_ln32_fu_997_p3  |    select|   0|  0|  18|           1|          17|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln32_1_fu_991_p2   |       xor|   0|  0|   2|           1|           1|
    |xor_ln32_fu_979_p2     |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          55|          86|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_2     |   9|          2|    6|         12|
    |c_fu_206                 |   9|          2|    6|         12|
    |mean_fu_202              |   9|          2|   18|         36|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   32|         64|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_206                 |   6|   0|    6|          0|
    |mean_fu_202              |  18|   0|   18|          0|
    |trunc_ln29_1_reg_1364    |   2|   0|    2|          0|
    |trunc_ln29_reg_1360      |   5|   0|    5|          0|
    |x_10_fu_250              |  18|   0|   18|          0|
    |x_11_fu_254              |  18|   0|   18|          0|
    |x_12_fu_258              |  18|   0|   18|          0|
    |x_13_fu_262              |  18|   0|   18|          0|
    |x_14_fu_266              |  18|   0|   18|          0|
    |x_15_fu_270              |  18|   0|   18|          0|
    |x_16_fu_274              |  18|   0|   18|          0|
    |x_17_fu_278              |  18|   0|   18|          0|
    |x_18_fu_282              |  18|   0|   18|          0|
    |x_19_fu_286              |  18|   0|   18|          0|
    |x_1_fu_214               |  18|   0|   18|          0|
    |x_20_fu_290              |  18|   0|   18|          0|
    |x_21_fu_294              |  18|   0|   18|          0|
    |x_22_fu_298              |  18|   0|   18|          0|
    |x_23_fu_302              |  18|   0|   18|          0|
    |x_24_fu_306              |  18|   0|   18|          0|
    |x_25_fu_310              |  18|   0|   18|          0|
    |x_26_fu_314              |  18|   0|   18|          0|
    |x_27_fu_318              |  18|   0|   18|          0|
    |x_28_fu_322              |  18|   0|   18|          0|
    |x_29_fu_326              |  18|   0|   18|          0|
    |x_2_fu_218               |  18|   0|   18|          0|
    |x_30_fu_330              |  18|   0|   18|          0|
    |x_31_fu_334              |  18|   0|   18|          0|
    |x_3_fu_222               |  18|   0|   18|          0|
    |x_4_fu_226               |  18|   0|   18|          0|
    |x_5_fu_230               |  18|   0|   18|          0|
    |x_6_fu_234               |  18|   0|   18|          0|
    |x_7_fu_238               |  18|   0|   18|          0|
    |x_8_fu_242               |  18|   0|   18|          0|
    |x_9_fu_246               |  18|   0|   18|          0|
    |x_fu_210                 |  18|   0|   18|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 610|   0|  610|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|                                RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                         |    C Type    |
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+
|ap_clk                                                                  |   in|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_rst                                                                  |   in|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_start                                                                |   in|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_done                                                                 |  out|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_idle                                                                 |  out|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|ap_ready                                                                |  out|    1|  ap_ctrl_hs|       pvm_split_and_norm<config_enc5>_Pipeline_VITIS_LOOP_29_2|  return value|
|t                                                                       |   in|    4|     ap_none|                                                              t|        scalar|
|x_31_out                                                                |  out|   18|      ap_vld|                                                       x_31_out|       pointer|
|x_31_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_31_out|       pointer|
|x_30_out                                                                |  out|   18|      ap_vld|                                                       x_30_out|       pointer|
|x_30_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_30_out|       pointer|
|x_29_out                                                                |  out|   18|      ap_vld|                                                       x_29_out|       pointer|
|x_29_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_29_out|       pointer|
|x_28_out                                                                |  out|   18|      ap_vld|                                                       x_28_out|       pointer|
|x_28_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_28_out|       pointer|
|x_27_out                                                                |  out|   18|      ap_vld|                                                       x_27_out|       pointer|
|x_27_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_27_out|       pointer|
|x_26_out                                                                |  out|   18|      ap_vld|                                                       x_26_out|       pointer|
|x_26_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_26_out|       pointer|
|x_25_out                                                                |  out|   18|      ap_vld|                                                       x_25_out|       pointer|
|x_25_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_25_out|       pointer|
|x_24_out                                                                |  out|   18|      ap_vld|                                                       x_24_out|       pointer|
|x_24_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_24_out|       pointer|
|x_23_out                                                                |  out|   18|      ap_vld|                                                       x_23_out|       pointer|
|x_23_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_23_out|       pointer|
|x_22_out                                                                |  out|   18|      ap_vld|                                                       x_22_out|       pointer|
|x_22_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_22_out|       pointer|
|x_21_out                                                                |  out|   18|      ap_vld|                                                       x_21_out|       pointer|
|x_21_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_21_out|       pointer|
|x_20_out                                                                |  out|   18|      ap_vld|                                                       x_20_out|       pointer|
|x_20_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_20_out|       pointer|
|x_19_out                                                                |  out|   18|      ap_vld|                                                       x_19_out|       pointer|
|x_19_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_19_out|       pointer|
|x_18_out                                                                |  out|   18|      ap_vld|                                                       x_18_out|       pointer|
|x_18_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_18_out|       pointer|
|x_17_out                                                                |  out|   18|      ap_vld|                                                       x_17_out|       pointer|
|x_17_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_17_out|       pointer|
|x_16_out                                                                |  out|   18|      ap_vld|                                                       x_16_out|       pointer|
|x_16_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_16_out|       pointer|
|x_15_out                                                                |  out|   18|      ap_vld|                                                       x_15_out|       pointer|
|x_15_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_15_out|       pointer|
|x_14_out                                                                |  out|   18|      ap_vld|                                                       x_14_out|       pointer|
|x_14_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_14_out|       pointer|
|x_13_out                                                                |  out|   18|      ap_vld|                                                       x_13_out|       pointer|
|x_13_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_13_out|       pointer|
|x_12_out                                                                |  out|   18|      ap_vld|                                                       x_12_out|       pointer|
|x_12_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_12_out|       pointer|
|x_11_out                                                                |  out|   18|      ap_vld|                                                       x_11_out|       pointer|
|x_11_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_11_out|       pointer|
|x_10_out                                                                |  out|   18|      ap_vld|                                                       x_10_out|       pointer|
|x_10_out_ap_vld                                                         |  out|    1|      ap_vld|                                                       x_10_out|       pointer|
|x_9_out                                                                 |  out|   18|      ap_vld|                                                        x_9_out|       pointer|
|x_9_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_9_out|       pointer|
|x_8_out                                                                 |  out|   18|      ap_vld|                                                        x_8_out|       pointer|
|x_8_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_8_out|       pointer|
|x_7_out                                                                 |  out|   18|      ap_vld|                                                        x_7_out|       pointer|
|x_7_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_7_out|       pointer|
|x_6_out                                                                 |  out|   18|      ap_vld|                                                        x_6_out|       pointer|
|x_6_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_6_out|       pointer|
|x_5_out                                                                 |  out|   18|      ap_vld|                                                        x_5_out|       pointer|
|x_5_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_5_out|       pointer|
|x_4_out                                                                 |  out|   18|      ap_vld|                                                        x_4_out|       pointer|
|x_4_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_4_out|       pointer|
|x_3_out                                                                 |  out|   18|      ap_vld|                                                        x_3_out|       pointer|
|x_3_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_3_out|       pointer|
|x_2_out                                                                 |  out|   18|      ap_vld|                                                        x_2_out|       pointer|
|x_2_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_2_out|       pointer|
|x_1_out                                                                 |  out|   18|      ap_vld|                                                        x_1_out|       pointer|
|x_1_out_ap_vld                                                          |  out|    1|      ap_vld|                                                        x_1_out|       pointer|
|x_out                                                                   |  out|   18|      ap_vld|                                                          x_out|       pointer|
|x_out_ap_vld                                                            |  out|    1|      ap_vld|                                                          x_out|       pointer|
|mean_1_out                                                              |  out|   18|      ap_vld|                                                     mean_1_out|       pointer|
|mean_1_out_ap_vld                                                       |  out|    1|      ap_vld|                                                     mean_1_out|       pointer|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_3|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_2|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_address0  |  out|    7|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_ce0       |  out|    1|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1_q0        |   in|   18|   ap_memory|  unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_1|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_address0    |  out|    7|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_ce0         |  out|    1|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
|unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out_q0          |   in|   18|   ap_memory|    unet_pvm_top_ap_fixed_ap_fixed_ap_fixed_18_8_0_0_0_enc4_out|         array|
+------------------------------------------------------------------------+-----+-----+------------+---------------------------------------------------------------+--------------+

