-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity GenerateProof_expand_seed_Pipeline_PROCESS_CHUNKS is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    r_strm_0_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    r_strm_0_full_n : IN STD_LOGIC;
    r_strm_0_write : OUT STD_LOGIC;
    r_strm_0_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_0_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_1_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    r_strm_1_full_n : IN STD_LOGIC;
    r_strm_1_write : OUT STD_LOGIC;
    r_strm_1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_2_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    r_strm_2_full_n : IN STD_LOGIC;
    r_strm_2_write : OUT STD_LOGIC;
    r_strm_2_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_2_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_3_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    r_strm_3_full_n : IN STD_LOGIC;
    r_strm_3_write : OUT STD_LOGIC;
    r_strm_3_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    r_strm_3_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
    sd_load : IN STD_LOGIC_VECTOR (127 downto 0);
    sd_load_1 : IN STD_LOGIC_VECTOR (127 downto 0);
    sd_load_2 : IN STD_LOGIC_VECTOR (127 downto 0);
    sd_load_3 : IN STD_LOGIC_VECTOR (127 downto 0) );
end;


architecture behav of GenerateProof_expand_seed_Pipeline_PROCESS_CHUNKS is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_9E : STD_LOGIC_VECTOR (7 downto 0) := "10011110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter20 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter21 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter22 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter23 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter24 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln24_fu_182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal r_strm_0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal r_strm_1_blk_n : STD_LOGIC;
    signal r_strm_2_blk_n : STD_LOGIC;
    signal r_strm_3_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cur_iv_fu_206_p2 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_130_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_130_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_130_ap_ce : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call6 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp48 : BOOLEAN;
    signal grp_PRG_1_fu_141_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_141_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_141_ap_ce : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call11 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp49 : BOOLEAN;
    signal grp_PRG_1_fu_152_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_152_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_152_ap_ce : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp50 : BOOLEAN;
    signal grp_PRG_1_fu_163_ap_return_0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_163_ap_return_1 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_PRG_1_fu_163_ap_ce : STD_LOGIC;
    signal ap_block_state25_pp0_stage0_iter24_ignore_call21 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp51 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp48 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp49 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp50 : BOOLEAN;
    signal ap_block_pp0_stage0_ignoreCallOp51 : BOOLEAN;
    signal s_fu_68 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal s_3_fu_188_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_s_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal mul_fu_194_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal conv3_i12_i_i1_fu_202_p1 : STD_LOGIC_VECTOR (127 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter19_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter20_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter21_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter22_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter23_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component GenerateProof_PRG_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        iv_val : IN STD_LOGIC_VECTOR (127 downto 0);
        seed : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (127 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component GenerateProof_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_PRG_1_fu_130 : component GenerateProof_PRG_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        iv_val => cur_iv_fu_206_p2,
        seed => sd_load,
        ap_return_0 => grp_PRG_1_fu_130_ap_return_0,
        ap_return_1 => grp_PRG_1_fu_130_ap_return_1,
        ap_ce => grp_PRG_1_fu_130_ap_ce);

    grp_PRG_1_fu_141 : component GenerateProof_PRG_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        iv_val => cur_iv_fu_206_p2,
        seed => sd_load_1,
        ap_return_0 => grp_PRG_1_fu_141_ap_return_0,
        ap_return_1 => grp_PRG_1_fu_141_ap_return_1,
        ap_ce => grp_PRG_1_fu_141_ap_ce);

    grp_PRG_1_fu_152 : component GenerateProof_PRG_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        iv_val => cur_iv_fu_206_p2,
        seed => sd_load_2,
        ap_return_0 => grp_PRG_1_fu_152_ap_return_0,
        ap_return_1 => grp_PRG_1_fu_152_ap_return_1,
        ap_ce => grp_PRG_1_fu_152_ap_ce);

    grp_PRG_1_fu_163 : component GenerateProof_PRG_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        iv_val => cur_iv_fu_206_p2,
        seed => sd_load_3,
        ap_return_0 => grp_PRG_1_fu_163_ap_return_0,
        ap_return_1 => grp_PRG_1_fu_163_ap_return_1,
        ap_ce => grp_PRG_1_fu_163_ap_ce);

    flow_control_loop_pipe_sequential_init_U : component GenerateProof_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter20_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter20 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter21_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter21 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter22_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter22 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter23_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter23 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter24_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter24 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    s_fu_68_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln24_fu_182_p2 = ap_const_lv1_0))) then 
                    s_fu_68 <= s_3_fu_188_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    s_fu_68 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
                ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
                ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
                ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
                ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp48_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24_ignore_call6)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp48 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24_ignore_call6));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp49_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24_ignore_call11)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp49 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24_ignore_call11));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp50_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24_ignore_call16)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp50 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24_ignore_call16));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp51_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24_ignore_call21)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp51 <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24_ignore_call21));
    end process;

        ap_block_pp0_stage0_ignoreCallOp48 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp49 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp50 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_ignoreCallOp51 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_state25_pp0_stage0_iter24)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter24));
    end process;


    ap_block_state25_pp0_stage0_iter24_assign_proc : process(r_strm_0_full_n, r_strm_1_full_n, r_strm_2_full_n, r_strm_3_full_n)
    begin
                ap_block_state25_pp0_stage0_iter24 <= ((r_strm_3_full_n = ap_const_logic_0) or (r_strm_2_full_n = ap_const_logic_0) or (r_strm_1_full_n = ap_const_logic_0) or (r_strm_0_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call11_assign_proc : process(r_strm_0_full_n, r_strm_1_full_n, r_strm_2_full_n, r_strm_3_full_n)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call11 <= ((r_strm_3_full_n = ap_const_logic_0) or (r_strm_2_full_n = ap_const_logic_0) or (r_strm_1_full_n = ap_const_logic_0) or (r_strm_0_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call16_assign_proc : process(r_strm_0_full_n, r_strm_1_full_n, r_strm_2_full_n, r_strm_3_full_n)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call16 <= ((r_strm_3_full_n = ap_const_logic_0) or (r_strm_2_full_n = ap_const_logic_0) or (r_strm_1_full_n = ap_const_logic_0) or (r_strm_0_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call21_assign_proc : process(r_strm_0_full_n, r_strm_1_full_n, r_strm_2_full_n, r_strm_3_full_n)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call21 <= ((r_strm_3_full_n = ap_const_logic_0) or (r_strm_2_full_n = ap_const_logic_0) or (r_strm_1_full_n = ap_const_logic_0) or (r_strm_0_full_n = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage0_iter24_ignore_call6_assign_proc : process(r_strm_0_full_n, r_strm_1_full_n, r_strm_2_full_n, r_strm_3_full_n)
    begin
                ap_block_state25_pp0_stage0_iter24_ignore_call6 <= ((r_strm_3_full_n = ap_const_logic_0) or (r_strm_2_full_n = ap_const_logic_0) or (r_strm_1_full_n = ap_const_logic_0) or (r_strm_0_full_n = ap_const_logic_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln24_fu_182_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln24_fu_182_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter23_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter23_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19, ap_enable_reg_pp0_iter20, ap_enable_reg_pp0_iter21, ap_enable_reg_pp0_iter22, ap_enable_reg_pp0_iter23, ap_enable_reg_pp0_iter24)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_0) and (ap_enable_reg_pp0_iter23 = ap_const_logic_0) and (ap_enable_reg_pp0_iter22 = ap_const_logic_0) and (ap_enable_reg_pp0_iter21 = ap_const_logic_0) and (ap_enable_reg_pp0_iter20 = ap_const_logic_0) and (ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) 
    and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_s_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, s_fu_68, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_s_2 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_s_2 <= s_fu_68;
        end if; 
    end process;

    conv3_i12_i_i1_fu_202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_fu_194_p3),128));
    cur_iv_fu_206_p2 <= std_logic_vector(unsigned(conv3_i12_i_i1_fu_202_p1) + unsigned(iv_val));

    grp_PRG_1_fu_130_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp48)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp48))) then 
            grp_PRG_1_fu_130_ap_ce <= ap_const_logic_1;
        else 
            grp_PRG_1_fu_130_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_PRG_1_fu_141_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp49)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp49))) then 
            grp_PRG_1_fu_141_ap_ce <= ap_const_logic_1;
        else 
            grp_PRG_1_fu_141_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_PRG_1_fu_152_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp50)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp50))) then 
            grp_PRG_1_fu_152_ap_ce <= ap_const_logic_1;
        else 
            grp_PRG_1_fu_152_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_PRG_1_fu_163_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp51)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp51))) then 
            grp_PRG_1_fu_163_ap_ce <= ap_const_logic_1;
        else 
            grp_PRG_1_fu_163_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln24_fu_182_p2 <= "1" when (ap_sig_allocacmp_s_2 = ap_const_lv8_9E) else "0";
    mul_fu_194_p3 <= (ap_sig_allocacmp_s_2 & ap_const_lv1_0);

    r_strm_0_blk_n_assign_proc : process(ap_enable_reg_pp0_iter24, r_strm_0_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            r_strm_0_blk_n <= r_strm_0_full_n;
        else 
            r_strm_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_strm_0_din <= (grp_PRG_1_fu_130_ap_return_1 & grp_PRG_1_fu_130_ap_return_0);

    r_strm_0_write_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            r_strm_0_write <= ap_const_logic_1;
        else 
            r_strm_0_write <= ap_const_logic_0;
        end if; 
    end process;


    r_strm_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter24, r_strm_1_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            r_strm_1_blk_n <= r_strm_1_full_n;
        else 
            r_strm_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_strm_1_din <= (grp_PRG_1_fu_141_ap_return_1 & grp_PRG_1_fu_141_ap_return_0);

    r_strm_1_write_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            r_strm_1_write <= ap_const_logic_1;
        else 
            r_strm_1_write <= ap_const_logic_0;
        end if; 
    end process;


    r_strm_2_blk_n_assign_proc : process(ap_enable_reg_pp0_iter24, r_strm_2_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            r_strm_2_blk_n <= r_strm_2_full_n;
        else 
            r_strm_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_strm_2_din <= (grp_PRG_1_fu_152_ap_return_1 & grp_PRG_1_fu_152_ap_return_0);

    r_strm_2_write_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            r_strm_2_write <= ap_const_logic_1;
        else 
            r_strm_2_write <= ap_const_logic_0;
        end if; 
    end process;


    r_strm_3_blk_n_assign_proc : process(ap_enable_reg_pp0_iter24, r_strm_3_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            r_strm_3_blk_n <= r_strm_3_full_n;
        else 
            r_strm_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    r_strm_3_din <= (grp_PRG_1_fu_163_ap_return_1 & grp_PRG_1_fu_163_ap_return_0);

    r_strm_3_write_assign_proc : process(ap_enable_reg_pp0_iter24, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter24 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            r_strm_3_write <= ap_const_logic_1;
        else 
            r_strm_3_write <= ap_const_logic_0;
        end if; 
    end process;

    s_3_fu_188_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_s_2) + unsigned(ap_const_lv8_1));
end behav;
