--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml RegShifter_PS.twx RegShifter_PS.ncd -o RegShifter_PS.twr
RegShifter_PS.pcf

Design file:              RegShifter_PS.ncd
Physical constraint file: RegShifter_PS.pcf
Device,package,speed:     xc3s1500,fg320,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
EN          |    5.230(R)|    0.603(R)|CLK_BUFGP         |   0.000|
LD_SH       |    5.494(R)|    0.365(R)|CLK_BUFGP         |   0.000|
PI<0>       |    1.786(R)|    0.791(R)|CLK_BUFGP         |   0.000|
PI<1>       |    1.391(R)|   -0.104(R)|CLK_BUFGP         |   0.000|
PI<2>       |    0.424(R)|    0.710(R)|CLK_BUFGP         |   0.000|
PI<3>       |    0.782(R)|    0.424(R)|CLK_BUFGP         |   0.000|
PI<4>       |    0.985(R)|    0.222(R)|CLK_BUFGP         |   0.000|
PI<5>       |    0.086(R)|    0.967(R)|CLK_BUFGP         |   0.000|
PI<6>       |    0.233(R)|    0.849(R)|CLK_BUFGP         |   0.000|
PI<7>       |    0.802(R)|    0.389(R)|CLK_BUFGP         |   0.000|
PI<8>       |    1.704(R)|   -0.354(R)|CLK_BUFGP         |   0.000|
PI<9>       |    2.520(R)|   -1.012(R)|CLK_BUFGP         |   0.000|
PI<10>      |    1.720(R)|   -0.374(R)|CLK_BUFGP         |   0.000|
PI<11>      |    2.208(R)|   -0.764(R)|CLK_BUFGP         |   0.000|
PI<12>      |    0.833(R)|    0.364(R)|CLK_BUFGP         |   0.000|
PI<13>      |    1.942(R)|   -0.564(R)|CLK_BUFGP         |   0.000|
PI<14>      |    1.427(R)|   -0.137(R)|CLK_BUFGP         |   0.000|
PI<15>      |    2.183(R)|   -0.757(R)|CLK_BUFGP         |   0.000|
PI<16>      |    1.812(R)|   -0.444(R)|CLK_BUFGP         |   0.000|
PI<17>      |    0.445(R)|    0.694(R)|CLK_BUFGP         |   0.000|
PI<18>      |    0.031(R)|    1.025(R)|CLK_BUFGP         |   0.000|
PI<19>      |    1.461(R)|   -0.160(R)|CLK_BUFGP         |   0.000|
PI<20>      |    0.903(R)|    0.327(R)|CLK_BUFGP         |   0.000|
PI<21>      |   -0.018(R)|    1.064(R)|CLK_BUFGP         |   0.000|
PI<22>      |    0.739(R)|    0.419(R)|CLK_BUFGP         |   0.000|
PI<23>      |    2.225(R)|   -0.775(R)|CLK_BUFGP         |   0.000|
PI<24>      |    1.653(R)|   -0.313(R)|CLK_BUFGP         |   0.000|
PI<25>      |    1.604(R)|   -0.279(R)|CLK_BUFGP         |   0.000|
PI<26>      |    1.147(R)|    0.118(R)|CLK_BUFGP         |   0.000|
PI<27>      |    0.685(R)|    0.487(R)|CLK_BUFGP         |   0.000|
PI<28>      |    0.764(R)|    0.438(R)|CLK_BUFGP         |   0.000|
PI<29>      |    0.832(R)|    0.383(R)|CLK_BUFGP         |   0.000|
PI<30>      |    0.858(R)|    0.363(R)|CLK_BUFGP         |   0.000|
PI<31>      |    1.514(R)|   -0.205(R)|CLK_BUFGP         |   0.000|
RESET       |    5.284(R)|    0.621(R)|CLK_BUFGP         |   0.000|
SI          |    1.679(R)|    0.877(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
PO<0>       |    6.453(R)|CLK_BUFGP         |   0.000|
PO<1>       |    8.810(R)|CLK_BUFGP         |   0.000|
PO<2>       |    8.298(R)|CLK_BUFGP         |   0.000|
PO<3>       |    9.700(R)|CLK_BUFGP         |   0.000|
PO<4>       |    8.454(R)|CLK_BUFGP         |   0.000|
PO<5>       |    8.942(R)|CLK_BUFGP         |   0.000|
PO<6>       |    7.949(R)|CLK_BUFGP         |   0.000|
PO<7>       |   10.376(R)|CLK_BUFGP         |   0.000|
PO<8>       |    9.061(R)|CLK_BUFGP         |   0.000|
PO<9>       |    9.836(R)|CLK_BUFGP         |   0.000|
PO<10>      |    9.040(R)|CLK_BUFGP         |   0.000|
PO<11>      |    9.048(R)|CLK_BUFGP         |   0.000|
PO<12>      |    8.525(R)|CLK_BUFGP         |   0.000|
PO<13>      |    9.365(R)|CLK_BUFGP         |   0.000|
PO<14>      |    8.440(R)|CLK_BUFGP         |   0.000|
PO<15>      |    9.909(R)|CLK_BUFGP         |   0.000|
PO<16>      |    9.223(R)|CLK_BUFGP         |   0.000|
PO<17>      |    7.353(R)|CLK_BUFGP         |   0.000|
PO<18>      |   10.500(R)|CLK_BUFGP         |   0.000|
PO<19>      |    8.372(R)|CLK_BUFGP         |   0.000|
PO<20>      |    8.439(R)|CLK_BUFGP         |   0.000|
PO<21>      |    7.991(R)|CLK_BUFGP         |   0.000|
PO<22>      |   10.529(R)|CLK_BUFGP         |   0.000|
PO<23>      |    9.693(R)|CLK_BUFGP         |   0.000|
PO<24>      |    8.805(R)|CLK_BUFGP         |   0.000|
PO<25>      |    8.571(R)|CLK_BUFGP         |   0.000|
PO<26>      |    8.364(R)|CLK_BUFGP         |   0.000|
PO<27>      |    7.916(R)|CLK_BUFGP         |   0.000|
PO<28>      |    8.315(R)|CLK_BUFGP         |   0.000|
PO<29>      |    7.352(R)|CLK_BUFGP         |   0.000|
PO<30>      |   13.151(R)|CLK_BUFGP         |   0.000|
PO<31>      |   10.343(R)|CLK_BUFGP         |   0.000|
SO          |   10.343(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.797|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sat May 08 16:29:38 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4518 MB



